
---------- Begin Simulation Statistics ----------
simSeconds                                   2.088718                       # Number of seconds simulated (Second)
simTicks                                 2088717740751                       # Number of ticks simulated (Tick)
finalTick                                2088717740751                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    900.98                       # Real time elapsed on the host (Second)
hostTickRate                               2318264631                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8626500                       # Number of bytes of host memory used (Byte)
simInsts                                    124072083                       # Number of instructions simulated (Count)
simOps                                      208846626                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   137707                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     231799                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        156657748                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.262635                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.791995                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       519477425                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2387                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      428137590                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                6488697                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            310633097                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         556597965                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 192                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           156639875                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.733261                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.919570                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  73666803     47.03%     47.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4273620      2.73%     49.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4272701      2.73%     52.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6759284      4.32%     56.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  13437748      8.58%     65.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  16360287     10.44%     75.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  13773647      8.79%     84.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  15919873     10.16%     94.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   8175912      5.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             156639875                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                13012119     98.65%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    132      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    199      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    18      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   40      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 117265      0.89%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 41354      0.31%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               810      0.01%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            18816      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      8127917      1.90%      1.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     346556709     80.95%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          445      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         46054      0.01%     82.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       203313      0.05%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1300      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7061      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       118725      0.03%     82.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           22      0.00%     82.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15296      0.00%     82.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       825994      0.19%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3436      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          147      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          295      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          147      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     49250014     11.50%     94.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     21234491      4.96%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       889923      0.21%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       856301      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      428137590                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.732949                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            13190758                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030810                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1026191215                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               826026018                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       391373781                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   6403294                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  4091328                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          3093480                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   429989797                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3210634                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  26601740                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            3003                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17873                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       68418348                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      29365523                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     36098572                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     11491151                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1876      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        533984      0.46%      0.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       451385      0.39%      0.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1441      0.00%      0.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    102292652     87.92%     88.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     13011775     11.18%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        57064      0.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      116350177                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1632      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       350910      0.40%      0.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       268911      0.31%      0.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          837      0.00%      0.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     76490994     88.07%     88.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      9691117     11.16%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        51597      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      86855998                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          437      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           20      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          901      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          241      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      7757251     99.96%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          604      0.01%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1121      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      7760575                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          244      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       183072      0.62%      0.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       182473      0.62%      1.24% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          604      0.00%      1.24% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     25801653     87.48%     88.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3320657     11.26%     99.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5467      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     29494170                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          244      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          483      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          212      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      7511789     99.97%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          349      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1049      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      7514126                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     43567739     37.45%     37.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     72233658     62.08%     99.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       533983      0.46%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        14797      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    116350177                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3381844     43.59%     43.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      4376312     56.41%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           20      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          123      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      7758299                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         102294528                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     58797148                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           7760575                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1667                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3383766                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       4376809                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            116350177                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              3381947                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               114911692                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.987637                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2576                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           58505                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              14797                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            43708                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1876      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       533984      0.46%      0.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       451385      0.39%      0.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1441      0.00%      0.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    102292652     87.92%     88.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     13011775     11.18%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        57064      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    116350177                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          393      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       533984     37.12%     37.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1167      0.08%     37.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1441      0.10%     37.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       843568     58.64%     95.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          868      0.06%     96.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        57064      3.97%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1438485                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          901      0.03%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3380442     99.96%     99.98% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          604      0.02%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      3381947                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          901      0.03%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3380442     99.96%     99.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          604      0.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      3381947                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        58505                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        14797                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        43708                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1362                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        59867                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               803736                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 803732                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             620658                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 183072                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              183072                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       310618474                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2195                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           7759071                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    114672835                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.821239                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.417820                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        60450645     52.72%     52.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6515802      5.68%     58.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         6391311      5.57%     63.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        16877091     14.72%     78.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        11533600     10.06%     88.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1661468      1.45%     90.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1573184      1.37%     91.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2321787      2.02%     93.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         7347947      6.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    114672835                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         984                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                183077                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3277087      1.57%      1.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    165780739     79.38%     80.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          247      0.00%     80.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        41000      0.02%     80.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       127779      0.06%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1264      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6400      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       111274      0.05%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13272      0.01%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       735825      0.35%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1612      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           75      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          150      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           75      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     26308912     12.60%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     10849795      5.20%     99.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       784759      0.38%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       806349      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    208846626                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7347947                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            124072083                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              208846626                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      124072083                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        208846626                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.262635                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.791995                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           38749815                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2833438                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         204448714                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         27093671                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        11656144                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      3277087      1.57%      1.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    165780739     79.38%     80.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          247      0.00%     80.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        41000      0.02%     80.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       127779      0.06%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1264      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6400      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       111274      0.05%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13272      0.01%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       735825      0.35%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1612      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           75      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          150      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           75      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     26308912     12.60%     94.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     10849795      5.20%     99.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       784759      0.38%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       806349      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    208846626                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     29494170                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     29304783                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       189143                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     25801653                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3692273                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       183077                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       183072                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 18982747                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              38396190                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  75517528                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              15979903                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7763507                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             59116023                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1732                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              689134061                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8385                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           401535849                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         45022279                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        45485357                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       19464645                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.563141                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      191604450                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     177865359                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3614619                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1996883                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     375003231                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    283044206                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          64950002                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    174324738                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          711                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           72782438                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     145298565                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                15530434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2439                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  32878656                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 16464                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          156639875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.218656                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.021353                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 26242660     16.75%     16.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  9369548      5.98%     22.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2623335      1.67%     24.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2929737      1.87%     26.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 11152502      7.12%     33.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  7298581      4.66%     38.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 13975001      8.92%     46.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 35296837     22.53%     69.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 47751674     30.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            156639875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             488779016                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.120044                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          116350177                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.742703                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      3573394                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7763507                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   34302032                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    53200                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              519479812                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                64917                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 68418348                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                29365523                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1280                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     44002                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     6524                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5694                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        5624790                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      4008906                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              9633696                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                399406136                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               394467261                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 291653144                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 415857136                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.518019                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.701330                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          52577981                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             52577981                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         52577981                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            52577981                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         2457910                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            2457910                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        2457910                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           2457910                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 529915645111                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  529915645111                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 529915645111                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 529915645111                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      55035891                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         55035891                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     55035891                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        55035891                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.044660                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.044660                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.044660                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.044660                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 215596.032854                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 215596.032854                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 215596.032854                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 215596.032854                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            273                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets          334                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            109                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets           52                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.504587                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        6.423077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          789144                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               789144                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       1488447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          1488447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      1488447                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         1488447                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       969463                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         969463                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       969463                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        969463                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 238374067166                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 238374067166                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 238374067166                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 238374067166                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.017615                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.017615                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.017615                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.017615                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 245882.583622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 245882.583622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 245882.583622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 245882.583622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    969459                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          423                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          423                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     23786072                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     23786072                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          492                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          492                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.140244                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.140244                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 344725.681159                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 344725.681159                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     80651317                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     80651317                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.140244                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.140244                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1168859.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1168859.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          492                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          492                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          492                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          492                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        41107028                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           41107028                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       2270093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          2270093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 475194906497                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 475194906497                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     43377121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       43377121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.052334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.052334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 209328.387206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 209328.387206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      1456135                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        1456135                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       813958                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       813958                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 194070174791                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 194070174791                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.018765                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.018765                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 238427.750315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 238427.750315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       11470953                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          11470953                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       187817                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          187817                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  54720738614                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  54720738614                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     11658770                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      11658770                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.016110                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.016110                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 291351.361240                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 291351.361240                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        32312                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         32312                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       155505                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       155505                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  44303892375                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  44303892375                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.013338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.013338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 284903.330279                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 284903.330279                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999614                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                53547984                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                969459                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 55.234913                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 853312                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              56006398                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             56006398                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          32800687                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             32800687                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         32800687                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            32800687                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           77969                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              77969                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          77969                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             77969                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  14591688532                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   14591688532                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  14591688532                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  14591688532                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      32878656                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         32878656                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     32878656                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        32878656                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.002371                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.002371                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.002371                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.002371                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 187147.308956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 187147.308956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 187147.308956                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 187147.308956                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          1920                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             1920                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         1920                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            1920                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        76049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          76049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        76049                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         76049                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  13319480338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  13319480338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  13319480338                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  13319480338                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.002313                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.002313                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.002313                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.002313                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 175143.398835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 175143.398835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 175143.398835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 175143.398835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     75978                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        32800687                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           32800687                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         77969                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            77969                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  14591688532                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  14591688532                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     32878656                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       32878656                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.002371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.002371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 187147.308956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 187147.308956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         1920                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           1920                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        76049                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        76049                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  13319480338                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  13319480338                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.002313                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.002313                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 175143.398835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 175143.398835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.998609                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                18449148                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 75984                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                242.803064                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 346658                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.998609                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              39                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              32954704                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             32954704                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2078692                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                41324672                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  320                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5694                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               17709376                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                35745                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     76                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           27093671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.787026                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.362951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               26183562     96.64%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               509435      1.88%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               377539      1.39%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                18496      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4487      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  126      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               81                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             27093671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                45494082                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                19468812                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3683                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2759                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                32878935                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       681                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7763507                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 26928529                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                34683556                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11497                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  79067715                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8185071                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              631266285                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 51380                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 972889                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 213955                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2136910                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              92                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          1235118090                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2217703023                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                650028068                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4802213                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             400723969                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                834393951                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     790                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 778                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  37484743                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        626780030                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1081099480                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                124072083                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  208846626                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   171                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp              877856                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty       1082073                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict            418409                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeReq                 9                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeResp                9                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq             167715                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp            167715                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq         877857                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      2908521                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       228067                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                 3136588                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    112554624                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      4866560                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                117421184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                           455055                       # Total snoops (Count)
system.l2_bus.snoopTraffic                   18748032                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples            1500628                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.037424                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.190185                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                  1444578     96.26%     96.26% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                    55940      3.73%     99.99% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                      110      0.01%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total              1500628                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy         38403199821                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy        25862272763                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy         2030709020                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests        2091093                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests      1045514                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests          526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops            55523                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops        55413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops          110                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst            65915                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data           563959                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total              629874                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst           65915                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data          563959                       # number of overall hits (Count)
system.l2_cache.overallHits::total             629874                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst          10126                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data         405563                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total            415689                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst         10126                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data        405563                       # number of overall misses (Count)
system.l2_cache.overallMisses::total           415689                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst   3344849710                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 128539106441                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 131883956151                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst   3344849710                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 128539106441                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 131883956151                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst        76041                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data       969522                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total         1045563                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst        76041                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data       969522                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total        1045563                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.133165                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.418312                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.397574                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.133165                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.418312                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.397574                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 330322.902429                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 316939.924108                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 317265.927535                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 330322.902429                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 316939.924108                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 317265.927535                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs           257                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs            98                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs         2.622449                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks         292929                       # number of writebacks (Count)
system.l2_cache.writebacks::total              292929                       # number of writebacks (Count)
system.l2_cache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.demandMshrHits::total               1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.l2_cache.overallMshrHits::total              1                       # number of overall MSHR hits (Count)
system.l2_cache.demandMshrMisses::cpu.inst        10125                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data       405563                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total        415688                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst        10125                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data       405563                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total       415688                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst   3209613091                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 123131734962                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 126341348053                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst   3209613091                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 123131734962                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 126341348053                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.133152                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.418312                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.397573                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.133152                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.418312                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.397573                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 316998.823802                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 303606.924108                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 303933.113424                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 316998.823802                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 303606.924108                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 303933.113424                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                   455045                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks        15580                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total        15580                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data        79450                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total           79450                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data        88265                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total         88265                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data  27652428672                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total  27652428672                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data       167715                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total       167715                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.526280                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.526280                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 313288.717748                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 313288.717748                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data        88265                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total        88265                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data  26475591427                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total  26475591427                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.526280                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.526280                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 299955.717748                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 299955.717748                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst        65915                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data       484509                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total       550424                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst        10126                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data       317298                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total       327424                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst   3344849710                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 100886677769                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 104231527479                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst        76041                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data       801807                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total       877848                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.133165                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.395729                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.372985                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 330322.902429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 317955.605674                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 318338.079918                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrHits::cpu.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst        10125                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data       317298                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total       327423                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst   3209613091                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data  96656143535                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total  99865756626                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.133152                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.395729                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.372984                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 316998.823802                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 304622.605674                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 305005.319193                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.hits::cpu.data            4                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.hits::total              4                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.misses::cpu.data            4                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.accesses::cpu.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.accesses::total            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.missRate::cpu.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.missRate::total     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMisses::cpu.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMissLatency::cpu.data       919977                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissLatency::total       919977                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMissRate::total     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.avgMshrMissLatency::cpu.data 229994.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.avgMshrMissLatency::total 229994.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks       789144                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total       789144                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks       789144                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total       789144                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse             511.954045                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                2074339                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs               455045                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 4.558536                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                319992                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks    20.181077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     1.799512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   489.973457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.039416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.003515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.956979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total          0.999910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             48                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            287                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            177                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses              2546462                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses             2546462                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    291032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     10124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    398261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013860059324                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         16213                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         16213                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1641417                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              275348                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       415687                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      292929                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     415687                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    292929                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    7302                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1897                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 415687                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                292929                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   400942                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7022                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      317                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       91                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   15459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   15976                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16305                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   16217                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   16229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   16221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   16216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   16213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   16216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   16213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        16213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       25.185839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      31.444135                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           15840     97.70%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127           227      1.40%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           35      0.22%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           28      0.17%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           39      0.24%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           27      0.17%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            2      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            4      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            3      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          16213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        16213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.949053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.943053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.452255                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               666      4.11%      4.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                89      0.55%      4.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             14868     91.70%     96.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               585      3.61%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          16213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   467328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 26603968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              18747456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               12736985.70225890                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8975581.35033570                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2088717180765                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2947600.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       647936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     25488704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     18624512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 310207.543776132283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 12203038.975881690159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 8916720.357487624511                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        10124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       405563                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       292929                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    341648894                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  11108412090                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 49647149777858                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33746.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27390.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 169485267.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       647936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     25956032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        26603968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       647936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       647936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     18747456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     18747456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         10124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        405563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           415687                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       292929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          292929                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          310208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        12426778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           12736986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       310208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         310208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8975581                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8975581                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8975581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         310208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       12426778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          21712567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                408385                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               291008                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         29077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         21500                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         22484                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         29180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         28478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         25935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         34906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         21571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        26772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        23683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        21914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        19669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        16085                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        22387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         22134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         24675                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          9943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          9977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         19996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         18309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         14874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         20164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         18733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        25766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        20003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        18271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        17061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        14793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        19555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3792842234                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2041925000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11450060984                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9287.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28037.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               263996                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              258497                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             64.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       176895                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   253.035439                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   149.886175                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   306.884798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        70003     39.57%     39.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        59929     33.88%     73.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        11332      6.41%     79.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8049      4.55%     84.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         3205      1.81%     86.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1872      1.06%     87.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2010      1.14%     88.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2086      1.18%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        18409     10.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       176895                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           26136640                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        18624512                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                12.513247                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.916720                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                74.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        618895200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        328946805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1580781720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      713375640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 164881482480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 158395874430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 668681613120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   995200969395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    476.465034                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1736854295884                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  69746820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 282116624867                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        644170800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        342369720                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1335087180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      805686120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 164881482480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 173364004320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 656076872160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   997449672780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    477.541629                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1703968191366                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  69746820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 315002729385                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              327422                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        292929                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            122190                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              88265                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             88265                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         327422                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port      1246498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total      1246498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1246498                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port     45351424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total     45351424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 45351424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             415692                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   415692    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               415692                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2088717740751                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         26699679158                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        28175033031                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         830811                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       415126                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.027020                       # Number of seconds simulated (Second)
simTicks                                  27020484471                       # Number of ticks simulated (Tick)
finalTick                                2115738225222                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     11.66                       # Real time elapsed on the host (Second)
hostTickRate                               2317307107                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8626500                       # Number of bytes of host memory used (Byte)
simInsts                                    125609449                       # Number of instructions simulated (Count)
simOps                                      211406614                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 10772304                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   18130287                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2026587                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.318220                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.758599                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6756457                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       13                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5521423                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  86675                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4196495                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7529053                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  12                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2026548                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.724546                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.932849                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    965597     47.65%     47.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     55049      2.72%     50.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     48331      2.38%     52.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     82071      4.05%     56.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    168587      8.32%     65.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    214773     10.60%     75.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    175875      8.68%     84.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    210084     10.37%     94.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    106181      5.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2026548                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  170187     99.14%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1237      0.72%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   231      0.13%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       108336      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4490744     81.33%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         2462      0.04%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        10956      0.20%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       629001     11.39%     94.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       276466      5.01%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2280      0.04%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1178      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5521423                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.724493                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              171655                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031089                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 13286801                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10921469                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5048927                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     40916                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    31556                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            19877                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5564295                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        20447                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    357750                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               8                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              39                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         880905                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        378194                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       493891                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       159512                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          6274      0.41%      0.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         4903      0.32%      0.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1357329     88.00%     88.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       173890     11.27%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           31      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1542427                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         4645      0.40%      0.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3272      0.28%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1033203     88.20%     88.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       130322     11.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           23      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1171465                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            4      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       104272     99.93%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           67      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       104343                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1630      0.44%      0.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1630      0.44%      0.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       324130     87.38%     88.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        43566     11.74%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            2      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       370958                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       100995    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            2      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       100998                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       577964     37.47%     37.47% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       958184     62.12%     99.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         6274      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            5      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1542427                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        45422     43.53%     43.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        58921     56.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       104343                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1357329                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       780003                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            104343                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             13                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        45518                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         58825                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1542427                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                45518                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1494407                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.968867                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              17                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              31                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         6274      0.41%      0.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         4903      0.32%      0.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1357329     88.00%     88.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       173890     11.27%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           31      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1542427                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         6274     13.07%     13.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect           12      0.02%     13.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     13.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        41699     86.84%     99.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            4      0.01%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           31      0.06%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         48020                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            4      0.01%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        45447     99.84%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           67      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        45518                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            4      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        45447     99.84%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           67      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        45518                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           31                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            5                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           31                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 9548                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   9546                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               7917                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1630                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1630                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         4196495                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            104240                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1459232                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.754339                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.329838                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          774922     53.10%     53.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           86517      5.93%     59.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           74853      5.13%     64.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          222438     15.24%     79.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          152627     10.46%     89.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           22191      1.52%     91.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           20407      1.40%     92.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           29670      2.03%     94.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           75607      5.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1459232                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1630                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        43172      1.69%      1.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2044209     79.85%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         1627      0.06%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         9762      0.38%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       321291     12.55%     94.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       137676      5.38%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1627      0.06%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          624      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2559988                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         75607                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1537366                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2559988                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1537366                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2559988                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.318220                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.758599                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             461218                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              16894                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2503799                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           322918                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          138300                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        43172      1.69%      1.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2044209     79.85%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         1627      0.06%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         9762      0.38%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       321291     12.55%     94.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       137676      5.38%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1627      0.06%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          624      0.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2559988                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       370958                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       369326                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1632                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       324130                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        46828                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1630                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1630                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   243358                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                479154                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    990880                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                208865                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 104291                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               781702                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   111                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9038515                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   563                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             5163666                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           580320                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          568885                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         242540                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.547962                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2457680                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2301423                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          34001                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         15475                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       4745394                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3647549                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            811425                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2234398                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             964463                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1884457                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  208788                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    467319                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    19                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2026548                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.309805                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.964343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   310809     15.34%     15.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   128328      6.33%     21.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    26843      1.32%     22.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    35849      1.77%     24.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   146345      7.22%     31.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    96369      4.76%     36.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   185424      9.15%     45.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   481403     23.75%     69.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   615178     30.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2026548                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               6458277                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.186775                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1542427                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.761096                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        37697                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    104291                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     463193                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      424                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                6756470                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  876                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   880905                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  378194                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    13                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       410                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          75575                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        53828                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               129403                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5135868                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5068804                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3742903                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5316196                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.501153                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.704057                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            656895                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               656895                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           656895                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              656895                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           27258                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              27258                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          27258                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             27258                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   5509368929                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    5509368929                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   5509368929                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   5509368929                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        684153                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           684153                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       684153                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          684153                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.039842                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.039842                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.039842                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.039842                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 202119.338506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 202119.338506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 202119.338506                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 202119.338506                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            8768                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 8768                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         18343                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            18343                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        18343                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           18343                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         8915                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           8915                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         8915                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          8915                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   2026322674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   2026322674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   2026322674                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   2026322674                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.013031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.013031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.013031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.013031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 227293.625799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 227293.625799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 227293.625799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 227293.625799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      8913                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          519425                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             519425                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         26386                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            26386                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   5306387337                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   5306387337                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       545811                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         545811                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.048343                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.048343                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 201106.167551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 201106.167551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        18072                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          18072                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         8314                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         8314                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   1887632808                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   1887632808                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.015232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.015232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 227042.675968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 227042.675968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         137470                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            137470                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          872                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             872                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    202981592                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    202981592                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       138342                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        138342                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.006303                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.006303                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 232777.055046                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 232777.055046                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          271                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           271                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          601                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          601                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    138689866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    138689866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.004344                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.004344                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 230765.168053                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 230765.168053                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  659185                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  8913                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 73.957702                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                693066                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               693066                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            467290                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               467290                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           467290                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              467290                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              29                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 29                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             29                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                29                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst      9293101                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total       9293101                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst      9293101                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total      9293101                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        467319                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           467319                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       467319                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          467319                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000062                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000062                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000062                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000062                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 320451.758621                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 320451.758621                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 320451.758621                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 320451.758621                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst             5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total                5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst            5                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total               5                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total             24                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst           24                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total            24                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst      7786472                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total      7786472                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst      7786472                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total      7786472                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 324436.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 324436.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 324436.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 324436.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                        24                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          467290                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             467290                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            29                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               29                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst      9293101                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total      9293101                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       467319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         467319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 320451.758621                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 320451.758621                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst            5                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total              5                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst           24                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total           24                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst      7786472                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total      7786472                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 324436.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 324436.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   12626                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                    24                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                526.083333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::3              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              54                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                467343                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               467343                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       23187                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  557982                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  76                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 239885                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             322918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.611007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.786256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 314510     97.40%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5278      1.63%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3039      0.94%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   57      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   32      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               52                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               322918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  569001                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  242596                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  467319                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 104291                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   347762                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  466455                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1035731                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 72309                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8260348                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   294                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  10005                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            16206872                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    29044409                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8455578                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     48885                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4935176                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11271790                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    443334                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          8140108                       # The number of ROB reads (Count)
system.cpu.rob.writes                        14082987                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1537366                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2559988                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp                8310                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty         11160                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict              1067                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                627                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp               627                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq           8311                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port        26740                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port           72                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   26812                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      1131584                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                  1133120                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                             3290                       # Total snoops (Count)
system.l2_bus.snoopTraffic                     153088                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples              12228                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.040563                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.197283                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                    11732     95.94%     95.94% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                      496      4.06%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                12228                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy           355231119                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy          237674058                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy             639984                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests          17875                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests         8937                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops              496                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops          496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst                4                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data             6093                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                6097                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst               4                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data            6093                       # number of overall hits (Count)
system.l2_cache.overallHits::total               6097                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst             20                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data           2821                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total              2841                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst            20                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data          2821                       # number of overall misses (Count)
system.l2_cache.overallMisses::total             2841                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst      6639834                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data    894857628                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total    901497462                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst      6639834                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data    894857628                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total    901497462                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst           24                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data         8914                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total            8938                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst           24                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data         8914                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total           8938                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.833333                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.316468                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.317856                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.833333                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.316468                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.317856                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 331991.700000                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 317212.913151                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 317316.952482                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 331991.700000                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 317212.913151                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 317316.952482                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks           2392                       # number of writebacks (Count)
system.l2_cache.writebacks::total                2392                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst           20                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data         2821                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total          2841                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst           20                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data         2821                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total         2841                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst      6373174                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data    857258568                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total    863631742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst      6373174                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data    857258568                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total    863631742                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.833333                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.316468                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.317856                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.833333                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.316468                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.317856                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 318658.700000                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 303884.639490                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 303988.645547                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 318658.700000                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 303884.639490                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 303988.645547                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                     3290                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks           36                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total           36                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data          592                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total             592                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data           35                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total            35                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data     10999725                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total     10999725                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data          627                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total          627                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.055821                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.055821                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 314277.857143                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 314277.857143                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data           35                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total           35                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data     10533070                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total     10533070                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.055821                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.055821                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 300944.857143                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 300944.857143                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst            4                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data         5501                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total         5505                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst           20                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data         2786                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total         2806                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst      6639834                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data    883857903                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total    890497737                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data         8287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total         8311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.336189                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.337625                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 331991.700000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 317249.785714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 317354.859943                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst           20                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data         2786                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total         2806                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst      6373174                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data    846725498                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total    853098672                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.336189                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.337625                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 318658.700000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 303921.571429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 304026.611547                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks         8768                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total         8768                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks         8768                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total         8768                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  16898                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                 3290                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 5.136170                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks    20.619422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     1.190166                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   490.190412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.040272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.002325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.957403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0              4                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1             17                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            166                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3            264                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::4             61                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses                21165                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses               21165                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      2377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2736.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013359911828                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           132                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           132                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                14832                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2249                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2840                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2392                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2840                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2392                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      84                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     15                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2840                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2392                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2745                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       21.151515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.396968                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      24.587431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15              12      9.09%      9.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            113     85.61%     94.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47              3      2.27%     96.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63              1      0.76%     97.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              2      1.52%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::272-287            1      0.76%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.992424                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.992207                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.087039                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.76%      0.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               131     99.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     5376                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   181760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                153088                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               6726748.37474049                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5665627.50435890                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    27020604468                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     5164488.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       175104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       152000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 47371.467427749958                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 6480416.744116193615                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 5625361.757045307197                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2820                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         2392                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       635482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     82202389                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 601147525926                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31774.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29149.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 251315855.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       180480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          181760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       153088                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       153088                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2392                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2392                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           47371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         6679377                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            6726748                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        47371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          47371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      5665628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           5665628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      5665628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          47371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        6679377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          12392376                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2756                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2375                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           456                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           459                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 31162871                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13780000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            82837871                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11307.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30057.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1480                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2102                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1551                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   211.889104                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   139.770241                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   251.659777                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          557     35.91%     35.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          641     41.33%     77.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          121      7.80%     85.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           85      5.48%     90.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           17      1.10%     91.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           10      0.64%     92.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      0.58%     92.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           16      1.03%     93.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           95      6.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1551                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             176384                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          152000                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 6.527788                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.625362                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4184040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2220075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         6104700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3972420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2132800800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1526221170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9090627360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12766130565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    472.461202                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  23618124858                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    902200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2500159613                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6875820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3665970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13573140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        8425080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2132800800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2160825540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8556223680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12882390030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    476.763844                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  22224050665                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    902200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3894233806                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2805                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2392                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               438                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 35                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                35                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2805                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port         8510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total         8510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8510                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port       334848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total       334848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   334848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2840                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2840    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2840                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27020484471                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           203168254                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          193049860                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5670                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001733                       # Number of seconds simulated (Second)
simTicks                                   1733076672                       # Number of ticks simulated (Tick)
finalTick                                2117471301894                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.70                       # Real time elapsed on the host (Second)
hostTickRate                               2484900805                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8639812                       # Number of bytes of host memory used (Byte)
simInsts                                    125746169                       # Number of instructions simulated (Count)
simOps                                      211710156                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                180270908                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  303507524                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           129984                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.950731                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.051822                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          345332                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1402                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         334076                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    291                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                43093                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             64286                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 589                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              125040                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.671753                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.516265                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     44391     35.50%     35.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      8305      6.64%     42.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     17146     13.71%     55.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4836      3.87%     59.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4835      3.87%     63.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     23719     18.97%     82.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     14612     11.69%     94.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      6204      4.96%     99.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       992      0.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                125040                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    6296     84.39%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     84.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     11      0.15%     84.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     84.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.05%     84.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     84.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.03%     84.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.21%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     84.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    578      7.75%     92.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   411      5.51%     98.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               104      1.39%     99.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               39      0.52%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3071      0.92%      0.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        287168     85.96%     86.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           27      0.01%     86.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           600      0.18%     87.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          208      0.06%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          328      0.10%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          322      0.10%     87.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          290      0.09%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          197      0.06%     87.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          671      0.20%     87.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           32      0.01%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        32155      9.63%     97.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7112      2.13%     99.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1031      0.31%     99.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          856      0.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         334076                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.570132                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                7461                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.022333                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   791804                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  384781                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          326340                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      9142                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5168                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4361                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      333814                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4652                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1735                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             718                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4944                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          35497                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9156                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         2917                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1585                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           21      0.04%      0.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           948      2.01%      2.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1010      2.14%      4.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          200      0.42%      4.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        42676     90.31%     94.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1036      2.19%     97.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1363      2.88%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          47254                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           19      0.26%      0.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          409      5.70%      5.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          563      7.84%     13.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          109      1.52%     15.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4298     59.85%     75.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          653      9.09%     84.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     84.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1130     15.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          7181                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.35%      0.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.21%      0.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          213     15.10%     15.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           76      5.39%     21.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          771     54.64%     75.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          145     10.28%     85.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     85.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          198     14.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1411                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          540      1.35%      1.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          449      1.12%      2.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           91      0.23%      2.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        38351     95.74%     98.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          386      0.96%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          239      0.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        40058                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          114     10.28%     10.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           73      6.58%     17.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          655     59.06%     76.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           92      8.30%     84.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     84.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          173     15.60%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1109                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        24878     52.65%     52.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        21261     44.99%     97.64% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          948      2.01%     99.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          167      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        47254                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1146     83.22%     83.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          221     16.05%     99.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.22%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1377                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             42697                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        20658                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1411                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            484                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1188                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           223                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                47254                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  906                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   23100                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.488848                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             647                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1563                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1396                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           21      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          948      2.01%      2.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1010      2.14%      4.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          200      0.42%      4.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        42676     90.31%     94.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1036      2.19%     97.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1363      2.88%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        47254                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           14      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          948      3.92%      3.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          285      1.18%      5.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          200      0.83%      5.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        21129     87.48%     93.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          215      0.89%     94.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1363      5.64%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         24154                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          213     23.51%     23.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          548     60.49%     84.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          145     16.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          906                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          213     23.51%     23.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          548     60.49%     84.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          145     16.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          906                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1563                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          167                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1396                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          274                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1837                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1619                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1620                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1081                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    540                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 540                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           42873                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             813                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1189                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       118338                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.565043                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.349764                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           61606     52.06%     52.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           10160      8.59%     60.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3040      2.57%     63.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7318      6.18%     69.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            5044      4.26%     73.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             714      0.60%     74.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             609      0.51%     74.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             828      0.70%     75.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           29019     24.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       118338                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         390                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   540                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1039      0.34%      0.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       265900     87.60%     87.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.01%     87.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          359      0.12%     88.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          186      0.06%     88.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     88.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          304      0.10%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     88.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          320      0.11%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          224      0.07%     88.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     88.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          172      0.06%     88.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          651      0.21%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     88.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        27422      9.03%     97.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5206      1.72%     99.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          915      0.30%     99.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          800      0.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       303542                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         29019                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               136720                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 303542                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         136720                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           303542                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.950731                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.051822                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              34343                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               4114                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            300169                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            28337                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            6006                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1039      0.34%      0.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       265900     87.60%     87.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           25      0.01%     87.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          359      0.12%     88.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          186      0.06%     88.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     88.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          304      0.10%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          320      0.11%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          224      0.07%     88.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     88.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          172      0.06%     88.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          651      0.21%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     88.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        27422      9.03%     97.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5206      1.72%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          915      0.30%     99.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          800      0.26%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       303542                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        40058                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        39186                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          870                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        38351                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1705                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          540                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          540                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    55345                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 16976                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     48532                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  2843                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1344                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                21223                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   373                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 355285                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1788                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              332343                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            42318                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           32850                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           7735                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.556799                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         202566                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        161102                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5808                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3086                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        353751                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       236886                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             40585                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       128081                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          171                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              22376                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         80898                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1424                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     41431                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   891                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             125040                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.936500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.515624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    70492     56.38%     56.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1032      0.83%     57.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1048      0.84%     58.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1665      1.33%     59.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1666      1.33%     60.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1086      0.87%     61.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    18027     14.42%     75.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1391      1.11%     77.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    28633     22.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               125040                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                169162                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.301406                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              47254                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.363537                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        40829                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1344                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6587                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      341                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 346734                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   39                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    35497                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9156                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   638                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       149                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      137                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            124                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            262                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1216                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1478                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   331431                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  330701                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    266346                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    344046                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.544167                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.774158                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             15723                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                15723                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            15723                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               15723                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           21449                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              21449                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          21449                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             21449                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   6367587473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    6367587473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   6367587473                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   6367587473                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         37172                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            37172                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        37172                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           37172                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.577020                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.577020                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.577020                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.577020                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 296871.064991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 296871.064991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 296871.064991                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 296871.064991                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           68                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        7.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             926                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  926                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         14592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            14592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        14592                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           14592                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         6857                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           6857                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         6857                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          6857                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   2143119754                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   2143119754                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   2143119754                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   2143119754                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.184467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.184467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.184467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.184467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 312544.808809                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 312544.808809                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 312544.808809                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 312544.808809                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      6898                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          156                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          156                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           39                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           39                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      8333125                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      8333125                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.200000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.200000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 213669.871795                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 213669.871795                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           39                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           39                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     31065890                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     31065890                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.200000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.200000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 796561.282051                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 796561.282051                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           10262                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              10262                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         21093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            21093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   6278736361                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   6278736361                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        31355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          31355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.672716                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.672716                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 297669.196463                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 297669.196463                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        14583                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          14583                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         6510                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         6510                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   2060228493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   2060228493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.207622                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.207622                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 316471.350691                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 316471.350691                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           5461                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              5461                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          356                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             356                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     88851112                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     88851112                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         5817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          5817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.061200                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.061200                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 249581.775281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 249581.775281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             9                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          347                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          347                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     82891261                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     82891261                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.059653                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.059653                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 238879.714697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 238879.714697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   30045                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  6962                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  4.315570                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 44460                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                44460                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             38466                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                38466                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            38466                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               38466                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2965                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2965                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2965                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2965                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    810686399                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     810686399                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    810686399                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    810686399                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         41431                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            41431                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        41431                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           41431                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.071565                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.071565                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.071565                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.071565                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 273418.684317                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 273418.684317                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 273418.684317                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 273418.684317                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           186                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              186                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          186                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             186                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2779                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2779                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2779                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2779                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    739741506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    739741506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    739741506                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    739741506                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.067075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.067075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.067075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.067075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 266189.818640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 266189.818640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 266189.818640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 266189.818640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2780                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           38466                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              38466                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2965                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2965                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    810686399                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    810686399                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        41431                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          41431                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.071565                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.071565                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 273418.684317                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 273418.684317                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          186                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            186                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2779                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2779                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    739741506                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    739741506                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.067075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.067075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 266189.818640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 266189.818640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                14923521                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2844                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               5247.370253                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              45                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 44211                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                44211                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1207                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7170                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 124                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3162                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              28337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             17.354095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.985944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   8762     30.92%     30.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1740      6.14%     37.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                16531     58.34%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  903      3.19%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  396      1.40%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               56                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                28337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   32821                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    7741                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       357                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        10                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   41624                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       386                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1344                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    56831                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8877                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2503                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     49700                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5785                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 352167                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   650                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2421                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    713                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1319                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              717764                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1244592                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   381963                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6383                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                646318                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    71274                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     173                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 174                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     11465                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           435032                       # The number of ROB reads (Count)
system.cpu.rob.writes                          699659                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   136720                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     303542                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp                9291                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty          1712                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict             15310                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                387                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp               387                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq           9289                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port        20693                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port         8339                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   29032                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port       500736                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       177920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                   678656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                             7344                       # Total snoops (Count)
system.l2_bus.snoopTraffic                      50304                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples              17020                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.067039                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.251736                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                    15886     93.34%     93.34% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                     1127      6.62%     99.96% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        7      0.04%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                17020                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy           270393240                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy          184142048                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy           74358124                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests          19354                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests         9678                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops             1095                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops         1088                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst             1176                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data             1399                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                2575                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst            1176                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data            1399                       # number of overall hits (Count)
system.l2_cache.overallHits::total               2575                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           1603                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data           5498                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total              7101                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          1603                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data          5498                       # number of overall misses (Count)
system.l2_cache.overallMisses::total             7101                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    522080281                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data   1784035398                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total   2306115679                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    522080281                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data   1784035398                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total   2306115679                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst         2779                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data         6897                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total            9676                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst         2779                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data         6897                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total           9676                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.576826                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.797158                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.733878                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.576826                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.797158                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.733878                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 325689.507798                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 324488.068025                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 324759.284467                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 325689.507798                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 324488.068025                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 324759.284467                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs            16                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             1                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs               16                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks            786                       # number of writebacks (Count)
system.l2_cache.writebacks::total                 786                       # number of writebacks (Count)
system.l2_cache.demandMshrHits::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.demandMshrHits::total               1                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.l2_cache.overallMshrHits::total              1                       # number of overall MSHR hits (Count)
system.l2_cache.demandMshrMisses::cpu.inst         1603                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data         5497                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total          7100                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         1603                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data         5497                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total         7100                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    500694149                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data   1710530569                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total   2211224718                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    500694149                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data   1710530569                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total   2211224718                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.576826                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.797013                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.733774                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.576826                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.797013                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.733774                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 312348.190268                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 311175.289976                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 311440.101127                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 312348.190268                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 311175.289976                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 311440.101127                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                     7344                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks          896                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total          896                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data          248                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total             248                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data          139                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total           139                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data     46065515                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total     46065515                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data          387                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total          387                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.359173                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.359173                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 331406.582734                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 331406.582734                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data          139                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total          139                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data     44212228                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total     44212228                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.359173                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.359173                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 318073.582734                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 318073.582734                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst         1176                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data         1151                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total         2327                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         1603                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data         5359                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total         6962                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    522080281                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data   1737969883                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total   2260050164                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst         2779                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data         6510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total         9289                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.576826                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.823195                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.749489                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 325689.507798                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 324308.617839                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 324626.567653                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         1603                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data         5358                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total         6961                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    500694149                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data   1666318341                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total   2167012490                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.576826                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.823041                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.749381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 312348.190268                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 310996.330907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 311307.641144                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks          926                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total          926                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks          926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total          926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  20350                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                 7856                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 2.590377                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     9.210326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst   110.675599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   392.114076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.017989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.216163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.765848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             35                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            139                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            338                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses                26669                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses               26669                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       768.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1604.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      5412.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001548500454                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            43                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            43                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                15237                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 726                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7102                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         786                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7102                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       786                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      86                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7102                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   786                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6621                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      352                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      41                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      160.906977                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      59.366865                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     595.961401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             37     86.05%     86.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5     11.63%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-3967            1      2.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.883721                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.872584                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.625235                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 3      6.98%      6.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      4.65%     11.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                35     81.40%     93.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 3      6.98%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     5504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   454528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 50304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               262266527.12108055                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               29025836.42877630                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1733103338                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      219713.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       102656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       346368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        49216                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 59233386.299945533276                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 199857285.944704025984                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 28398051.162505060434                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1604                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         5498                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          786                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     49689278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    158139077                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  42128835438                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30978.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28763.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  53599027.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       102656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       351872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          454528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       102656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       102656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        50304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        50304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1604                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          5498                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        59233386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       203033141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          262266527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     59233386                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       59233386                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     29025836                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          29025836                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     29025836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       59233386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      203033141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         291292364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  7016                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  769                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           476                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 76278355                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               35080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           207828355                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10872.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29622.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 5317                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 623                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             75.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            81.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1846                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   269.937161                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   149.433747                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   333.365397                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          860     46.59%     46.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          481     26.06%     72.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          107      5.80%     78.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           56      3.03%     81.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           37      2.00%     83.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           20      1.08%     84.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           14      0.76%     85.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           41      2.22%     87.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          230     12.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1846                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             449024                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           49216                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               259.090672                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.398051                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6982920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3715305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        25282740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2422080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 137064720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    576827460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    179751840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      932047065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    537.799095                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    461313397                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     57980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1213783275                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6190380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3290265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        24811500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1592100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 137064720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    567292500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    187781280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      928022745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.477028                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    482215464                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     57980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1192881208                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6963                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           786                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6359                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                139                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               139                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6963                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port        21349                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total        21349                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   21349                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port       504832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total       504832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   504832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7102                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7102    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7102                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1733076672                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           231874203                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          481552861                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14247                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
