# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -vopt axi_top -assertdebug -do "run -all; exit" "+UVM_TESTNAME=axi_wrap_narrow_test" 
# Start time: 23:31:32 on Sep 02,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.axi_sinf(fast)
# Loading work.axi_minf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_spkg(fast)
# Loading work.axi_mpkg(fast)
# Loading work.axi_env_pkg(fast)
# Loading work.axi_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_top(fast)
# Loading work.axi_minf(fast__2)
# Loading work.axi_sinf(fast__3)
# Loading work.axi_minf(fast__3)
# Loading work.axi_sinf(fast__4)
# Loading work.axi_assertion(fast)
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 70
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 79
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 86
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 102
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 134
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 66
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 75
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 96
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 104
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 122
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 129
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 130
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 149
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 156
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 157
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 177
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 196
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 70
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[2:0] axi_spkg::axi_size_se' from type 'reg[2:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 77
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_spkg::axi_burst_se' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 100
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 125
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_spkg::axi_resp_se' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 181
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 111
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 118
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 147
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 154
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 189
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 190
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 211
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 233
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 239
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_resp_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 217
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 69
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 99
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 107
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 125
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 132
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 133
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 152
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 159
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 160
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 179
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 203
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 73
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[2:0] axi_mpkg::axi_size_me' from type 'reg[2:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 80
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_burst_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 81
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 103
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 128
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_resp_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 183
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 147
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 146
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 143
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 142
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 139
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 128
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 127
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 110
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 109
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 106
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 105
# ** Warning: (vsim-8441) Clocking block output svif.SDRV_MP.sdrv_cb.bvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 105
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 88
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 87
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 80
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 71
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 204
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 201
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 181
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 178
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 178
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 159
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 150
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 150
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 132
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 123
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 123
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 107
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 106
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 105
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 98
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 98
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 77
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 76
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 68
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 68
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 241
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 238
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 237
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 235
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 230
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.rready is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 230
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 229
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 217
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 216
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 214
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.bready is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 192
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 186
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 185
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 184
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.wvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 184
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 157
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 156
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 155
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 150
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 149
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.arvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 149
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 121
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 120
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 119
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 117
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 114
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 113
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.awvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 113
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 205
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 183
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 182
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 162
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 135
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 126
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 126
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 110
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 109
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 108
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 101
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 101
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 81
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 80
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 79
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 71
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 71
# Loading /tools/mentor/questa/2023.4/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axi_wrap_narrow_test...
# ** Warning: (vsim-8549) After dropping the illegal, ignore or invalid values, the values list associated with scalar bin 'ign_reserved_cb' in Coverpoint 'awburst_cp' of Covergroup instance '\/axi_env_pkg::axi_coverage::axi_cvg ' has converged to empty list. The bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
# ** Info:                   15 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 15 ns Started: 15 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   25 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 25 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   25 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 25 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   35 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 35 ns Started: 35 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   35 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 35 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   35 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 35 ns Started: 35 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                   45 *** Slave Monitor Write Data *** 
#                   45 *** Master Monitor Write Data *** 
#                   45: Slave sequence WRITE response 
#  ==  witem_arr[86]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[86]   uvm_sequence_item   -     @1562      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd86       
#   awaddr         da(integral)        4     -          
#     [0]          integral            32    'hd3c54d3f 
#     [1]          integral            32    'hd3c54d3c 
#     [2]          integral            32    'hd3c54d3d 
#     [3]          integral            32    'hd3c54d3e 
#   awlen          integral            8     'd3        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd86       
#   wdata          da(integral)        4     -          
#     [0]          integral            32    'h6b8eb1bc 
#     [1]          integral            32    'hc347b0aa 
#     [2]          integral            32    'hcf789115 
#     [3]          integral            32    'hea9afa5  
#   wstrb          da(integral)        4     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#   bid            integral            8     'd86       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                   45 REF_MODEL GET WRITE DATA 
# ** Error:                   45 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 45 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   45 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 45 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   55 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 55 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                   55 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 55 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                   55 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 55 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   55 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 55 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                   65 MASTER DRIVER WRITE RESPONSE 
#                   65 *** Slave Monitor Write Data with response *** 
#                   65 *** Master Monitor Write Data with response *** 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 1
# ** Error:                   65 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 65 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   65 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 65 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                   65 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 65 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   75 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 75 ns Started: 75 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   75 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 75 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   75 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 75 ns Started: 75 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   85 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 85 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   85 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 85 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   95 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 95 ns Started: 95 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   95 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 95 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   95 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 95 ns Started: 95 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  105 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 105 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  105 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 105 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  115 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 115 ns Started: 115 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  115 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 115 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  115 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 115 ns Started: 115 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  125 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 125 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  125 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 125 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  135 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 135 ns Started: 135 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  135 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 135 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  135 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 135 ns Started: 135 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                  145 *** Slave Monitor Write Data *** 
#                  145 *** Master Monitor Write Data *** 
#                  145: Slave sequence WRITE response 
#  ==  witem_arr[105]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[105]   uvm_sequence_item   -     @1570      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd105      
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h8a243f5d 
#     [1]           integral            32    'h8a243f5e 
#     [2]           integral            32    'h8a243f5f 
#     [3]           integral            32    'h8a243f58 
#     [4]           integral            32    'h8a243f59 
#     [5]           integral            32    'h8a243f5a 
#     [6]           integral            32    'h8a243f5b 
#     [7]           integral            32    'h8a243f5c 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd105      
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'h794d2206 
#     [1]           integral            32    'hd2b82288 
#     [2]           integral            32    'h75c55f9b 
#     [3]           integral            32    'heb8241bc 
#     [4]           integral            32    'hc1a1a1ad 
#     [5]           integral            32    'hea120a94 
#     [6]           integral            32    'hfd33c8fc 
#     [7]           integral            32    'h74b59c1c 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     'd105      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  145 REF_MODEL GET WRITE DATA 
# ** Error:                  145 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 145 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  145 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 145 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  155 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 155 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  155 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 155 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                  155 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 155 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  155 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 155 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                  165 MASTER DRIVER WRITE RESPONSE 
#                  165 *** Slave Monitor Write Data with response *** 
#                  165 *** Master Monitor Write Data with response *** 
#                  165|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 2
# ** Error:                  165 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 165 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  165 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 165 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                  165 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 165 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  175 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 175 ns Started: 175 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  175 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 175 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  175 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 175 ns Started: 175 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  185 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 185 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  185 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 185 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  195 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 195 ns Started: 195 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  195 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 195 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  195 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 195 ns Started: 195 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  205 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 205 ns Started: 205 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  215 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 215 ns Started: 215 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  225 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 225 ns Started: 225 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  235 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 235 ns Started: 235 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  245 *** Slave Monitor Write Data *** 
#                  245 *** Master Monitor Write Data *** 
#                  245: Slave sequence WRITE response 
#  ==  witem_arr[243]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[243]   uvm_sequence_item   -     @1579      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     243        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h9115e4e4 
#     [1]           integral            32    'h9115e4e5 
#     [2]           integral            32    'h9115e4e6 
#     [3]           integral            32    'h9115e4e7 
#     [4]           integral            32    'h9115e4e0 
#     [5]           integral            32    'h9115e4e1 
#     [6]           integral            32    'h9115e4e2 
#     [7]           integral            32    'h9115e4e3 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     243        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'h72f8df93 
#     [1]           integral            32    'h5620941f 
#     [2]           integral            32    'hc631f224 
#     [3]           integral            32    'h438dc39  
#     [4]           integral            32    'hbdbadbf5 
#     [5]           integral            32    'hd94a433d 
#     [6]           integral            32    'h2939f0ae 
#     [7]           integral            32    'hb5112719 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     243        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  245 REF_MODEL GET WRITE DATA 
# ** Error:                  245 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 245 ns Started: 245 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  255 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 255 ns Started: 245 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  255 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 255 ns Started: 255 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  265 MASTER DRIVER WRITE RESPONSE 
#                  265 *** Slave Monitor Write Data with response *** 
#                  265 *** Master Monitor Write Data with response *** 
#                  265|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 3
# ** Info:                  265 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 265 ns Started: 255 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  265 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 265 ns Started: 265 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  275 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 275 ns Started: 275 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  285 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 285 ns Started: 285 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  295 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 295 ns Started: 295 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  305 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 305 ns Started: 305 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  315 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 315 ns Started: 315 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  325 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 325 ns Started: 325 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  335 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 335 ns Started: 335 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  345 *** Slave Monitor Write Data *** 
#                  345 *** Master Monitor Write Data *** 
#                  345: Slave sequence WRITE response 
#  ==  witem_arr[126]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[126]   uvm_sequence_item   -     @1587       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     'd126       
#   awaddr          da(integral)        16    -           
#     [0]           integral            32    'hbc7de032  
#     [1]           integral            32    'hbc7de033  
#     [2]           integral            32    'hbc7de034  
#     [3]           integral            32    'hbc7de035  
#     [4]           integral            32    'hbc7de036  
#     ...           ...                 ...   ...         
#     [11]          integral            32    'hbc7de03d  
#     [12]          integral            32    'hbc7de03e  
#     [13]          integral            32    'hbc7de03f  
#     [14]          integral            32    'hbc7de030  
#     [15]          integral            32    'hbc7de031  
#   awlen           integral            8     'd7         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     'd126       
#   wdata           da(integral)        8     -           
#     [0]           integral            32    'h281b4758  
#     [1]           integral            32    'h7a76fb72  
#     [2]           integral            32    'he8187a5f  
#     [3]           integral            32    'hf3bdd0eb  
#     [4]           integral            32    'ha4b617d6  
#     [5]           integral            32    'hf17268cb  
#     [6]           integral            32    'h57c9e58   
#     [7]           integral            32    'h2d68bc1d  
#   wstrb           da(integral)        8     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#     [4]           integral            4     'b11        
#     [5]           integral            4     'b1100      
#     [6]           integral            4     'b11        
#     [7]           integral            4     'b1100      
#   bid             integral            8     'd126       
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                  345 REF_MODEL GET WRITE DATA 
# ** Error:                  345 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 345 ns Started: 345 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  355 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 355 ns Started: 345 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  355 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 355 ns Started: 355 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  365 MASTER DRIVER WRITE RESPONSE 
#                  365 *** Slave Monitor Write Data with response *** 
#                  365 *** Master Monitor Write Data with response *** 
#                  365|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 4
# ** Info:                  365 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 365 ns Started: 355 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  365 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 365 ns Started: 365 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  375 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 375 ns Started: 375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  385 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 385 ns Started: 385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  395 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 395 ns Started: 395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  405 *** Slave Monitor Write Data *** 
#                  405 *** Master Monitor Write Data *** 
#                  405: Slave sequence WRITE response 
#  ==  witem_arr[165]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[165]   uvm_sequence_item   -     @1595      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     165        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'h22c99ac1 
#     [1]           integral            32    'h22c99ac2 
#     [2]           integral            32    'h22c99ac3 
#     [3]           integral            32    'h22c99ac0 
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     165        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h412ba17e 
#     [1]           integral            32    'hdc259ecb 
#     [2]           integral            32    'h9a486d6e 
#     [3]           integral            32    'h28268cf7 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     165        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  405 REF_MODEL GET WRITE DATA 
# ** Error:                  405 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 405 ns Started: 405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  415 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 415 ns Started: 405 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  415 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 415 ns Started: 415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  425 MASTER DRIVER WRITE RESPONSE 
#                  425 *** Slave Monitor Write Data with response *** 
#                  425 *** Master Monitor Write Data with response *** 
#                  425|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 5
# ** Info:                  425 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 425 ns Started: 415 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  425 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 425 ns Started: 425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  435 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 435 ns Started: 435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  445 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 445 ns Started: 445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  455 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 455 ns Started: 455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  465 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 465 ns Started: 465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  475 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 475 ns Started: 475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  485 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 485 ns Started: 485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  495 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 495 ns Started: 495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  505 *** Slave Monitor Write Data *** 
#                  505 *** Master Monitor Write Data *** 
#                  505: Slave sequence WRITE response 
#  ==  witem_arr[51]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[51]   uvm_sequence_item   -     @1603      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd51       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h34f8bef1 
#     [1]          integral            32    'h34f8bef2 
#     [2]          integral            32    'h34f8bef3 
#     [3]          integral            32    'h34f8bef4 
#     [4]          integral            32    'h34f8bef5 
#     [5]          integral            32    'h34f8bef6 
#     [6]          integral            32    'h34f8bef7 
#     [7]          integral            32    'h34f8bef0 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd51       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'h2575f47f 
#     [1]          integral            32    'ha7e8be63 
#     [2]          integral            32    'h69c0cbd1 
#     [3]          integral            32    'h663136f0 
#     [4]          integral            32    'hc1579778 
#     [5]          integral            32    'h8fbe0141 
#     [6]          integral            32    'h2a48ab02 
#     [7]          integral            32    'hd7ec10f4 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd51       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                  505 REF_MODEL GET WRITE DATA 
# ** Error:                  505 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 505 ns Started: 505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  515 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 515 ns Started: 505 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  515 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 515 ns Started: 515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  525 MASTER DRIVER WRITE RESPONSE 
#                  525 *** Slave Monitor Write Data with response *** 
#                  525 *** Master Monitor Write Data with response *** 
#                  525|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 6
# ** Info:                  525 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 525 ns Started: 515 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  525 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 525 ns Started: 525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  535 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 535 ns Started: 535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  545 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 545 ns Started: 545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  555 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 555 ns Started: 555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  565 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 565 ns Started: 565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  575 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 575 ns Started: 575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  585 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 585 ns Started: 585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  595 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 595 ns Started: 595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  605 *** Slave Monitor Write Data *** 
#                  605 *** Master Monitor Write Data *** 
#                  605: Slave sequence WRITE response 
#  ==  witem_arr[108]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[108]   uvm_sequence_item   -     @1611      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd108      
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h5119ea21 
#     [1]           integral            32    'h5119ea22 
#     [2]           integral            32    'h5119ea23 
#     [3]           integral            32    'h5119ea24 
#     [4]           integral            32    'h5119ea25 
#     [5]           integral            32    'h5119ea26 
#     [6]           integral            32    'h5119ea27 
#     [7]           integral            32    'h5119ea20 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd108      
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hdce6a0d6 
#     [1]           integral            32    'h7bcce75  
#     [2]           integral            32    'h48353eaf 
#     [3]           integral            32    'hdcf202e8 
#     [4]           integral            32    'h291472ba 
#     [5]           integral            32    'h4f9a9a63 
#     [6]           integral            32    'h9ec6d249 
#     [7]           integral            32    'ha7a55bca 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     'd108      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  605 REF_MODEL GET WRITE DATA 
# ** Error:                  605 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 605 ns Started: 605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  615 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 615 ns Started: 605 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  615 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 615 ns Started: 615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  625 MASTER DRIVER WRITE RESPONSE 
#                  625 *** Slave Monitor Write Data with response *** 
#                  625 *** Master Monitor Write Data with response *** 
#                  625|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 7
# ** Info:                  625 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 625 ns Started: 615 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  625 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 625 ns Started: 625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  635 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 635 ns Started: 635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  645 *** Slave Monitor Write Data *** 
#                  645 *** Master Monitor Write Data *** 
#                  645: Slave sequence WRITE response 
#  ==  witem_arr[41]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  witem_arr[41]   uvm_sequence_item   -     @1619       
#   operation      operation_se        2     WRITE       
#   awid           integral            8     'd41        
#   awaddr         da(integral)        4     -           
#     [0]          integral            32    'h5cf404d4  
#     [1]          integral            32    'h5cf404d5  
#     [2]          integral            32    'h5cf404d6  
#     [3]          integral            32    'h5cf404d7  
#   awlen          integral            8     'd1         
#   awsize         axi_size_se         3     size_2_BYTES
#   awburst        axi_burst_se        2     WRAP        
#   wid            integral            8     'd41        
#   wdata          da(integral)        2     -           
#     [0]          integral            32    'hc3031996  
#     [1]          integral            32    'hc7b4e9a8  
#   wstrb          da(integral)        2     -           
#     [0]          integral            4     'b11        
#     [1]          integral            4     'b1100      
#   bid            integral            8     'd41        
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd0         
#   araddr         da(integral)        0     -           
#   arlen          integral            8     'd0         
#   arsize         axi_size_se         3     size_1_BYTE 
#   arburst        axi_burst_se        2     FIXED       
#   rid            integral            8     'd0         
#   rdata          da(integral)        0     -           
#   rresp          array(axi_resp_se)  0     -           
# -------------------------------------------------------
#                  645 REF_MODEL GET WRITE DATA 
# ** Error:                  645 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 645 ns Started: 645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  655 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 655 ns Started: 645 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  655 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 655 ns Started: 655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  665 MASTER DRIVER WRITE RESPONSE 
#                  665 *** Slave Monitor Write Data with response *** 
#                  665 *** Master Monitor Write Data with response *** 
#                  665|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 8
# ** Info:                  665 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 665 ns Started: 655 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  665 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 665 ns Started: 665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  675 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 675 ns Started: 675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  685 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 685 ns Started: 685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  695 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 695 ns Started: 695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  705 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 705 ns Started: 705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  715 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 715 ns Started: 715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  725 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 725 ns Started: 725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  735 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 735 ns Started: 735 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  745 *** Slave Monitor Write Data *** 
#                  745 *** Master Monitor Write Data *** 
#                  745: Slave sequence WRITE response 
#  ==  witem_arr[138]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[138]   uvm_sequence_item   -     @1627      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     138        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h3fb7060f 
#     [1]           integral            32    'h3fb70608 
#     [2]           integral            32    'h3fb70609 
#     [3]           integral            32    'h3fb7060a 
#     [4]           integral            32    'h3fb7060b 
#     [5]           integral            32    'h3fb7060c 
#     [6]           integral            32    'h3fb7060d 
#     [7]           integral            32    'h3fb7060e 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     138        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hc00db734 
#     [1]           integral            32    'hd9a0193d 
#     [2]           integral            32    'h607ea295 
#     [3]           integral            32    'h66e45fb7 
#     [4]           integral            32    'h59c8b12f 
#     [5]           integral            32    'h6aa764aa 
#     [6]           integral            32    'h277928c2 
#     [7]           integral            32    'h2f2eb8b7 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     138        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  745 REF_MODEL GET WRITE DATA 
# ** Error:                  745 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 745 ns Started: 745 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  755 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 755 ns Started: 745 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  755 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 755 ns Started: 755 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  765 MASTER DRIVER WRITE RESPONSE 
#                  765 *** Slave Monitor Write Data with response *** 
#                  765 *** Master Monitor Write Data with response *** 
#                  765|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 9
# ** Info:                  765 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 765 ns Started: 755 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  765 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 765 ns Started: 765 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  775 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 775 ns Started: 775 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  785 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 785 ns Started: 785 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  795 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 795 ns Started: 795 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  805 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 805 ns Started: 805 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  815 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 815 ns Started: 815 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  825 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 825 ns Started: 825 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  835 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 835 ns Started: 835 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  845 *** Slave Monitor Write Data *** 
#                  845 *** Master Monitor Write Data *** 
#                  845: Slave sequence WRITE response 
#  ==  witem_arr[71]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[71]   uvm_sequence_item   -     @1635      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd71       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h3eb39654 
#     [1]          integral            32    'h3eb39655 
#     [2]          integral            32    'h3eb39656 
#     [3]          integral            32    'h3eb39657 
#     [4]          integral            32    'h3eb39650 
#     [5]          integral            32    'h3eb39651 
#     [6]          integral            32    'h3eb39652 
#     [7]          integral            32    'h3eb39653 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd71       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'hac182ec  
#     [1]          integral            32    'hb32bb327 
#     [2]          integral            32    'h15ce679  
#     [3]          integral            32    'he6682b3  
#     [4]          integral            32    'h909f1bce 
#     [5]          integral            32    'hd9f608b8 
#     [6]          integral            32    'hf18bfdc2 
#     [7]          integral            32    'h1aa9ede0 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd71       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                  845 REF_MODEL GET WRITE DATA 
# ** Error:                  845 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 845 ns Started: 845 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  855 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 855 ns Started: 845 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wlast)
# ** Error:                  855 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 855 ns Started: 855 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  865 MASTER DRIVER WRITE RESPONSE 
#                  865 *** Slave Monitor Write Data with response *** 
#                  865 *** Master Monitor Write Data with response *** 
#                  865 === Sequence Data === 
#                  865|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 10
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
# ** Error:                  865 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 865 ns Started: 865 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  875 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 875 ns Started: 875 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  885 *** Slave Monitor READ ADDR *** 
#                  885 *** Master Monitor READ ADDR *** 
#                  885 : Slave sequence READ response 
#  ==  ritem_arr[3]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  ritem_arr[3]   uvm_sequence_item   -     @1683      
#   operation     operation_se        2     READ       
#   awid          integral            8     'd0        
#   awaddr        da(integral)        0     -          
#   awlen         integral            8     'd0        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     FIXED      
#   wid           integral            8     'd0        
#   wdata         da(integral)        0     -          
#   wstrb         da(integral)        0     -          
#   bid           integral            8     'd0        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd3        
#   araddr        da(integral)        4     -          
#     [0]         integral            32    'hd3c54d3f 
#     [1]         integral            32    'hd3c54d3c 
#     [2]         integral            32    'hd3c54d3d 
#     [3]         integral            32    'hd3c54d3e 
#   arlen         integral            8     'd3        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     WRAP       
#   rid           integral            8     'd3        
#   rdata         da(integral)        4     -          
#     [0]         integral            32    'hbc       
#     [1]         integral            32    'hb0       
#     [2]         integral            32    'h78       
#     [3]         integral            32    'he        
#   rresp         array(axi_resp_se)  4     -          
#     [0]         axi_resp_se         2     OKAY       
#     [1]         axi_resp_se         2     OKAY       
#     [2]         axi_resp_se         2     OKAY       
#     [3]         axi_resp_se         2     OKAY       
# -----------------------------------------------------
#                  885 REF_MODEL GET READ DATA 
# ** Error:                  885 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 885 ns Started: 885 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  895 *** Slave Monitor READ ADDR *** 
#                  895 *** Master Monitor READ ADDR *** 
#                  895 : Slave sequence READ response 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h8a243f5e 
#     [2]          integral            32    'h8a243f5f 
#     [3]          integral            32    'h8a243f58 
#     [4]          integral            32    'h8a243f59 
#     [5]          integral            32    'h8a243f5a 
#     [6]          integral            32    'h8a243f5b 
#     [7]          integral            32    'h8a243f5c 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     [5]          integral            32    'ha        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  895 REF_MODEL GET READ DATA 
# ** Info:                  895 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 895 ns Started: 895 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  905 *** Slave Monitor READ ADDR *** 
#                  905 *** Master Monitor READ ADDR *** 
#                  905 : Slave sequence READ response 
#  ==  ritem_arr[13]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[13]   uvm_sequence_item   -     @1699      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd13       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h9115e4e4 
#     [1]          integral            32    'h9115e4e5 
#     [2]          integral            32    'h9115e4e6 
#     [3]          integral            32    'h9115e4e7 
#     [4]          integral            32    'h9115e4e0 
#     [5]          integral            32    'h9115e4e1 
#     [6]          integral            32    'h9115e4e2 
#     [7]          integral            32    'h9115e4e3 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd13       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h93       
#     [1]          integral            32    'h94       
#     [2]          integral            32    'h31       
#     [3]          integral            32    'h4        
#     [4]          integral            32    'hf5       
#     [5]          integral            32    'h43       
#     [6]          integral            32    'h39       
#     [7]          integral            32    'hb5       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  905 REF_MODEL GET READ DATA 
# ** Info:                  905 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 905 ns Started: 905 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  915 *** Slave Monitor READ ADDR *** 
#                  915 *** Master Monitor READ ADDR *** 
#                  915 : Slave sequence READ response 
#  ==  ritem_arr[51]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[51]   uvm_sequence_item   -     @1707       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd51        
#   araddr         da(integral)        16    -           
#     [0]          integral            32    'hbc7de032  
#     [1]          integral            32    'hbc7de033  
#     [2]          integral            32    'hbc7de034  
#     [3]          integral            32    'hbc7de035  
#     [4]          integral            32    'hbc7de036  
#     ...          ...                 ...   ...         
#     [11]         integral            32    'hbc7de03d  
#     [12]         integral            32    'hbc7de03e  
#     [13]         integral            32    'hbc7de03f  
#     [14]         integral            32    'hbc7de030  
#     [15]         integral            32    'hbc7de031  
#   arlen          integral            8     'd7         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd51        
#   rdata          da(integral)        8     -           
#     [0]          integral            32    'h4758      
#     [1]          integral            32    'h7a76      
#     [2]          integral            32    'h7a5f      
#     [3]          integral            32    'hf3bd      
#     [4]          integral            32    'h17d6      
#     [5]          integral            32    'hf172      
#     [6]          integral            32    'h9e58      
#     [7]          integral            32    'h2d68      
#   rresp          array(axi_resp_se)  8     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                  915 REF_MODEL GET READ DATA 
# ** Info:                  915 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 915 ns Started: 915 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  925 *** Slave Monitor READ ADDR *** 
#                  925 *** Master Monitor READ ADDR *** 
#                  925 : Slave sequence READ response 
#  ==  ritem_arr[89]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[89]   uvm_sequence_item   -     @1715      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd89       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'h22c99ac1 
#     [1]          integral            32    'h22c99ac2 
#     [2]          integral            32    'h22c99ac3 
#     [3]          integral            32    'h22c99ac0 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd89       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h7e       
#     [1]          integral            32    'h9e       
#     [2]          integral            32    'h48       
#     [3]          integral            32    'h28       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  925 REF_MODEL GET READ DATA 
# ** Info:                  925 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 925 ns Started: 925 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  935 *** Slave Monitor READ ADDR *** 
#                  935 *** Master Monitor READ ADDR *** 
#                  935 : Slave sequence READ response 
#  ==  ritem_arr[249]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[249]   uvm_sequence_item   -     @1723      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     249        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h34f8bef1 
#     [1]           integral            32    'h34f8bef2 
#     [2]           integral            32    'h34f8bef3 
#     [3]           integral            32    'h34f8bef4 
#     [4]           integral            32    'h34f8bef5 
#     [5]           integral            32    'h34f8bef6 
#     [6]           integral            32    'h34f8bef7 
#     [7]           integral            32    'h34f8bef0 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     249        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h7f       
#     [1]           integral            32    'hbe       
#     [2]           integral            32    'hc0       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h78       
#     [5]           integral            32    'h1        
#     [6]           integral            32    'h48       
#     [7]           integral            32    'hd7       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  935 REF_MODEL GET READ DATA 
# ** Info:                  935 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 935 ns Started: 935 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  945 *** Slave Monitor READ ADDR *** 
#                  945 *** Master Monitor READ ADDR *** 
#                  945 : Slave sequence READ response 
#  ==  ritem_arr[69]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[69]   uvm_sequence_item   -     @1731      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd69       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h5119ea21 
#     [1]          integral            32    'h5119ea22 
#     [2]          integral            32    'h5119ea23 
#     [3]          integral            32    'h5119ea24 
#     [4]          integral            32    'h5119ea25 
#     [5]          integral            32    'h5119ea26 
#     [6]          integral            32    'h5119ea27 
#     [7]          integral            32    'h5119ea20 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd69       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'hd6       
#     [1]          integral            32    'hce       
#     [2]          integral            32    'h35       
#     [3]          integral            32    'hdc       
#     [4]          integral            32    'hba       
#     [5]          integral            32    'h9a       
#     [6]          integral            32    'hc6       
#     [7]          integral            32    'ha7       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  945 REF_MODEL GET READ DATA 
# ** Info:                  945 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 945 ns Started: 945 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  955 *** Slave Monitor READ ADDR *** 
#                  955 *** Master Monitor READ ADDR *** 
#                  955 : Slave sequence READ response 
#  ==  ritem_arr[55]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[55]   uvm_sequence_item   -     @1739       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd55        
#   araddr         da(integral)        4     -           
#     [0]          integral            32    'h5cf404d4  
#     [1]          integral            32    'h5cf404d5  
#     [2]          integral            32    'h5cf404d6  
#     [3]          integral            32    'h5cf404d7  
#   arlen          integral            8     'd1         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd55        
#   rdata          da(integral)        2     -           
#     [0]          integral            32    'h1996      
#     [1]          integral            32    'hc7b4      
#   rresp          array(axi_resp_se)  2     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                  955 REF_MODEL GET READ DATA 
# ** Info:                  955 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 955 ns Started: 955 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  965 *** Slave Monitor READ ADDR *** 
#                  965 *** Master Monitor READ ADDR *** 
#                  965 : Slave sequence READ response 
#  ==  ritem_arr[219]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[219]   uvm_sequence_item   -     @1747      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     219        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3fb7060f 
#     [1]           integral            32    'h3fb70608 
#     [2]           integral            32    'h3fb70609 
#     [3]           integral            32    'h3fb7060a 
#     [4]           integral            32    'h3fb7060b 
#     [5]           integral            32    'h3fb7060c 
#     [6]           integral            32    'h3fb7060d 
#     [7]           integral            32    'h3fb7060e 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     219        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h34       
#     [1]           integral            32    'h19       
#     [2]           integral            32    'h7e       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h2f       
#     [5]           integral            32    'h64       
#     [6]           integral            32    'h79       
#     [7]           integral            32    'h2f       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  965 REF_MODEL GET READ DATA 
# ** Info:                  965 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 965 ns Started: 965 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  975 *** Slave Monitor READ ADDR *** 
#                  975 *** Master Monitor READ ADDR *** 
#                  975 : Slave sequence READ response 
#  ==  ritem_arr[200]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[200]   uvm_sequence_item   -     @1755      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     200        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3eb39654 
#     [1]           integral            32    'h3eb39655 
#     [2]           integral            32    'h3eb39656 
#     [3]           integral            32    'h3eb39657 
#     [4]           integral            32    'h3eb39650 
#     [5]           integral            32    'h3eb39651 
#     [6]           integral            32    'h3eb39652 
#     [7]           integral            32    'h3eb39653 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     200        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'hec       
#     [1]           integral            32    'hb3       
#     [2]           integral            32    'h5c       
#     [3]           integral            32    'he        
#     [4]           integral            32    'hce       
#     [5]           integral            32    'h8        
#     [6]           integral            32    'h8b       
#     [7]           integral            32    'h1a       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  975 REF_MODEL GET READ DATA 
# ** Info:                  975 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 975 ns Started: 975 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                  985 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 985 ns Started: 985 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                  995 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 995 ns Started: 995 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1005 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1005 ns Started: 1005 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1015 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[3]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  ritem_arr[3]   uvm_sequence_item   -     @1683      
#   operation     operation_se        2     READ       
#   awid          integral            8     'd0        
#   awaddr        da(integral)        0     -          
#   awlen         integral            8     'd0        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     FIXED      
#   wid           integral            8     'd0        
#   wdata         da(integral)        0     -          
#   wstrb         da(integral)        0     -          
#   bid           integral            8     'd0        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd3        
#   araddr        da(integral)        1     -          
#     [0]         integral            32    'hd3c54d3f 
#   arlen         integral            8     'd3        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     WRAP       
#   rid           integral            8     'd3        
#   rdata         da(integral)        4     -          
#     [0]         integral            32    'hbc       
#     [1]         integral            32    'hb0       
#     [2]         integral            32    'h78       
#     [3]         integral            32    'he        
#   rresp         array(axi_resp_se)  4     -          
#     [0]         axi_resp_se         2     OKAY       
#     [1]         axi_resp_se         2     OKAY       
#     [2]         axi_resp_se         2     OKAY       
#     [3]         axi_resp_se         2     OKAY       
# -----------------------------------------------------
#                 1015 MASTER DRIVER READ RESPONSE 
#                 1015 *** Master Monitor READ Data with response *** 
#                 1015|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 11
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
# ** Info:                 1015 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1015 ns Started: 1015 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1025 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1025 ns Started: 1025 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1035 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1035 ns Started: 1035 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1045 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1045 ns Started: 1045 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1055 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1055 ns Started: 1055 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1065 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1065 ns Started: 1065 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1075 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1075 ns Started: 1075 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1085 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1085 ns Started: 1085 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1095 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1095 ns Started: 1095 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1105 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h8a243f5d 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     [5]          integral            32    'ha        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1105 MASTER DRIVER READ RESPONSE 
#                 1105 *** Master Monitor READ Data with response *** 
#                 1105|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 12
# ** Info:                 1105 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1105 ns Started: 1105 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1115 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1115 ns Started: 1115 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1125 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1125 ns Started: 1125 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1135 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1135 ns Started: 1135 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1145 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1145 ns Started: 1145 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1155 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1155 ns Started: 1155 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1165 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1165 ns Started: 1165 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1175 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1175 ns Started: 1175 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1185 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1185 ns Started: 1185 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1195 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[13]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[13]   uvm_sequence_item   -     @1699      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd13       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h9115e4e4 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd13       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h93       
#     [1]          integral            32    'h94       
#     [2]          integral            32    'h31       
#     [3]          integral            32    'h4        
#     [4]          integral            32    'hf5       
#     [5]          integral            32    'h43       
#     [6]          integral            32    'h39       
#     [7]          integral            32    'hb5       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1195 MASTER DRIVER READ RESPONSE 
#                 1195 *** Master Monitor READ Data with response *** 
#                 1195|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 13
# ** Info:                 1195 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1195 ns Started: 1195 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1205 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1205 ns Started: 1205 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1215 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1215 ns Started: 1215 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1225 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1225 ns Started: 1225 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1235 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1235 ns Started: 1235 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1245 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1245 ns Started: 1245 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1255 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1255 ns Started: 1255 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1265 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1265 ns Started: 1265 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1275 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1275 ns Started: 1275 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1285 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[51]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[51]   uvm_sequence_item   -     @1707       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd51        
#   araddr         da(integral)        1     -           
#     [0]          integral            32    'hbc7de032  
#   arlen          integral            8     'd7         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd51        
#   rdata          da(integral)        8     -           
#     [0]          integral            32    'h4758      
#     [1]          integral            32    'h7a76      
#     [2]          integral            32    'h7a5f      
#     [3]          integral            32    'hf3bd      
#     [4]          integral            32    'h17d6      
#     [5]          integral            32    'hf172      
#     [6]          integral            32    'h9e58      
#     [7]          integral            32    'h2d68      
#   rresp          array(axi_resp_se)  8     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 1285 MASTER DRIVER READ RESPONSE 
#                 1285 *** Master Monitor READ Data with response *** 
#                 1285|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 14
# ** Info:                 1285 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1285 ns Started: 1285 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1295 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1295 ns Started: 1295 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1305 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1305 ns Started: 1305 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1315 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1315 ns Started: 1315 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1325 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1325 ns Started: 1325 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1335 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[89]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[89]   uvm_sequence_item   -     @1715      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd89       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h22c99ac1 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd89       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h7e       
#     [1]          integral            32    'h9e       
#     [2]          integral            32    'h48       
#     [3]          integral            32    'h28       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1335 MASTER DRIVER READ RESPONSE 
#                 1335 *** Master Monitor READ Data with response *** 
#                 1335|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 15
# ** Info:                 1335 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1335 ns Started: 1335 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1345 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1345 ns Started: 1345 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1355 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1355 ns Started: 1355 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1365 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1365 ns Started: 1365 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1375 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1375 ns Started: 1375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1385 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1385 ns Started: 1385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1395 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1395 ns Started: 1395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1405 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1405 ns Started: 1405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1415 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1415 ns Started: 1415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1425 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[249]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[249]   uvm_sequence_item   -     @1723      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     249        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h34f8bef1 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     249        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h7f       
#     [1]           integral            32    'hbe       
#     [2]           integral            32    'hc0       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h78       
#     [5]           integral            32    'h1        
#     [6]           integral            32    'h48       
#     [7]           integral            32    'hd7       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1425 MASTER DRIVER READ RESPONSE 
#                 1425 *** Master Monitor READ Data with response *** 
#                 1425|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 16
# ** Info:                 1425 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1425 ns Started: 1425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1435 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1435 ns Started: 1435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1445 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1445 ns Started: 1445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1455 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1455 ns Started: 1455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1465 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1465 ns Started: 1465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1475 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1475 ns Started: 1475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1485 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1485 ns Started: 1485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1495 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1495 ns Started: 1495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1505 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1505 ns Started: 1505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1515 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[69]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[69]   uvm_sequence_item   -     @1731      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd69       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h5119ea21 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd69       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'hd6       
#     [1]          integral            32    'hce       
#     [2]          integral            32    'h35       
#     [3]          integral            32    'hdc       
#     [4]          integral            32    'hba       
#     [5]          integral            32    'h9a       
#     [6]          integral            32    'hc6       
#     [7]          integral            32    'ha7       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1515 MASTER DRIVER READ RESPONSE 
#                 1515 *** Master Monitor READ Data with response *** 
#                 1515|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 17
# ** Info:                 1515 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1515 ns Started: 1515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1525 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1525 ns Started: 1525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1535 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1535 ns Started: 1535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1545 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[55]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[55]   uvm_sequence_item   -     @1739       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd55        
#   araddr         da(integral)        1     -           
#     [0]          integral            32    'h5cf404d4  
#   arlen          integral            8     'd1         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd55        
#   rdata          da(integral)        2     -           
#     [0]          integral            32    'h1996      
#     [1]          integral            32    'hc7b4      
#   rresp          array(axi_resp_se)  2     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 1545 MASTER DRIVER READ RESPONSE 
#                 1545 *** Master Monitor READ Data with response *** 
#                 1545|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 18
# ** Info:                 1545 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1545 ns Started: 1545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1555 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1555 ns Started: 1555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1565 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1565 ns Started: 1565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1575 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1575 ns Started: 1575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1585 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1585 ns Started: 1585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1595 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1595 ns Started: 1595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1605 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1605 ns Started: 1605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1615 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1615 ns Started: 1615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1625 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1625 ns Started: 1625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1635 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[219]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[219]   uvm_sequence_item   -     @1747      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     219        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3fb7060f 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     219        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h34       
#     [1]           integral            32    'h19       
#     [2]           integral            32    'h7e       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h2f       
#     [5]           integral            32    'h64       
#     [6]           integral            32    'h79       
#     [7]           integral            32    'h2f       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1635 MASTER DRIVER READ RESPONSE 
#                 1635 *** Master Monitor READ Data with response *** 
#                 1635|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 19
# ** Info:                 1635 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1635 ns Started: 1635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1645 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1645 ns Started: 1645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1655 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1655 ns Started: 1655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1665 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1665 ns Started: 1665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1675 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1675 ns Started: 1675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1685 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1685 ns Started: 1685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1695 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1695 ns Started: 1695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1705 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1705 ns Started: 1705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1715 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1715 ns Started: 1715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1725 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[200]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[200]   uvm_sequence_item   -     @1755      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     200        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3eb39654 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     200        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'hec       
#     [1]           integral            32    'hb3       
#     [2]           integral            32    'h5c       
#     [3]           integral            32    'he        
#     [4]           integral            32    'hce       
#     [5]           integral            32    'h8        
#     [6]           integral            32    'h8b       
#     [7]           integral            32    'h1a       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1725 MASTER DRIVER READ RESPONSE 
#                 1725 *** Master Monitor READ Data with response *** 
#                 1725|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 20
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
# ** Info:                 1725 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1725 ns Started: 1725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1745 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1745 ns Started: 1745 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1755 *** Slave Monitor Write Data *** 
#                 1755 *** Master Monitor Write Data *** 
#                 1755: Slave sequence WRITE response 
#  ==  witem_arr[115]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[115]   uvm_sequence_item   -     @1883      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd115      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h67659433 
#     [1]           integral            32    'h67659432 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd115      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'h46e70be4 
#     [1]           integral            32    'h52a60611 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd115      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1755 REF_MODEL GET WRITE DATA 
# ** Info:                 1755 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1755 ns Started: 1745 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1755 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1755 ns Started: 1755 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1765 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1765 ns Started: 1755 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1765 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1765 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1775 MASTER DRIVER WRITE RESPONSE 
#                 1775 *** Slave Monitor Write Data with response *** 
#                 1775 *** Master Monitor Write Data with response *** 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 21
# ** Info:                 1775 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1775 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1775 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1775 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1775 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1775 ns Started: 1775 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1785 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1785 ns Started: 1785 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1795 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1795 ns Started: 1785 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1795 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1795 ns Started: 1795 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1805 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1805 ns Started: 1805 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1815 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1815 ns Started: 1805 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1815 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1815 ns Started: 1815 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1825 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1825 ns Started: 1825 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1835 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1835 ns Started: 1825 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1835 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1835 ns Started: 1835 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1845 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1845 ns Started: 1845 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1855 *** Slave Monitor Write Data *** 
#                 1855 *** Master Monitor Write Data *** 
#                 1855: Slave sequence WRITE response 
#  ==  witem_arr[166]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[166]   uvm_sequence_item   -     @1891      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     166        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h3a8070c0 
#     [1]           integral            32    'h3a8070c1 
#     [2]           integral            32    'h3a8070c2 
#     [3]           integral            32    'h3a8070c3 
#     [4]           integral            32    'h3a8070c4 
#     [5]           integral            32    'h3a8070c5 
#     [6]           integral            32    'h3a8070c6 
#     [7]           integral            32    'h3a8070c7 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     166        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hec0e645d 
#     [1]           integral            32    'h3098473f 
#     [2]           integral            32    'h4c477dec 
#     [3]           integral            32    'h88f19516 
#     [4]           integral            32    'hafb9b33e 
#     [5]           integral            32    'h851e1c69 
#     [6]           integral            32    'hda535e8a 
#     [7]           integral            32    'h313d4b42 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     166        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1855 REF_MODEL GET WRITE DATA 
# ** Info:                 1855 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1855 ns Started: 1845 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1855 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1855 ns Started: 1855 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1865 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1865 ns Started: 1855 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1865 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1865 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1875 MASTER DRIVER WRITE RESPONSE 
#                 1875 *** Slave Monitor Write Data with response *** 
#                 1875 *** Master Monitor Write Data with response *** 
#                 1875|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 22
# ** Info:                 1875 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1875 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1875 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1875 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1875 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1875 ns Started: 1875 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1885 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1885 ns Started: 1885 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1895 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1895 ns Started: 1885 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1895 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1895 ns Started: 1895 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1905 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1905 ns Started: 1905 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1915 *** Slave Monitor Write Data *** 
#                 1915 *** Master Monitor Write Data *** 
#                 1915: Slave sequence WRITE response 
#  ==  witem_arr[102]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[102]   uvm_sequence_item   -     @1899       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     'd102       
#   awaddr          da(integral)        8     -           
#     [0]           integral            32    'hb3cd7db6  
#     [1]           integral            32    'hb3cd7db7  
#     [2]           integral            32    'hb3cd7db0  
#     [3]           integral            32    'hb3cd7db1  
#     [4]           integral            32    'hb3cd7db2  
#     [5]           integral            32    'hb3cd7db3  
#     [6]           integral            32    'hb3cd7db4  
#     [7]           integral            32    'hb3cd7db5  
#   awlen           integral            8     'd3         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     'd102       
#   wdata           da(integral)        4     -           
#     [0]           integral            32    'h49c7e2a8  
#     [1]           integral            32    'hbc589cb0  
#     [2]           integral            32    'he6c6f76b  
#     [3]           integral            32    'hf6439bd2  
#   wstrb           da(integral)        4     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#   bid             integral            8     'd102       
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                 1915 REF_MODEL GET WRITE DATA 
# ** Info:                 1915 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1915 ns Started: 1905 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1915 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1915 ns Started: 1915 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1925 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1925 ns Started: 1915 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1925 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1925 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1935 MASTER DRIVER WRITE RESPONSE 
#                 1935 *** Slave Monitor Write Data with response *** 
#                 1935 *** Master Monitor Write Data with response *** 
#                 1935|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 23
# ** Info:                 1935 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1935 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1935 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1935 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1935 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1935 ns Started: 1935 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1955 *** Slave Monitor Write Data *** 
#                 1955 *** Master Monitor Write Data *** 
#                 1955: Slave sequence WRITE response 
#  ==  witem_arr[100]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[100]   uvm_sequence_item   -     @1907      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd100      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h619d8fc1 
#     [1]           integral            32    'h619d8fc0 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd100      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'hdcb3909c 
#     [1]           integral            32    'h6ff7739c 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd100      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1955 REF_MODEL GET WRITE DATA 
# ** Error:                 1965 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1965 ns Started: 1955 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 1975 MASTER DRIVER WRITE RESPONSE 
#                 1975 *** Slave Monitor Write Data with response *** 
#                 1975 *** Master Monitor Write Data with response *** 
#                 1975|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 24
# ** Info:                 1975 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1975 ns Started: 1965 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 1995 *** Slave Monitor Write Data *** 
#                 1995 *** Master Monitor Write Data *** 
#                 1995: Slave sequence WRITE response 
#  ==  witem_arr[111]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[111]   uvm_sequence_item   -     @1915      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd111      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h8d16db59 
#     [1]           integral            32    'h8d16db58 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd111      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'h4adc4818 
#     [1]           integral            32    'h301577a5 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd111      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1995 REF_MODEL GET WRITE DATA 
# ** Error:                 2005 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2005 ns Started: 1995 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2015 MASTER DRIVER WRITE RESPONSE 
#                 2015 *** Slave Monitor Write Data with response *** 
#                 2015 *** Master Monitor Write Data with response *** 
#                 2015|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 25
# ** Info:                 2015 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2015 ns Started: 2005 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2035 *** Slave Monitor Write Data *** 
#                 2035 *** Master Monitor Write Data *** 
#                 2035: Slave sequence WRITE response 
#  ==  witem_arr[9]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  witem_arr[9]   uvm_sequence_item   -     @1923      
#   operation     operation_se        2     WRITE      
#   awid          integral            8     'd9        
#   awaddr        da(integral)        2     -          
#     [0]         integral            32    'h6f0c4026 
#     [1]         integral            32    'h6f0c4027 
#   awlen         integral            8     'd1        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     WRAP       
#   wid           integral            8     'd9        
#   wdata         da(integral)        2     -          
#     [0]         integral            32    'h6e51bc80 
#     [1]         integral            32    'h19f5fef6 
#   wstrb         da(integral)        2     -          
#     [0]         integral            4     'b1        
#     [1]         integral            4     'b10       
#   bid           integral            8     'd9        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd0        
#   araddr        da(integral)        0     -          
#   arlen         integral            8     'd0        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     FIXED      
#   rid           integral            8     'd0        
#   rdata         da(integral)        0     -          
#   rresp         array(axi_resp_se)  0     -          
# -----------------------------------------------------
#                 2035 REF_MODEL GET WRITE DATA 
# ** Error:                 2045 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2045 ns Started: 2035 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2055 MASTER DRIVER WRITE RESPONSE 
#                 2055 *** Slave Monitor Write Data with response *** 
#                 2055 *** Master Monitor Write Data with response *** 
#                 2055|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 26
# ** Info:                 2055 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2055 ns Started: 2045 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2095 *** Slave Monitor Write Data *** 
#                 2095 *** Master Monitor Write Data *** 
#                 2095: Slave sequence WRITE response 
#  ==  witem_arr[174]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[174]   uvm_sequence_item   -     @1931      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     174        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'he0ec88d  
#     [1]           integral            32    'he0ec88e  
#     [2]           integral            32    'he0ec88f  
#     [3]           integral            32    'he0ec88c  
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     174        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h77ad291b 
#     [1]           integral            32    'h8a9af045 
#     [2]           integral            32    'hdb20afff 
#     [3]           integral            32    'hb7d0b61e 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     174        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 2095 REF_MODEL GET WRITE DATA 
# ** Error:                 2105 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2105 ns Started: 2095 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2115 MASTER DRIVER WRITE RESPONSE 
#                 2115 *** Slave Monitor Write Data with response *** 
#                 2115 *** Master Monitor Write Data with response *** 
#                 2115|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 27
# ** Info:                 2115 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2115 ns Started: 2105 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2155 *** Slave Monitor Write Data *** 
#                 2155 *** Master Monitor Write Data *** 
#                 2155: Slave sequence WRITE response 
#  ==  witem_arr[180]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[180]   uvm_sequence_item   -     @1939      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     180        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'hd1ca8e01 
#     [1]           integral            32    'hd1ca8e02 
#     [2]           integral            32    'hd1ca8e03 
#     [3]           integral            32    'hd1ca8e00 
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     180        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h9da495cb 
#     [1]           integral            32    'h9c446df4 
#     [2]           integral            32    'hd649fe6e 
#     [3]           integral            32    'h3d4b6603 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     180        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 2155 REF_MODEL GET WRITE DATA 
# ** Error:                 2165 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2165 ns Started: 2155 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2175 MASTER DRIVER WRITE RESPONSE 
#                 2175 *** Slave Monitor Write Data with response *** 
#                 2175 *** Master Monitor Write Data with response *** 
#                 2175|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 28
# ** Info:                 2175 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2175 ns Started: 2165 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2215 *** Slave Monitor Write Data *** 
#                 2215 *** Master Monitor Write Data *** 
#                 2215: Slave sequence WRITE response 
#  ==  witem_arr[130]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[130]   uvm_sequence_item   -     @1947       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     130         
#   awaddr          da(integral)        8     -           
#     [0]           integral            32    'hae1773bc  
#     [1]           integral            32    'hae1773bd  
#     [2]           integral            32    'hae1773be  
#     [3]           integral            32    'hae1773bf  
#     [4]           integral            32    'hae1773b8  
#     [5]           integral            32    'hae1773b9  
#     [6]           integral            32    'hae1773ba  
#     [7]           integral            32    'hae1773bb  
#   awlen           integral            8     'd3         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     130         
#   wdata           da(integral)        4     -           
#     [0]           integral            32    'hfce711d7  
#     [1]           integral            32    'h5a51bcd6  
#     [2]           integral            32    'h74be6542  
#     [3]           integral            32    'hd69deabd  
#   wstrb           da(integral)        4     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#   bid             integral            8     130         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                 2215 REF_MODEL GET WRITE DATA 
# ** Error:                 2225 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2225 ns Started: 2215 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2235 MASTER DRIVER WRITE RESPONSE 
#                 2235 *** Slave Monitor Write Data with response *** 
#                 2235 *** Master Monitor Write Data with response *** 
#                 2235|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 29
# ** Info:                 2235 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2235 ns Started: 2225 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2315 *** Slave Monitor Write Data *** 
#                 2315 *** Master Monitor Write Data *** 
#                 2315: Slave sequence WRITE response 
#  ==  witem_arr[46]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[46]   uvm_sequence_item   -     @1955      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd46       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h97f33175 
#     [1]          integral            32    'h97f33176 
#     [2]          integral            32    'h97f33177 
#     [3]          integral            32    'h97f33170 
#     [4]          integral            32    'h97f33171 
#     [5]          integral            32    'h97f33172 
#     [6]          integral            32    'h97f33173 
#     [7]          integral            32    'h97f33174 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd46       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'he84184e0 
#     [1]          integral            32    'h36c6066d 
#     [2]          integral            32    'h73308dfc 
#     [3]          integral            32    'ha6f40efd 
#     [4]          integral            32    'h544a9f9e 
#     [5]          integral            32    'h4aebd945 
#     [6]          integral            32    'hbd6037c3 
#     [7]          integral            32    'h70577155 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd46       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                 2315 REF_MODEL GET WRITE DATA 
# ** Error:                 2325 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2325 ns Started: 2315 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wlast)
#                 2335 MASTER DRIVER WRITE RESPONSE 
#                 2335 *** Slave Monitor Write Data with response *** 
#                 2335 *** Master Monitor Write Data with response *** 
#                 2335 === Sequence Data === 
#                 2335|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 30
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2355 *** Slave Monitor READ ADDR *** 
#                 2355 *** Master Monitor READ ADDR *** 
#                 2355 : Slave sequence READ response 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h8a243f5c 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        11    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#     [8]          integral            32    'h74       
#     [9]          integral            32    'h6        
#     [10]         integral            32    'h74       
#   rresp          array(axi_resp_se)  11    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
#     [8]          axi_resp_se         2     OKAY       
#     [9]          axi_resp_se         2     OKAY       
#     [10]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2355 REF_MODEL GET READ DATA 
#                 2365 *** Slave Monitor READ ADDR *** 
#                 2365 *** Master Monitor READ ADDR *** 
#                 2365 : Slave sequence READ response 
#  ==  ritem_arr[221]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[221]   uvm_sequence_item   -     @2003      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     221        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3a8070c0 
#     [1]           integral            32    'h3a8070c1 
#     [2]           integral            32    'h3a8070c2 
#     [3]           integral            32    'h3a8070c3 
#     [4]           integral            32    'h3a8070c4 
#     [5]           integral            32    'h3a8070c5 
#     [6]           integral            32    'h3a8070c6 
#     [7]           integral            32    'h3a8070c7 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     221        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h5d       
#     [1]           integral            32    'h47       
#     [2]           integral            32    'h47       
#     [3]           integral            32    'h88       
#     [4]           integral            32    'h3e       
#     [5]           integral            32    'h1c       
#     [6]           integral            32    'h53       
#     [7]           integral            32    'h31       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2365 REF_MODEL GET READ DATA 
#                 2375 *** Slave Monitor READ ADDR *** 
#                 2375 *** Master Monitor READ ADDR *** 
#                 2375 : Slave sequence READ response 
#  ==  ritem_arr[255]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  ritem_arr[255]   uvm_sequence_item   -     @2011       
#   operation       operation_se        2     READ        
#   awid            integral            8     'd0         
#   awaddr          da(integral)        0     -           
#   awlen           integral            8     'd0         
#   awsize          axi_size_se         3     size_1_BYTE 
#   awburst         axi_burst_se        2     FIXED       
#   wid             integral            8     'd0         
#   wdata           da(integral)        0     -           
#   wstrb           da(integral)        0     -           
#   bid             integral            8     'd0         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     255         
#   araddr          da(integral)        8     -           
#     [0]           integral            32    'hb3cd7db6  
#     [1]           integral            32    'hb3cd7db7  
#     [2]           integral            32    'hb3cd7db0  
#     [3]           integral            32    'hb3cd7db1  
#     [4]           integral            32    'hb3cd7db2  
#     [5]           integral            32    'hb3cd7db3  
#     [6]           integral            32    'hb3cd7db4  
#     [7]           integral            32    'hb3cd7db5  
#   arlen           integral            8     'd3         
#   arsize          axi_size_se         3     size_2_BYTES
#   arburst         axi_burst_se        2     WRAP        
#   rid             integral            8     255         
#   rdata           da(integral)        4     -           
#     [0]           integral            32    'he2a8      
#     [1]           integral            32    'hbc58      
#     [2]           integral            32    'hf76b      
#     [3]           integral            32    'hf643      
#   rresp           array(axi_resp_se)  4     -           
#     [0]           axi_resp_se         2     OKAY        
#     [1]           axi_resp_se         2     OKAY        
#     [2]           axi_resp_se         2     OKAY        
#     [3]           axi_resp_se         2     OKAY        
# --------------------------------------------------------
#                 2375 REF_MODEL GET READ DATA 
# ** Info:                 2375 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2375 ns Started: 2375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2385 *** Slave Monitor READ ADDR *** 
#                 2385 *** Master Monitor READ ADDR *** 
#                 2385 : Slave sequence READ response 
#  ==  ritem_arr[15]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[15]   uvm_sequence_item   -     @2019      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd15       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h619d8fc1 
#     [1]          integral            32    'h619d8fc0 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd15       
#   rdata          da(integral)        2     -          
#     [0]          integral            32    'h9c       
#     [1]          integral            32    'h73       
#   rresp          array(axi_resp_se)  2     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2385 REF_MODEL GET READ DATA 
# ** Info:                 2385 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2385 ns Started: 2385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2395 *** Slave Monitor READ ADDR *** 
#                 2395 *** Master Monitor READ ADDR *** 
#                 2395 : Slave sequence READ response 
#  ==  ritem_arr[192]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[192]   uvm_sequence_item   -     @2027      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     192        
#   araddr          da(integral)        2     -          
#     [0]           integral            32    'h8d16db59 
#     [1]           integral            32    'h8d16db58 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     192        
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h18       
#     [1]           integral            32    'h77       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2395 REF_MODEL GET READ DATA 
# ** Info:                 2395 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2395 ns Started: 2395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2405 *** Slave Monitor READ ADDR *** 
#                 2405 *** Master Monitor READ ADDR *** 
#                 2405 : Slave sequence READ response 
#  ==  ritem_arr[117]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[117]   uvm_sequence_item   -     @2035      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd117      
#   araddr          da(integral)        2     -          
#     [0]           integral            32    'h6f0c4026 
#     [1]           integral            32    'h6f0c4027 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     'd117      
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h80       
#     [1]           integral            32    'hfe       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2405 REF_MODEL GET READ DATA 
# ** Info:                 2405 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2405 ns Started: 2405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2415 *** Slave Monitor READ ADDR *** 
#                 2415 *** Master Monitor READ ADDR *** 
#                 2415 : Slave sequence READ response 
#  ==  ritem_arr[95]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd95       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'he0ec88d  
#     [1]          integral            32    'he0ec88e  
#     [2]          integral            32    'he0ec88f  
#     [3]          integral            32    'he0ec88c  
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd95       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h1b       
#     [1]          integral            32    'hf0       
#     [2]          integral            32    'h20       
#     [3]          integral            32    'hb7       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2415 REF_MODEL GET READ DATA 
# ** Info:                 2415 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2415 ns Started: 2415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2425 *** Slave Monitor READ ADDR *** 
#                 2425 *** Master Monitor READ ADDR *** 
#                 2425 : Slave sequence READ response 
#  ==  ritem_arr[93]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[93]   uvm_sequence_item   -     @2051      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd93       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'hd1ca8e01 
#     [1]          integral            32    'hd1ca8e02 
#     [2]          integral            32    'hd1ca8e03 
#     [3]          integral            32    'hd1ca8e00 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd93       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'hcb       
#     [1]          integral            32    'h6d       
#     [2]          integral            32    'h49       
#     [3]          integral            32    'h3d       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2425 REF_MODEL GET READ DATA 
# ** Info:                 2425 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2425 ns Started: 2425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2435 *** Slave Monitor READ ADDR *** 
#                 2435 *** Master Monitor READ ADDR *** 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefec44d08 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefec44d08 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefec44d08 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
#                 2435 : Slave sequence READ response 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        8     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'he0ec88e   
#     [2]          integral            32    'he0ec88f   
#     [3]          integral            32    'he0ec888   
#     [4]          integral            32    'he0ec889   
#     [5]          integral            32    'he0ec88a   
#     [6]          integral            32    'he0ec88b   
#     [7]          integral            32    'he0ec88c   
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'hf01b      
#     [1]          integral            32    'h20        
#     [2]          integral            32    'h0         
#     [3]          integral            32    'h0         
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2435 REF_MODEL GET READ DATA 
# ** Info:                 2435 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2435 ns Started: 2435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2445 *** Slave Monitor READ ADDR *** 
#                 2445 *** Master Monitor READ ADDR *** 
#                 2445 : Slave sequence READ response 
#  ==  ritem_arr[207]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[207]   uvm_sequence_item   -     @2059      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     207        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h97f33175 
#     [1]           integral            32    'h97f33176 
#     [2]           integral            32    'h97f33177 
#     [3]           integral            32    'h97f33170 
#     [4]           integral            32    'h97f33171 
#     [5]           integral            32    'h97f33172 
#     [6]           integral            32    'h97f33173 
#     [7]           integral            32    'h97f33174 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     207        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'he0       
#     [1]           integral            32    'h6        
#     [2]           integral            32    'h30       
#     [3]           integral            32    'ha6       
#     [4]           integral            32    'h9e       
#     [5]           integral            32    'hd9       
#     [6]           integral            32    'h60       
#     [7]           integral            32    'h70       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2445 REF_MODEL GET READ DATA 
# ** Info:                 2445 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2445 ns Started: 2445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2455 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2455 ns Started: 2455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2465 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2465 ns Started: 2465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2475 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        20    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [15]         integral            32    'h33       
#     [16]         integral            32    'h74       
#     [17]         integral            32    'h74       
#     [18]         integral            32    'h6        
#     [19]         integral            32    'h74       
#   rresp          array(axi_resp_se)  20    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [15]         axi_resp_se         2     OKAY       
#     [16]         axi_resp_se         2     OKAY       
#     [17]         axi_resp_se         2     OKAY       
#     [18]         axi_resp_se         2     OKAY       
#     [19]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2475 MASTER DRIVER READ RESPONSE 
#                 2475 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2475: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 9 || Fail Count = 1
#  ==  ritem_arr[77]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2475: uvm_test_top.env_h.sb_h [ ACT ITEM ] ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        20    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [15]         integral            32    'h33       
#     [16]         integral            32    'h74       
#     [17]         integral            32    'h74       
#     [18]         integral            32    'h6        
#     [19]         integral            32    'h74       
#   rresp          array(axi_resp_se)  20    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [15]         axi_resp_se         2     OKAY       
#     [16]         axi_resp_se         2     OKAY       
#     [17]         axi_resp_se         2     OKAY       
#     [18]         axi_resp_se         2     OKAY       
#     [19]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2475: uvm_test_top.env_h.sb_h [ EXP ITEM ] ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1695      
#   operation      operation_me        2     READ       
#   awid           integral            8     'd0        
#   awaddr         integral            32    'h0        
#   awlen          integral            8     'd0        
#   awsize         axi_size_me         3     size_1_BYTE
#   awburst        axi_burst_me        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   wlast          integral            1     'h0        
#   bid            integral            8     'd0        
#   bresp          axi_resp_me         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_me         3     size_1_BYTE
#   arburst        axi_burst_me        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        11    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#     [8]          integral            32    'h74       
#     [9]          integral            32    'he4       
#     [10]         integral            32    'h6        
#   rlast          integral            1     'h0        
#   rresp          array(axi_resp_me)  11    -          
#     [0]          axi_resp_me         2     OKAY       
#     [1]          axi_resp_me         2     OKAY       
#     [2]          axi_resp_me         2     OKAY       
#     [3]          axi_resp_me         2     OKAY       
#     [4]          axi_resp_me         2     OKAY       
#     ...          ...                 ...   ...        
#     [6]          axi_resp_me         2     OKAY       
#     [7]          axi_resp_me         2     OKAY       
#     [8]          axi_resp_me         2     OKAY       
#     [9]          axi_resp_me         2     OKAY       
#     [10]         axi_resp_me         2     OKAY       
# ------------------------------------------------------
# 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
# ** Info:                 2475 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2475 ns Started: 2475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2485 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2485 ns Started: 2485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2495 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2495 ns Started: 2495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2505 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2505 ns Started: 2505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2515 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2515 ns Started: 2515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2525 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2525 ns Started: 2525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2535 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2535 ns Started: 2535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2545 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2545 ns Started: 2545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2555 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2555 ns Started: 2555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2565 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[221]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[221]   uvm_sequence_item   -     @2003      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     221        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3a8070c0 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     221        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h5d       
#     [1]           integral            32    'h47       
#     [2]           integral            32    'h47       
#     [3]           integral            32    'h88       
#     [4]           integral            32    'h3e       
#     [5]           integral            32    'h1c       
#     [6]           integral            32    'h53       
#     [7]           integral            32    'h31       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2565 MASTER DRIVER READ RESPONSE 
#                 2565 *** Master Monitor READ Data with response *** 
#                 2565|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 31
# ** Info:                 2565 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2565 ns Started: 2565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2575 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2575 ns Started: 2575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2585 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2585 ns Started: 2585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2595 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2595 ns Started: 2595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2605 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2605 ns Started: 2605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2615 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[255]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  ritem_arr[255]   uvm_sequence_item   -     @2011       
#   operation       operation_se        2     READ        
#   awid            integral            8     'd0         
#   awaddr          da(integral)        0     -           
#   awlen           integral            8     'd0         
#   awsize          axi_size_se         3     size_1_BYTE 
#   awburst         axi_burst_se        2     FIXED       
#   wid             integral            8     'd0         
#   wdata           da(integral)        0     -           
#   wstrb           da(integral)        0     -           
#   bid             integral            8     'd0         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     255         
#   araddr          da(integral)        1     -           
#     [0]           integral            32    'hb3cd7db6  
#   arlen           integral            8     'd3         
#   arsize          axi_size_se         3     size_2_BYTES
#   arburst         axi_burst_se        2     WRAP        
#   rid             integral            8     255         
#   rdata           da(integral)        4     -           
#     [0]           integral            32    'he2a8      
#     [1]           integral            32    'hbc58      
#     [2]           integral            32    'hf76b      
#     [3]           integral            32    'hf643      
#   rresp           array(axi_resp_se)  4     -           
#     [0]           axi_resp_se         2     OKAY        
#     [1]           axi_resp_se         2     OKAY        
#     [2]           axi_resp_se         2     OKAY        
#     [3]           axi_resp_se         2     OKAY        
# --------------------------------------------------------
#                 2615 MASTER DRIVER READ RESPONSE 
#                 2615 *** Master Monitor READ Data with response *** 
#                 2615|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 32
# ** Info:                 2615 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2615 ns Started: 2615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2625 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2625 ns Started: 2625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2635 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2635 ns Started: 2635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2645 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[15]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[15]   uvm_sequence_item   -     @2019      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd15       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h619d8fc1 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd15       
#   rdata          da(integral)        2     -          
#     [0]          integral            32    'h9c       
#     [1]          integral            32    'h73       
#   rresp          array(axi_resp_se)  2     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2645 MASTER DRIVER READ RESPONSE 
#                 2645 *** Master Monitor READ Data with response *** 
#                 2645|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 33
# ** Info:                 2645 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2645 ns Started: 2645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2655 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2655 ns Started: 2655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2665 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2665 ns Started: 2665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2675 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[192]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[192]   uvm_sequence_item   -     @2027      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     192        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h8d16db59 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     192        
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h18       
#     [1]           integral            32    'h77       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2675 MASTER DRIVER READ RESPONSE 
#                 2675 *** Master Monitor READ Data with response *** 
#                 2675|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 34
# ** Info:                 2675 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2675 ns Started: 2675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2685 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2685 ns Started: 2685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2695 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2695 ns Started: 2695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2705 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[117]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[117]   uvm_sequence_item   -     @2035      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd117      
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h6f0c4026 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     'd117      
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h80       
#     [1]           integral            32    'hfe       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2705 MASTER DRIVER READ RESPONSE 
#                 2705 *** Master Monitor READ Data with response *** 
#                 2705|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 35
# ** Info:                 2705 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2705 ns Started: 2705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2715 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2715 ns Started: 2715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2725 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2725 ns Started: 2725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2735 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2735 ns Started: 2735 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2745 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2745 ns Started: 2745 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2755 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2755 MASTER DRIVER READ RESPONSE 
#                 2755 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2755: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 0 || Fail Count = 2
#  ==  ritem_arr[95]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2755: uvm_test_top.env_h.sb_h [ ACT ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2755: uvm_test_top.env_h.sb_h [ EXP ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2047       
#   operation      operation_me        2     READ        
#   awid           integral            8     'd0         
#   awaddr         integral            32    'h0         
#   awlen          integral            8     'd0         
#   awsize         axi_size_me         3     size_1_BYTE 
#   awburst        axi_burst_me        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   wlast          integral            1     'h0         
#   bid            integral            8     'd0         
#   bresp          axi_resp_me         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_me         3     size_2_BYTES
#   arburst        axi_burst_me        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h11d7      
#     [1]          integral            32    'h5a51      
#     [2]          integral            32    'h6542      
#     [3]          integral            32    'hd69d      
#   rlast          integral            1     'h0         
#   rresp          array(axi_resp_me)  4     -           
#     [0]          axi_resp_me         2     OKAY        
#     [1]          axi_resp_me         2     OKAY        
#     [2]          axi_resp_me         2     OKAY        
#     [3]          axi_resp_me         2     OKAY        
# -------------------------------------------------------
# 
# ** Info:                 2755 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2755 ns Started: 2755 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2765 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2765 ns Started: 2765 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2775 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2775 ns Started: 2775 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2785 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2785 ns Started: 2785 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2795 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2795 ns Started: 2795 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2805 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[93]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[93]   uvm_sequence_item   -     @2051      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd93       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'hd1ca8e01 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd93       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'hcb       
#     [1]          integral            32    'h6d       
#     [2]          integral            32    'h49       
#     [3]          integral            32    'h3d       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2805 MASTER DRIVER READ RESPONSE 
#                 2805 *** Master Monitor READ Data with response *** 
#                 2805|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 36
# ** Info:                 2805 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2805 ns Started: 2805 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2815 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2815 ns Started: 2815 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2825 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2825 ns Started: 2825 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2835 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2835 ns Started: 2835 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2845 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2845 ns Started: 2845 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2855 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        9     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#     [4]          integral            32    'hb7        
#     [5]          integral            32    'hf01b      
#     [6]          integral            32    'h20        
#     [7]          integral            32    'h0         
#     [8]          integral            32    'h0         
#   rresp          array(axi_resp_se)  9     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
#     [8]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2855 MASTER DRIVER READ RESPONSE 
#                 2855 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2855: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 0 || Fail Count = 3
#  ==  ritem_arr[95]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2855: uvm_test_top.env_h.sb_h [ ACT ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        9     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#     [4]          integral            32    'hb7        
#     [5]          integral            32    'hf01b      
#     [6]          integral            32    'h20        
#     [7]          integral            32    'h0         
#     [8]          integral            32    'h0         
#   rresp          array(axi_resp_se)  9     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
#     [8]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2855: uvm_test_top.env_h.sb_h [ EXP ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2047       
#   operation      operation_me        2     READ        
#   awid           integral            8     'd0         
#   awaddr         integral            32    'h0         
#   awlen          integral            8     'd0         
#   awsize         axi_size_me         3     size_1_BYTE 
#   awburst        axi_burst_me        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   wlast          integral            1     'h0         
#   bid            integral            8     'd0         
#   bresp          axi_resp_me         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_me         3     size_2_BYTES
#   arburst        axi_burst_me        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h11d7      
#     [1]          integral            32    'h5a51      
#     [2]          integral            32    'h6542      
#     [3]          integral            32    'hd69d      
#   rlast          integral            1     'h0         
#   rresp          array(axi_resp_me)  4     -           
#     [0]          axi_resp_me         2     OKAY        
#     [1]          axi_resp_me         2     OKAY        
#     [2]          axi_resp_me         2     OKAY        
#     [3]          axi_resp_me         2     OKAY        
# -------------------------------------------------------
# 
# ** Info:                 2855 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2855 ns Started: 2855 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2865 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2865 ns Started: 2865 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2875 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2875 ns Started: 2875 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2885 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2885 ns Started: 2885 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2895 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2895 ns Started: 2895 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2905 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2905 ns Started: 2905 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2915 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2915 ns Started: 2915 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2925 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2925 ns Started: 2925 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2935 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2935 ns Started: 2935 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2945 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[207]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[207]   uvm_sequence_item   -     @2059      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     207        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h97f33175 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     207        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'he0       
#     [1]           integral            32    'h6        
#     [2]           integral            32    'h30       
#     [3]           integral            32    'ha6       
#     [4]           integral            32    'h9e       
#     [5]           integral            32    'hd9       
#     [6]           integral            32    'h60       
#     [7]           integral            32    'h70       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2945 MASTER DRIVER READ RESPONSE 
#                 2945 *** Master Monitor READ Data with response *** 
#                 2945|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 37
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    3
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [ ACT ITEM ]     3
# [ EXP ITEM ]     3
# [ FAIL ]     3
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questa/2023.4/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2945 ns  Iteration: 68  Instance: /axi_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /tools/mentor/questa/2023.4/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  exit
add wave /axi_top/axi_ass_inst/ARValid_Ready_property_check /axi_top/axi_ass_inst/AWValid_No_Wait_property_check /axi_top/axi_ass_inst/AWValid_Wait_property_check /axi_top/axi_ass_inst/Reset_property_check /axi_top/axi_ass_inst/Rvalid_Ready_property_check /axi_top/axi_ass_inst/WValid_Ready_property_check
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.axi_sinf(fast)
# Loading work.axi_minf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_spkg(fast)
# Loading work.axi_mpkg(fast)
# Loading work.axi_env_pkg(fast)
# Loading work.axi_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_top(fast)
# Loading work.axi_minf(fast__2)
# Loading work.axi_sinf(fast__3)
# Loading work.axi_minf(fast__3)
# Loading work.axi_sinf(fast__4)
# Loading work.axi_assertion(fast)
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 70
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 79
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 86
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 102
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 134
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 66
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 75
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 96
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 104
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 122
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 129
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 130
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 149
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 156
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 157
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 177
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 196
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 70
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[2:0] axi_spkg::axi_size_se' from type 'reg[2:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 77
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_spkg::axi_burst_se' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 100
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 125
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_spkg::axi_resp_se' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 181
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 111
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 118
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 147
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 154
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 189
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 190
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 211
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 233
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 239
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_resp_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 217
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 69
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 99
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 107
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 125
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 132
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 133
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 152
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 159
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 160
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 179
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 203
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 73
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[2:0] axi_mpkg::axi_size_me' from type 'reg[2:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 80
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_burst_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 81
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 103
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 128
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] axi_mpkg::axi_resp_me' from type 'reg[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 183
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 147
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 146
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 143
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 142
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 139
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 128
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 127
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 110
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 109
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 106
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 105
# ** Warning: (vsim-8441) Clocking block output svif.SDRV_MP.sdrv_cb.bvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 105
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 88
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 87
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 80
# ** Warning: (vsim-8637) A modport ('SDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_sdrv #(32, 32) File: ../ENV/AXI_S_AGENT/axi_sdrv.svh Line: 71
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 204
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 201
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 198
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 181
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 178
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 178
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 159
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 150
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 150
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 132
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 123
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 123
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 107
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 106
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 105
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 98
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 98
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 78
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 77
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 76
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 68
# ** Warning: (vsim-8637) A modport ('SMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_spkg::axi_smon #(32, 32) File: ../ENV/AXI_S_AGENT/axi_smon.svh Line: 68
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 241
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 238
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 237
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 235
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 230
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.rready is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 230
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 229
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 217
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 216
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 214
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.bready is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 212
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 192
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 186
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 185
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 184
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.wvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 184
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 157
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 156
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 155
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 150
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 149
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.arvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 149
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 121
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 120
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 119
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 117
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 114
# ** Warning: (vsim-8637) A modport ('MDRV_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 113
# ** Warning: (vsim-8441) Clocking block output mvif.MDRV_MP.mdrv_cb.awvalid is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mdrv #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mdrv.svh Line: 113
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 205
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 202
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 200
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 183
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 182
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 180
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 162
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 153
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 135
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 126
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 126
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 110
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 109
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 108
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 101
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 101
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 81
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 80
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 79
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 71
# ** Warning: (vsim-8637) A modport ('MMON_MP') should not be used in a hierarchical path.
#    Time: 0 ns  Iteration: 0  Region: /axi_mpkg::axi_mmon #(32, 32) File: ../ENV/AXI_M_AGENT/axi_mmon.svh Line: 71
# Loading /tools/mentor/questa/2023.4/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axi_wrap_narrow_test...
# ** Warning: (vsim-8549) After dropping the illegal, ignore or invalid values, the values list associated with scalar bin 'ign_reserved_cb' in Coverpoint 'awburst_cp' of Covergroup instance '\/axi_env_pkg::axi_coverage::axi_cvg ' has converged to empty list. The bin will be taken out of coverage calculation.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
#                    0 === Sequence Data === 
#                    0 MASTER DRIVER RAISE OBJ [WRITE] 
# ** Info:                   15 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 15 ns Started: 15 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   25 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 25 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   25 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 25 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   35 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 35 ns Started: 35 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   35 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 35 ns Started: 25 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   35 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 35 ns Started: 35 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                   45 *** Slave Monitor Write Data *** 
#                   45 *** Master Monitor Write Data *** 
#                   45: Slave sequence WRITE response 
#  ==  witem_arr[86]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[86]   uvm_sequence_item   -     @1562      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd86       
#   awaddr         da(integral)        4     -          
#     [0]          integral            32    'hd3c54d3f 
#     [1]          integral            32    'hd3c54d3c 
#     [2]          integral            32    'hd3c54d3d 
#     [3]          integral            32    'hd3c54d3e 
#   awlen          integral            8     'd3        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd86       
#   wdata          da(integral)        4     -          
#     [0]          integral            32    'h6b8eb1bc 
#     [1]          integral            32    'hc347b0aa 
#     [2]          integral            32    'hcf789115 
#     [3]          integral            32    'hea9afa5  
#   wstrb          da(integral)        4     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#   bid            integral            8     'd86       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                   45 REF_MODEL GET WRITE DATA 
# ** Error:                   45 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 45 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   45 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 45 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   55 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 55 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                   55 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 55 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                   55 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 55 ns Started: 45 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   55 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 55 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                   65 MASTER DRIVER WRITE RESPONSE 
#                   65 *** Slave Monitor Write Data with response *** 
#                   65 *** Master Monitor Write Data with response *** 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65 MASTER DRIVER DROP OBJ [WRITE] 
#                   65|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 1
# ** Error:                   65 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 65 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   65 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 65 ns Started: 55 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                   65 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 65 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   75 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 75 ns Started: 75 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   75 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 75 ns Started: 65 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   75 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 75 ns Started: 75 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   85 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 85 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   85 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 85 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                   95 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 95 ns Started: 95 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                   95 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 95 ns Started: 85 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                   95 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 95 ns Started: 95 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  105 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 105 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  105 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 105 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  115 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 115 ns Started: 115 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  115 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 115 ns Started: 105 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  115 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 115 ns Started: 115 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  125 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 125 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  125 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 125 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  135 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 135 ns Started: 135 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  135 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 135 ns Started: 125 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  135 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 135 ns Started: 135 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                  145 *** Slave Monitor Write Data *** 
#                  145 *** Master Monitor Write Data *** 
#                  145: Slave sequence WRITE response 
#  ==  witem_arr[105]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[105]   uvm_sequence_item   -     @1570      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd105      
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h8a243f5d 
#     [1]           integral            32    'h8a243f5e 
#     [2]           integral            32    'h8a243f5f 
#     [3]           integral            32    'h8a243f58 
#     [4]           integral            32    'h8a243f59 
#     [5]           integral            32    'h8a243f5a 
#     [6]           integral            32    'h8a243f5b 
#     [7]           integral            32    'h8a243f5c 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd105      
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'h794d2206 
#     [1]           integral            32    'hd2b82288 
#     [2]           integral            32    'h75c55f9b 
#     [3]           integral            32    'heb8241bc 
#     [4]           integral            32    'hc1a1a1ad 
#     [5]           integral            32    'hea120a94 
#     [6]           integral            32    'hfd33c8fc 
#     [7]           integral            32    'h74b59c1c 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     'd105      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  145 REF_MODEL GET WRITE DATA 
# ** Error:                  145 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 145 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  145 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 145 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  155 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 155 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  155 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 155 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                  155 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 155 ns Started: 145 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  155 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 155 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                  165 MASTER DRIVER WRITE RESPONSE 
#                  165 *** Slave Monitor Write Data with response *** 
#                  165 *** Master Monitor Write Data with response *** 
#                  165|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 2
# ** Error:                  165 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 165 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  165 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 165 ns Started: 155 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                  165 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 165 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  175 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 175 ns Started: 175 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  175 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 175 ns Started: 165 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  175 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 175 ns Started: 175 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  185 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 185 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  185 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 185 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  195 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 195 ns Started: 195 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Info:                  195 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 195 ns Started: 185 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                  195 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 195 ns Started: 195 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                  205 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 205 ns Started: 205 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  215 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 215 ns Started: 215 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  225 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 225 ns Started: 225 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  235 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 235 ns Started: 235 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  245 *** Slave Monitor Write Data *** 
#                  245 *** Master Monitor Write Data *** 
#                  245: Slave sequence WRITE response 
#  ==  witem_arr[243]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[243]   uvm_sequence_item   -     @1579      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     243        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h9115e4e4 
#     [1]           integral            32    'h9115e4e5 
#     [2]           integral            32    'h9115e4e6 
#     [3]           integral            32    'h9115e4e7 
#     [4]           integral            32    'h9115e4e0 
#     [5]           integral            32    'h9115e4e1 
#     [6]           integral            32    'h9115e4e2 
#     [7]           integral            32    'h9115e4e3 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     243        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'h72f8df93 
#     [1]           integral            32    'h5620941f 
#     [2]           integral            32    'hc631f224 
#     [3]           integral            32    'h438dc39  
#     [4]           integral            32    'hbdbadbf5 
#     [5]           integral            32    'hd94a433d 
#     [6]           integral            32    'h2939f0ae 
#     [7]           integral            32    'hb5112719 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     243        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  245 REF_MODEL GET WRITE DATA 
# ** Error:                  245 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 245 ns Started: 245 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  255 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 255 ns Started: 245 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  255 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 255 ns Started: 255 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  265 MASTER DRIVER WRITE RESPONSE 
#                  265 *** Slave Monitor Write Data with response *** 
#                  265 *** Master Monitor Write Data with response *** 
#                  265|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 3
# ** Info:                  265 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 265 ns Started: 255 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  265 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 265 ns Started: 265 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  275 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 275 ns Started: 275 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  285 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 285 ns Started: 285 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  295 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 295 ns Started: 295 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  305 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 305 ns Started: 305 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  315 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 315 ns Started: 315 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  325 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 325 ns Started: 325 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  335 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 335 ns Started: 335 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  345 *** Slave Monitor Write Data *** 
#                  345 *** Master Monitor Write Data *** 
#                  345: Slave sequence WRITE response 
#  ==  witem_arr[126]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[126]   uvm_sequence_item   -     @1587       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     'd126       
#   awaddr          da(integral)        16    -           
#     [0]           integral            32    'hbc7de032  
#     [1]           integral            32    'hbc7de033  
#     [2]           integral            32    'hbc7de034  
#     [3]           integral            32    'hbc7de035  
#     [4]           integral            32    'hbc7de036  
#     ...           ...                 ...   ...         
#     [11]          integral            32    'hbc7de03d  
#     [12]          integral            32    'hbc7de03e  
#     [13]          integral            32    'hbc7de03f  
#     [14]          integral            32    'hbc7de030  
#     [15]          integral            32    'hbc7de031  
#   awlen           integral            8     'd7         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     'd126       
#   wdata           da(integral)        8     -           
#     [0]           integral            32    'h281b4758  
#     [1]           integral            32    'h7a76fb72  
#     [2]           integral            32    'he8187a5f  
#     [3]           integral            32    'hf3bdd0eb  
#     [4]           integral            32    'ha4b617d6  
#     [5]           integral            32    'hf17268cb  
#     [6]           integral            32    'h57c9e58   
#     [7]           integral            32    'h2d68bc1d  
#   wstrb           da(integral)        8     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#     [4]           integral            4     'b11        
#     [5]           integral            4     'b1100      
#     [6]           integral            4     'b11        
#     [7]           integral            4     'b1100      
#   bid             integral            8     'd126       
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                  345 REF_MODEL GET WRITE DATA 
# ** Error:                  345 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 345 ns Started: 345 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  355 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 355 ns Started: 345 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  355 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 355 ns Started: 355 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  365 MASTER DRIVER WRITE RESPONSE 
#                  365 *** Slave Monitor Write Data with response *** 
#                  365 *** Master Monitor Write Data with response *** 
#                  365|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 4
# ** Info:                  365 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 365 ns Started: 355 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  365 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 365 ns Started: 365 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  375 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 375 ns Started: 375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  385 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 385 ns Started: 385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  395 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 395 ns Started: 395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  405 *** Slave Monitor Write Data *** 
#                  405 *** Master Monitor Write Data *** 
#                  405: Slave sequence WRITE response 
#  ==  witem_arr[165]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[165]   uvm_sequence_item   -     @1595      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     165        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'h22c99ac1 
#     [1]           integral            32    'h22c99ac2 
#     [2]           integral            32    'h22c99ac3 
#     [3]           integral            32    'h22c99ac0 
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     165        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h412ba17e 
#     [1]           integral            32    'hdc259ecb 
#     [2]           integral            32    'h9a486d6e 
#     [3]           integral            32    'h28268cf7 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     165        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  405 REF_MODEL GET WRITE DATA 
# ** Error:                  405 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 405 ns Started: 405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  415 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 415 ns Started: 405 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  415 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 415 ns Started: 415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  425 MASTER DRIVER WRITE RESPONSE 
#                  425 *** Slave Monitor Write Data with response *** 
#                  425 *** Master Monitor Write Data with response *** 
#                  425|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 5
# ** Info:                  425 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 425 ns Started: 415 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  425 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 425 ns Started: 425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  435 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 435 ns Started: 435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  445 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 445 ns Started: 445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  455 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 455 ns Started: 455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  465 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 465 ns Started: 465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  475 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 475 ns Started: 475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  485 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 485 ns Started: 485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  495 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 495 ns Started: 495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  505 *** Slave Monitor Write Data *** 
#                  505 *** Master Monitor Write Data *** 
#                  505: Slave sequence WRITE response 
#  ==  witem_arr[51]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[51]   uvm_sequence_item   -     @1603      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd51       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h34f8bef1 
#     [1]          integral            32    'h34f8bef2 
#     [2]          integral            32    'h34f8bef3 
#     [3]          integral            32    'h34f8bef4 
#     [4]          integral            32    'h34f8bef5 
#     [5]          integral            32    'h34f8bef6 
#     [6]          integral            32    'h34f8bef7 
#     [7]          integral            32    'h34f8bef0 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd51       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'h2575f47f 
#     [1]          integral            32    'ha7e8be63 
#     [2]          integral            32    'h69c0cbd1 
#     [3]          integral            32    'h663136f0 
#     [4]          integral            32    'hc1579778 
#     [5]          integral            32    'h8fbe0141 
#     [6]          integral            32    'h2a48ab02 
#     [7]          integral            32    'hd7ec10f4 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd51       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                  505 REF_MODEL GET WRITE DATA 
# ** Error:                  505 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 505 ns Started: 505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  515 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 515 ns Started: 505 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  515 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 515 ns Started: 515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  525 MASTER DRIVER WRITE RESPONSE 
#                  525 *** Slave Monitor Write Data with response *** 
#                  525 *** Master Monitor Write Data with response *** 
#                  525|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 6
# ** Info:                  525 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 525 ns Started: 515 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  525 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 525 ns Started: 525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  535 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 535 ns Started: 535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  545 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 545 ns Started: 545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  555 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 555 ns Started: 555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  565 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 565 ns Started: 565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  575 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 575 ns Started: 575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  585 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 585 ns Started: 585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  595 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 595 ns Started: 595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  605 *** Slave Monitor Write Data *** 
#                  605 *** Master Monitor Write Data *** 
#                  605: Slave sequence WRITE response 
#  ==  witem_arr[108]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[108]   uvm_sequence_item   -     @1611      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd108      
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h5119ea21 
#     [1]           integral            32    'h5119ea22 
#     [2]           integral            32    'h5119ea23 
#     [3]           integral            32    'h5119ea24 
#     [4]           integral            32    'h5119ea25 
#     [5]           integral            32    'h5119ea26 
#     [6]           integral            32    'h5119ea27 
#     [7]           integral            32    'h5119ea20 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd108      
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hdce6a0d6 
#     [1]           integral            32    'h7bcce75  
#     [2]           integral            32    'h48353eaf 
#     [3]           integral            32    'hdcf202e8 
#     [4]           integral            32    'h291472ba 
#     [5]           integral            32    'h4f9a9a63 
#     [6]           integral            32    'h9ec6d249 
#     [7]           integral            32    'ha7a55bca 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     'd108      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  605 REF_MODEL GET WRITE DATA 
# ** Error:                  605 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 605 ns Started: 605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  615 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 615 ns Started: 605 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  615 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 615 ns Started: 615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  625 MASTER DRIVER WRITE RESPONSE 
#                  625 *** Slave Monitor Write Data with response *** 
#                  625 *** Master Monitor Write Data with response *** 
#                  625|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 7
# ** Info:                  625 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 625 ns Started: 615 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  625 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 625 ns Started: 625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  635 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 635 ns Started: 635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  645 *** Slave Monitor Write Data *** 
#                  645 *** Master Monitor Write Data *** 
#                  645: Slave sequence WRITE response 
#  ==  witem_arr[41]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  witem_arr[41]   uvm_sequence_item   -     @1619       
#   operation      operation_se        2     WRITE       
#   awid           integral            8     'd41        
#   awaddr         da(integral)        4     -           
#     [0]          integral            32    'h5cf404d4  
#     [1]          integral            32    'h5cf404d5  
#     [2]          integral            32    'h5cf404d6  
#     [3]          integral            32    'h5cf404d7  
#   awlen          integral            8     'd1         
#   awsize         axi_size_se         3     size_2_BYTES
#   awburst        axi_burst_se        2     WRAP        
#   wid            integral            8     'd41        
#   wdata          da(integral)        2     -           
#     [0]          integral            32    'hc3031996  
#     [1]          integral            32    'hc7b4e9a8  
#   wstrb          da(integral)        2     -           
#     [0]          integral            4     'b11        
#     [1]          integral            4     'b1100      
#   bid            integral            8     'd41        
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd0         
#   araddr         da(integral)        0     -           
#   arlen          integral            8     'd0         
#   arsize         axi_size_se         3     size_1_BYTE 
#   arburst        axi_burst_se        2     FIXED       
#   rid            integral            8     'd0         
#   rdata          da(integral)        0     -           
#   rresp          array(axi_resp_se)  0     -           
# -------------------------------------------------------
#                  645 REF_MODEL GET WRITE DATA 
# ** Error:                  645 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 645 ns Started: 645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  655 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 655 ns Started: 645 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  655 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 655 ns Started: 655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  665 MASTER DRIVER WRITE RESPONSE 
#                  665 *** Slave Monitor Write Data with response *** 
#                  665 *** Master Monitor Write Data with response *** 
#                  665|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 8
# ** Info:                  665 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 665 ns Started: 655 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  665 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 665 ns Started: 665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  675 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 675 ns Started: 675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  685 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 685 ns Started: 685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  695 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 695 ns Started: 695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  705 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 705 ns Started: 705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  715 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 715 ns Started: 715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  725 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 725 ns Started: 725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  735 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 735 ns Started: 735 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  745 *** Slave Monitor Write Data *** 
#                  745 *** Master Monitor Write Data *** 
#                  745: Slave sequence WRITE response 
#  ==  witem_arr[138]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[138]   uvm_sequence_item   -     @1627      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     138        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h3fb7060f 
#     [1]           integral            32    'h3fb70608 
#     [2]           integral            32    'h3fb70609 
#     [3]           integral            32    'h3fb7060a 
#     [4]           integral            32    'h3fb7060b 
#     [5]           integral            32    'h3fb7060c 
#     [6]           integral            32    'h3fb7060d 
#     [7]           integral            32    'h3fb7060e 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     138        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hc00db734 
#     [1]           integral            32    'hd9a0193d 
#     [2]           integral            32    'h607ea295 
#     [3]           integral            32    'h66e45fb7 
#     [4]           integral            32    'h59c8b12f 
#     [5]           integral            32    'h6aa764aa 
#     [6]           integral            32    'h277928c2 
#     [7]           integral            32    'h2f2eb8b7 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     138        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                  745 REF_MODEL GET WRITE DATA 
# ** Error:                  745 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 745 ns Started: 745 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  755 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 755 ns Started: 745 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Error:                  755 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 755 ns Started: 755 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  765 MASTER DRIVER WRITE RESPONSE 
#                  765 *** Slave Monitor Write Data with response *** 
#                  765 *** Master Monitor Write Data with response *** 
#                  765|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 9
# ** Info:                  765 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 765 ns Started: 755 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Error:                  765 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 765 ns Started: 765 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  775 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 775 ns Started: 775 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  785 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 785 ns Started: 785 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  795 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 795 ns Started: 795 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  805 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 805 ns Started: 805 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  815 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 815 ns Started: 815 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  825 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 825 ns Started: 825 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  835 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 835 ns Started: 835 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  845 *** Slave Monitor Write Data *** 
#                  845 *** Master Monitor Write Data *** 
#                  845: Slave sequence WRITE response 
#  ==  witem_arr[71]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[71]   uvm_sequence_item   -     @1635      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd71       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h3eb39654 
#     [1]          integral            32    'h3eb39655 
#     [2]          integral            32    'h3eb39656 
#     [3]          integral            32    'h3eb39657 
#     [4]          integral            32    'h3eb39650 
#     [5]          integral            32    'h3eb39651 
#     [6]          integral            32    'h3eb39652 
#     [7]          integral            32    'h3eb39653 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd71       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'hac182ec  
#     [1]          integral            32    'hb32bb327 
#     [2]          integral            32    'h15ce679  
#     [3]          integral            32    'he6682b3  
#     [4]          integral            32    'h909f1bce 
#     [5]          integral            32    'hd9f608b8 
#     [6]          integral            32    'hf18bfdc2 
#     [7]          integral            32    'h1aa9ede0 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd71       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                  845 REF_MODEL GET WRITE DATA 
# ** Error:                  845 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 845 ns Started: 845 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  855 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 855 ns Started: 845 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wlast)
# ** Error:                  855 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 855 ns Started: 855 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  865 MASTER DRIVER WRITE RESPONSE 
#                  865 *** Slave Monitor Write Data with response *** 
#                  865 *** Master Monitor Write Data with response *** 
#                  865 === Sequence Data === 
#                  865|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 10
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
#                  865 === Sequence Data === 
#                  865 MASTER DRIVER RAISE OBJ [READ] 
# ** Error:                  865 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 865 ns Started: 865 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
# ** Error:                  875 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 875 ns Started: 875 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  885 *** Slave Monitor READ ADDR *** 
#                  885 *** Master Monitor READ ADDR *** 
#                  885 : Slave sequence READ response 
#  ==  ritem_arr[3]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  ritem_arr[3]   uvm_sequence_item   -     @1683      
#   operation     operation_se        2     READ       
#   awid          integral            8     'd0        
#   awaddr        da(integral)        0     -          
#   awlen         integral            8     'd0        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     FIXED      
#   wid           integral            8     'd0        
#   wdata         da(integral)        0     -          
#   wstrb         da(integral)        0     -          
#   bid           integral            8     'd0        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd3        
#   araddr        da(integral)        4     -          
#     [0]         integral            32    'hd3c54d3f 
#     [1]         integral            32    'hd3c54d3c 
#     [2]         integral            32    'hd3c54d3d 
#     [3]         integral            32    'hd3c54d3e 
#   arlen         integral            8     'd3        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     WRAP       
#   rid           integral            8     'd3        
#   rdata         da(integral)        4     -          
#     [0]         integral            32    'hbc       
#     [1]         integral            32    'hb0       
#     [2]         integral            32    'h78       
#     [3]         integral            32    'he        
#   rresp         array(axi_resp_se)  4     -          
#     [0]         axi_resp_se         2     OKAY       
#     [1]         axi_resp_se         2     OKAY       
#     [2]         axi_resp_se         2     OKAY       
#     [3]         axi_resp_se         2     OKAY       
# -----------------------------------------------------
#                  885 REF_MODEL GET READ DATA 
# ** Error:                  885 RDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 885 ns Started: 885 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 111 Expr: $past(inf.arvalid,null,inf.arvalid&inf.arready)
#                  895 *** Slave Monitor READ ADDR *** 
#                  895 *** Master Monitor READ ADDR *** 
#                  895 : Slave sequence READ response 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h8a243f5e 
#     [2]          integral            32    'h8a243f5f 
#     [3]          integral            32    'h8a243f58 
#     [4]          integral            32    'h8a243f59 
#     [5]          integral            32    'h8a243f5a 
#     [6]          integral            32    'h8a243f5b 
#     [7]          integral            32    'h8a243f5c 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     [5]          integral            32    'ha        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  895 REF_MODEL GET READ DATA 
# ** Info:                  895 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 895 ns Started: 895 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  905 *** Slave Monitor READ ADDR *** 
#                  905 *** Master Monitor READ ADDR *** 
#                  905 : Slave sequence READ response 
#  ==  ritem_arr[13]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[13]   uvm_sequence_item   -     @1699      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd13       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h9115e4e4 
#     [1]          integral            32    'h9115e4e5 
#     [2]          integral            32    'h9115e4e6 
#     [3]          integral            32    'h9115e4e7 
#     [4]          integral            32    'h9115e4e0 
#     [5]          integral            32    'h9115e4e1 
#     [6]          integral            32    'h9115e4e2 
#     [7]          integral            32    'h9115e4e3 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd13       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h93       
#     [1]          integral            32    'h94       
#     [2]          integral            32    'h31       
#     [3]          integral            32    'h4        
#     [4]          integral            32    'hf5       
#     [5]          integral            32    'h43       
#     [6]          integral            32    'h39       
#     [7]          integral            32    'hb5       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  905 REF_MODEL GET READ DATA 
# ** Info:                  905 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 905 ns Started: 905 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  915 *** Slave Monitor READ ADDR *** 
#                  915 *** Master Monitor READ ADDR *** 
#                  915 : Slave sequence READ response 
#  ==  ritem_arr[51]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[51]   uvm_sequence_item   -     @1707       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd51        
#   araddr         da(integral)        16    -           
#     [0]          integral            32    'hbc7de032  
#     [1]          integral            32    'hbc7de033  
#     [2]          integral            32    'hbc7de034  
#     [3]          integral            32    'hbc7de035  
#     [4]          integral            32    'hbc7de036  
#     ...          ...                 ...   ...         
#     [11]         integral            32    'hbc7de03d  
#     [12]         integral            32    'hbc7de03e  
#     [13]         integral            32    'hbc7de03f  
#     [14]         integral            32    'hbc7de030  
#     [15]         integral            32    'hbc7de031  
#   arlen          integral            8     'd7         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd51        
#   rdata          da(integral)        8     -           
#     [0]          integral            32    'h4758      
#     [1]          integral            32    'h7a76      
#     [2]          integral            32    'h7a5f      
#     [3]          integral            32    'hf3bd      
#     [4]          integral            32    'h17d6      
#     [5]          integral            32    'hf172      
#     [6]          integral            32    'h9e58      
#     [7]          integral            32    'h2d68      
#   rresp          array(axi_resp_se)  8     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                  915 REF_MODEL GET READ DATA 
# ** Info:                  915 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 915 ns Started: 915 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  925 *** Slave Monitor READ ADDR *** 
#                  925 *** Master Monitor READ ADDR *** 
#                  925 : Slave sequence READ response 
#  ==  ritem_arr[89]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[89]   uvm_sequence_item   -     @1715      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd89       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'h22c99ac1 
#     [1]          integral            32    'h22c99ac2 
#     [2]          integral            32    'h22c99ac3 
#     [3]          integral            32    'h22c99ac0 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd89       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h7e       
#     [1]          integral            32    'h9e       
#     [2]          integral            32    'h48       
#     [3]          integral            32    'h28       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  925 REF_MODEL GET READ DATA 
# ** Info:                  925 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 925 ns Started: 925 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  935 *** Slave Monitor READ ADDR *** 
#                  935 *** Master Monitor READ ADDR *** 
#                  935 : Slave sequence READ response 
#  ==  ritem_arr[249]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[249]   uvm_sequence_item   -     @1723      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     249        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h34f8bef1 
#     [1]           integral            32    'h34f8bef2 
#     [2]           integral            32    'h34f8bef3 
#     [3]           integral            32    'h34f8bef4 
#     [4]           integral            32    'h34f8bef5 
#     [5]           integral            32    'h34f8bef6 
#     [6]           integral            32    'h34f8bef7 
#     [7]           integral            32    'h34f8bef0 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     249        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h7f       
#     [1]           integral            32    'hbe       
#     [2]           integral            32    'hc0       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h78       
#     [5]           integral            32    'h1        
#     [6]           integral            32    'h48       
#     [7]           integral            32    'hd7       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  935 REF_MODEL GET READ DATA 
# ** Info:                  935 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 935 ns Started: 935 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  945 *** Slave Monitor READ ADDR *** 
#                  945 *** Master Monitor READ ADDR *** 
#                  945 : Slave sequence READ response 
#  ==  ritem_arr[69]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[69]   uvm_sequence_item   -     @1731      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd69       
#   araddr         da(integral)        8     -          
#     [0]          integral            32    'h5119ea21 
#     [1]          integral            32    'h5119ea22 
#     [2]          integral            32    'h5119ea23 
#     [3]          integral            32    'h5119ea24 
#     [4]          integral            32    'h5119ea25 
#     [5]          integral            32    'h5119ea26 
#     [6]          integral            32    'h5119ea27 
#     [7]          integral            32    'h5119ea20 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd69       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'hd6       
#     [1]          integral            32    'hce       
#     [2]          integral            32    'h35       
#     [3]          integral            32    'hdc       
#     [4]          integral            32    'hba       
#     [5]          integral            32    'h9a       
#     [6]          integral            32    'hc6       
#     [7]          integral            32    'ha7       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                  945 REF_MODEL GET READ DATA 
# ** Info:                  945 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 945 ns Started: 945 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  955 *** Slave Monitor READ ADDR *** 
#                  955 *** Master Monitor READ ADDR *** 
#                  955 : Slave sequence READ response 
#  ==  ritem_arr[55]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[55]   uvm_sequence_item   -     @1739       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd55        
#   araddr         da(integral)        4     -           
#     [0]          integral            32    'h5cf404d4  
#     [1]          integral            32    'h5cf404d5  
#     [2]          integral            32    'h5cf404d6  
#     [3]          integral            32    'h5cf404d7  
#   arlen          integral            8     'd1         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd55        
#   rdata          da(integral)        2     -           
#     [0]          integral            32    'h1996      
#     [1]          integral            32    'hc7b4      
#   rresp          array(axi_resp_se)  2     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                  955 REF_MODEL GET READ DATA 
# ** Info:                  955 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 955 ns Started: 955 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  965 *** Slave Monitor READ ADDR *** 
#                  965 *** Master Monitor READ ADDR *** 
#                  965 : Slave sequence READ response 
#  ==  ritem_arr[219]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[219]   uvm_sequence_item   -     @1747      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     219        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3fb7060f 
#     [1]           integral            32    'h3fb70608 
#     [2]           integral            32    'h3fb70609 
#     [3]           integral            32    'h3fb7060a 
#     [4]           integral            32    'h3fb7060b 
#     [5]           integral            32    'h3fb7060c 
#     [6]           integral            32    'h3fb7060d 
#     [7]           integral            32    'h3fb7060e 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     219        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h34       
#     [1]           integral            32    'h19       
#     [2]           integral            32    'h7e       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h2f       
#     [5]           integral            32    'h64       
#     [6]           integral            32    'h79       
#     [7]           integral            32    'h2f       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  965 REF_MODEL GET READ DATA 
# ** Info:                  965 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 965 ns Started: 965 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                  975 *** Slave Monitor READ ADDR *** 
#                  975 *** Master Monitor READ ADDR *** 
#                  975 : Slave sequence READ response 
#  ==  ritem_arr[200]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[200]   uvm_sequence_item   -     @1755      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     200        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3eb39654 
#     [1]           integral            32    'h3eb39655 
#     [2]           integral            32    'h3eb39656 
#     [3]           integral            32    'h3eb39657 
#     [4]           integral            32    'h3eb39650 
#     [5]           integral            32    'h3eb39651 
#     [6]           integral            32    'h3eb39652 
#     [7]           integral            32    'h3eb39653 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     200        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'hec       
#     [1]           integral            32    'hb3       
#     [2]           integral            32    'h5c       
#     [3]           integral            32    'he        
#     [4]           integral            32    'hce       
#     [5]           integral            32    'h8        
#     [6]           integral            32    'h8b       
#     [7]           integral            32    'h1a       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                  975 REF_MODEL GET READ DATA 
# ** Info:                  975 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 975 ns Started: 975 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                  985 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 985 ns Started: 985 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                  995 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 995 ns Started: 995 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1005 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1005 ns Started: 1005 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1015 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[3]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  ritem_arr[3]   uvm_sequence_item   -     @1683      
#   operation     operation_se        2     READ       
#   awid          integral            8     'd0        
#   awaddr        da(integral)        0     -          
#   awlen         integral            8     'd0        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     FIXED      
#   wid           integral            8     'd0        
#   wdata         da(integral)        0     -          
#   wstrb         da(integral)        0     -          
#   bid           integral            8     'd0        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd3        
#   araddr        da(integral)        1     -          
#     [0]         integral            32    'hd3c54d3f 
#   arlen         integral            8     'd3        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     WRAP       
#   rid           integral            8     'd3        
#   rdata         da(integral)        4     -          
#     [0]         integral            32    'hbc       
#     [1]         integral            32    'hb0       
#     [2]         integral            32    'h78       
#     [3]         integral            32    'he        
#   rresp         array(axi_resp_se)  4     -          
#     [0]         axi_resp_se         2     OKAY       
#     [1]         axi_resp_se         2     OKAY       
#     [2]         axi_resp_se         2     OKAY       
#     [3]         axi_resp_se         2     OKAY       
# -----------------------------------------------------
#                 1015 MASTER DRIVER READ RESPONSE 
#                 1015 *** Master Monitor READ Data with response *** 
#                 1015|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 11
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
#                 1015 MASTER DRIVER DROP OBJ [READ] 
# ** Info:                 1015 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1015 ns Started: 1015 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1025 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1025 ns Started: 1025 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1035 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1035 ns Started: 1035 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1045 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1045 ns Started: 1045 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1055 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1055 ns Started: 1055 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1065 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1065 ns Started: 1065 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1075 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1075 ns Started: 1075 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1085 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1085 ns Started: 1085 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1095 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1095 ns Started: 1095 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1105 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h8a243f5d 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     [5]          integral            32    'ha        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1105 MASTER DRIVER READ RESPONSE 
#                 1105 *** Master Monitor READ Data with response *** 
#                 1105|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 12
# ** Info:                 1105 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1105 ns Started: 1105 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1115 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1115 ns Started: 1115 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1125 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1125 ns Started: 1125 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1135 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1135 ns Started: 1135 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1145 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1145 ns Started: 1145 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1155 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1155 ns Started: 1155 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1165 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1165 ns Started: 1165 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1175 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1175 ns Started: 1175 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1185 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1185 ns Started: 1185 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1195 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[13]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[13]   uvm_sequence_item   -     @1699      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd13       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h9115e4e4 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd13       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'h93       
#     [1]          integral            32    'h94       
#     [2]          integral            32    'h31       
#     [3]          integral            32    'h4        
#     [4]          integral            32    'hf5       
#     [5]          integral            32    'h43       
#     [6]          integral            32    'h39       
#     [7]          integral            32    'hb5       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1195 MASTER DRIVER READ RESPONSE 
#                 1195 *** Master Monitor READ Data with response *** 
#                 1195|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 13
# ** Info:                 1195 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1195 ns Started: 1195 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1205 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1205 ns Started: 1205 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1215 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1215 ns Started: 1215 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1225 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1225 ns Started: 1225 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1235 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1235 ns Started: 1235 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1245 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1245 ns Started: 1245 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1255 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1255 ns Started: 1255 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1265 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1265 ns Started: 1265 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1275 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1275 ns Started: 1275 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1285 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[51]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[51]   uvm_sequence_item   -     @1707       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd51        
#   araddr         da(integral)        1     -           
#     [0]          integral            32    'hbc7de032  
#   arlen          integral            8     'd7         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd51        
#   rdata          da(integral)        8     -           
#     [0]          integral            32    'h4758      
#     [1]          integral            32    'h7a76      
#     [2]          integral            32    'h7a5f      
#     [3]          integral            32    'hf3bd      
#     [4]          integral            32    'h17d6      
#     [5]          integral            32    'hf172      
#     [6]          integral            32    'h9e58      
#     [7]          integral            32    'h2d68      
#   rresp          array(axi_resp_se)  8     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 1285 MASTER DRIVER READ RESPONSE 
#                 1285 *** Master Monitor READ Data with response *** 
#                 1285|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 14
# ** Info:                 1285 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1285 ns Started: 1285 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1295 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1295 ns Started: 1295 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1305 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1305 ns Started: 1305 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1315 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1315 ns Started: 1315 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1325 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1325 ns Started: 1325 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1335 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[89]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[89]   uvm_sequence_item   -     @1715      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd89       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h22c99ac1 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd89       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h7e       
#     [1]          integral            32    'h9e       
#     [2]          integral            32    'h48       
#     [3]          integral            32    'h28       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1335 MASTER DRIVER READ RESPONSE 
#                 1335 *** Master Monitor READ Data with response *** 
#                 1335|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 15
# ** Info:                 1335 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1335 ns Started: 1335 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1345 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1345 ns Started: 1345 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1355 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1355 ns Started: 1355 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1365 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1365 ns Started: 1365 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1375 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1375 ns Started: 1375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1385 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1385 ns Started: 1385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1395 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1395 ns Started: 1395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1405 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1405 ns Started: 1405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1415 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1415 ns Started: 1415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1425 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[249]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[249]   uvm_sequence_item   -     @1723      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     249        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h34f8bef1 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     249        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h7f       
#     [1]           integral            32    'hbe       
#     [2]           integral            32    'hc0       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h78       
#     [5]           integral            32    'h1        
#     [6]           integral            32    'h48       
#     [7]           integral            32    'hd7       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1425 MASTER DRIVER READ RESPONSE 
#                 1425 *** Master Monitor READ Data with response *** 
#                 1425|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 16
# ** Info:                 1425 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1425 ns Started: 1425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1435 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1435 ns Started: 1435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1445 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1445 ns Started: 1445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1455 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1455 ns Started: 1455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1465 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1465 ns Started: 1465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1475 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1475 ns Started: 1475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1485 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1485 ns Started: 1485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1495 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1495 ns Started: 1495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1505 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1505 ns Started: 1505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1515 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[69]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[69]   uvm_sequence_item   -     @1731      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd69       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h5119ea21 
#   arlen          integral            8     'd7        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd69       
#   rdata          da(integral)        8     -          
#     [0]          integral            32    'hd6       
#     [1]          integral            32    'hce       
#     [2]          integral            32    'h35       
#     [3]          integral            32    'hdc       
#     [4]          integral            32    'hba       
#     [5]          integral            32    'h9a       
#     [6]          integral            32    'hc6       
#     [7]          integral            32    'ha7       
#   rresp          array(axi_resp_se)  8     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     [5]          axi_resp_se         2     OKAY       
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 1515 MASTER DRIVER READ RESPONSE 
#                 1515 *** Master Monitor READ Data with response *** 
#                 1515|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 17
# ** Info:                 1515 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1515 ns Started: 1515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1525 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1525 ns Started: 1525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1535 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1535 ns Started: 1535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1545 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[55]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[55]   uvm_sequence_item   -     @1739       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd55        
#   araddr         da(integral)        1     -           
#     [0]          integral            32    'h5cf404d4  
#   arlen          integral            8     'd1         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd55        
#   rdata          da(integral)        2     -           
#     [0]          integral            32    'h1996      
#     [1]          integral            32    'hc7b4      
#   rresp          array(axi_resp_se)  2     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 1545 MASTER DRIVER READ RESPONSE 
#                 1545 *** Master Monitor READ Data with response *** 
#                 1545|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 18
# ** Info:                 1545 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1545 ns Started: 1545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1555 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1555 ns Started: 1555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1565 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1565 ns Started: 1565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1575 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1575 ns Started: 1575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1585 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1585 ns Started: 1585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1595 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1595 ns Started: 1595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1605 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1605 ns Started: 1605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1615 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1615 ns Started: 1615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1625 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1625 ns Started: 1625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1635 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[219]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[219]   uvm_sequence_item   -     @1747      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     219        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3fb7060f 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     219        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h34       
#     [1]           integral            32    'h19       
#     [2]           integral            32    'h7e       
#     [3]           integral            32    'h66       
#     [4]           integral            32    'h2f       
#     [5]           integral            32    'h64       
#     [6]           integral            32    'h79       
#     [7]           integral            32    'h2f       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1635 MASTER DRIVER READ RESPONSE 
#                 1635 *** Master Monitor READ Data with response *** 
#                 1635|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 19
# ** Info:                 1635 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1635 ns Started: 1635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1645 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1645 ns Started: 1645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1655 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1655 ns Started: 1655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1665 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1665 ns Started: 1665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1675 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1675 ns Started: 1675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1685 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1685 ns Started: 1685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1695 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1695 ns Started: 1695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1705 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1705 ns Started: 1705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1715 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1715 ns Started: 1715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 1725 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[200]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[200]   uvm_sequence_item   -     @1755      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     200        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3eb39654 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     200        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'hec       
#     [1]           integral            32    'hb3       
#     [2]           integral            32    'h5c       
#     [3]           integral            32    'he        
#     [4]           integral            32    'hce       
#     [5]           integral            32    'h8        
#     [6]           integral            32    'h8b       
#     [7]           integral            32    'h1a       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 1725 MASTER DRIVER READ RESPONSE 
#                 1725 *** Master Monitor READ Data with response *** 
#                 1725|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 20
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
#                 1725 === Sequence Data === 
#                 1725 MASTER DRIVER RAISE OBJ [WRITE] 
# ** Info:                 1725 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1725 ns Started: 1725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 1745 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1745 ns Started: 1745 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1755 *** Slave Monitor Write Data *** 
#                 1755 *** Master Monitor Write Data *** 
#                 1755: Slave sequence WRITE response 
#  ==  witem_arr[115]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[115]   uvm_sequence_item   -     @1883      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd115      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h67659433 
#     [1]           integral            32    'h67659432 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd115      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'h46e70be4 
#     [1]           integral            32    'h52a60611 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd115      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1755 REF_MODEL GET WRITE DATA 
# ** Info:                 1755 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1755 ns Started: 1745 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1755 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1755 ns Started: 1755 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1765 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1765 ns Started: 1755 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1765 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1765 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1775 MASTER DRIVER WRITE RESPONSE 
#                 1775 *** Slave Monitor Write Data with response *** 
#                 1775 *** Master Monitor Write Data with response *** 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775 MASTER DRIVER DROP OBJ [WRITE] 
#                 1775|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 21
# ** Info:                 1775 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1775 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1775 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1775 ns Started: 1765 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1775 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1775 ns Started: 1775 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1785 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1785 ns Started: 1785 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1795 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1795 ns Started: 1785 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1795 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1795 ns Started: 1795 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1805 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1805 ns Started: 1805 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1815 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1815 ns Started: 1805 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1815 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1815 ns Started: 1815 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1825 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1825 ns Started: 1825 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1835 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1835 ns Started: 1825 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1835 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1835 ns Started: 1835 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1845 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1845 ns Started: 1845 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1855 *** Slave Monitor Write Data *** 
#                 1855 *** Master Monitor Write Data *** 
#                 1855: Slave sequence WRITE response 
#  ==  witem_arr[166]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[166]   uvm_sequence_item   -     @1891      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     166        
#   awaddr          da(integral)        8     -          
#     [0]           integral            32    'h3a8070c0 
#     [1]           integral            32    'h3a8070c1 
#     [2]           integral            32    'h3a8070c2 
#     [3]           integral            32    'h3a8070c3 
#     [4]           integral            32    'h3a8070c4 
#     [5]           integral            32    'h3a8070c5 
#     [6]           integral            32    'h3a8070c6 
#     [7]           integral            32    'h3a8070c7 
#   awlen           integral            8     'd7        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     166        
#   wdata           da(integral)        8     -          
#     [0]           integral            32    'hec0e645d 
#     [1]           integral            32    'h3098473f 
#     [2]           integral            32    'h4c477dec 
#     [3]           integral            32    'h88f19516 
#     [4]           integral            32    'hafb9b33e 
#     [5]           integral            32    'h851e1c69 
#     [6]           integral            32    'hda535e8a 
#     [7]           integral            32    'h313d4b42 
#   wstrb           da(integral)        8     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#     [4]           integral            4     'b1        
#     [5]           integral            4     'b10       
#     [6]           integral            4     'b100      
#     [7]           integral            4     'b1000     
#   bid             integral            8     166        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1855 REF_MODEL GET WRITE DATA 
# ** Info:                 1855 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1855 ns Started: 1845 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1855 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1855 ns Started: 1855 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1865 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1865 ns Started: 1855 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1865 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1865 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1875 MASTER DRIVER WRITE RESPONSE 
#                 1875 *** Slave Monitor Write Data with response *** 
#                 1875 *** Master Monitor Write Data with response *** 
#                 1875|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 22
# ** Info:                 1875 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1875 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1875 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1875 ns Started: 1865 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1875 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1875 ns Started: 1875 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1885 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1885 ns Started: 1885 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1895 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1895 ns Started: 1885 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1895 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1895 ns Started: 1895 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Info:                 1905 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1905 ns Started: 1905 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1915 *** Slave Monitor Write Data *** 
#                 1915 *** Master Monitor Write Data *** 
#                 1915: Slave sequence WRITE response 
#  ==  witem_arr[102]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[102]   uvm_sequence_item   -     @1899       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     'd102       
#   awaddr          da(integral)        8     -           
#     [0]           integral            32    'hb3cd7db6  
#     [1]           integral            32    'hb3cd7db7  
#     [2]           integral            32    'hb3cd7db0  
#     [3]           integral            32    'hb3cd7db1  
#     [4]           integral            32    'hb3cd7db2  
#     [5]           integral            32    'hb3cd7db3  
#     [6]           integral            32    'hb3cd7db4  
#     [7]           integral            32    'hb3cd7db5  
#   awlen           integral            8     'd3         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     'd102       
#   wdata           da(integral)        4     -           
#     [0]           integral            32    'h49c7e2a8  
#     [1]           integral            32    'hbc589cb0  
#     [2]           integral            32    'he6c6f76b  
#     [3]           integral            32    'hf6439bd2  
#   wstrb           da(integral)        4     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#   bid             integral            8     'd102       
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                 1915 REF_MODEL GET WRITE DATA 
# ** Info:                 1915 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1915 ns Started: 1905 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1915 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1915 ns Started: 1915 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
# ** Error:                 1925 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1925 ns Started: 1915 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
# ** Info:                 1925 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1925 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1935 MASTER DRIVER WRITE RESPONSE 
#                 1935 *** Slave Monitor Write Data with response *** 
#                 1935 *** Master Monitor Write Data with response *** 
#                 1935|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 23
# ** Info:                 1935 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1935 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
# ** Info:                 1935 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [WAIT] !!!
#    Time: 1935 ns Started: 1925 ns  Scope: axi_top.axi_ass_inst.AWValid_Wait_property_check File: ../TOP/axi_assertion.sv Line: 62
# ** Info:                 1935 WADDR CHANNEL HANDSHAKING ASSERTION PASSED [NO WAIT] !!!
#    Time: 1935 ns Started: 1935 ns  Scope: axi_top.axi_ass_inst.AWValid_No_Wait_property_check File: ../TOP/axi_assertion.sv Line: 66
#                 1955 *** Slave Monitor Write Data *** 
#                 1955 *** Master Monitor Write Data *** 
#                 1955: Slave sequence WRITE response 
#  ==  witem_arr[100]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[100]   uvm_sequence_item   -     @1907      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd100      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h619d8fc1 
#     [1]           integral            32    'h619d8fc0 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd100      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'hdcb3909c 
#     [1]           integral            32    'h6ff7739c 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd100      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1955 REF_MODEL GET WRITE DATA 
# ** Error:                 1965 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 1965 ns Started: 1955 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 1975 MASTER DRIVER WRITE RESPONSE 
#                 1975 *** Slave Monitor Write Data with response *** 
#                 1975 *** Master Monitor Write Data with response *** 
#                 1975|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 24
# ** Info:                 1975 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 1975 ns Started: 1965 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 1995 *** Slave Monitor Write Data *** 
#                 1995 *** Master Monitor Write Data *** 
#                 1995: Slave sequence WRITE response 
#  ==  witem_arr[111]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[111]   uvm_sequence_item   -     @1915      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     'd111      
#   awaddr          da(integral)        2     -          
#     [0]           integral            32    'h8d16db59 
#     [1]           integral            32    'h8d16db58 
#   awlen           integral            8     'd1        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     'd111      
#   wdata           da(integral)        2     -          
#     [0]           integral            32    'h4adc4818 
#     [1]           integral            32    'h301577a5 
#   wstrb           da(integral)        2     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#   bid             integral            8     'd111      
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 1995 REF_MODEL GET WRITE DATA 
# ** Error:                 2005 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2005 ns Started: 1995 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2015 MASTER DRIVER WRITE RESPONSE 
#                 2015 *** Slave Monitor Write Data with response *** 
#                 2015 *** Master Monitor Write Data with response *** 
#                 2015|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 25
# ** Info:                 2015 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2015 ns Started: 2005 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2035 *** Slave Monitor Write Data *** 
#                 2035 *** Master Monitor Write Data *** 
#                 2035: Slave sequence WRITE response 
#  ==  witem_arr[9]  == 
# -----------------------------------------------------
# Name            Type                Size  Value      
# -----------------------------------------------------
#  witem_arr[9]   uvm_sequence_item   -     @1923      
#   operation     operation_se        2     WRITE      
#   awid          integral            8     'd9        
#   awaddr        da(integral)        2     -          
#     [0]         integral            32    'h6f0c4026 
#     [1]         integral            32    'h6f0c4027 
#   awlen         integral            8     'd1        
#   awsize        axi_size_se         3     size_1_BYTE
#   awburst       axi_burst_se        2     WRAP       
#   wid           integral            8     'd9        
#   wdata         da(integral)        2     -          
#     [0]         integral            32    'h6e51bc80 
#     [1]         integral            32    'h19f5fef6 
#   wstrb         da(integral)        2     -          
#     [0]         integral            4     'b1        
#     [1]         integral            4     'b10       
#   bid           integral            8     'd9        
#   bresp         axi_resp_se         2     OKAY       
#   arid          integral            8     'd0        
#   araddr        da(integral)        0     -          
#   arlen         integral            8     'd0        
#   arsize        axi_size_se         3     size_1_BYTE
#   arburst       axi_burst_se        2     FIXED      
#   rid           integral            8     'd0        
#   rdata         da(integral)        0     -          
#   rresp         array(axi_resp_se)  0     -          
# -----------------------------------------------------
#                 2035 REF_MODEL GET WRITE DATA 
# ** Error:                 2045 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2045 ns Started: 2035 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2055 MASTER DRIVER WRITE RESPONSE 
#                 2055 *** Slave Monitor Write Data with response *** 
#                 2055 *** Master Monitor Write Data with response *** 
#                 2055|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 26
# ** Info:                 2055 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2055 ns Started: 2045 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2095 *** Slave Monitor Write Data *** 
#                 2095 *** Master Monitor Write Data *** 
#                 2095: Slave sequence WRITE response 
#  ==  witem_arr[174]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[174]   uvm_sequence_item   -     @1931      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     174        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'he0ec88d  
#     [1]           integral            32    'he0ec88e  
#     [2]           integral            32    'he0ec88f  
#     [3]           integral            32    'he0ec88c  
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     174        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h77ad291b 
#     [1]           integral            32    'h8a9af045 
#     [2]           integral            32    'hdb20afff 
#     [3]           integral            32    'hb7d0b61e 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     174        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 2095 REF_MODEL GET WRITE DATA 
# ** Error:                 2105 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2105 ns Started: 2095 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2115 MASTER DRIVER WRITE RESPONSE 
#                 2115 *** Slave Monitor Write Data with response *** 
#                 2115 *** Master Monitor Write Data with response *** 
#                 2115|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 27
# ** Info:                 2115 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2115 ns Started: 2105 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2155 *** Slave Monitor Write Data *** 
#                 2155 *** Master Monitor Write Data *** 
#                 2155: Slave sequence WRITE response 
#  ==  witem_arr[180]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  witem_arr[180]   uvm_sequence_item   -     @1939      
#   operation       operation_se        2     WRITE      
#   awid            integral            8     180        
#   awaddr          da(integral)        4     -          
#     [0]           integral            32    'hd1ca8e01 
#     [1]           integral            32    'hd1ca8e02 
#     [2]           integral            32    'hd1ca8e03 
#     [3]           integral            32    'hd1ca8e00 
#   awlen           integral            8     'd3        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     WRAP       
#   wid             integral            8     180        
#   wdata           da(integral)        4     -          
#     [0]           integral            32    'h9da495cb 
#     [1]           integral            32    'h9c446df4 
#     [2]           integral            32    'hd649fe6e 
#     [3]           integral            32    'h3d4b6603 
#   wstrb           da(integral)        4     -          
#     [0]           integral            4     'b1        
#     [1]           integral            4     'b10       
#     [2]           integral            4     'b100      
#     [3]           integral            4     'b1000     
#   bid             integral            8     180        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd0        
#   araddr          da(integral)        0     -          
#   arlen           integral            8     'd0        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     FIXED      
#   rid             integral            8     'd0        
#   rdata           da(integral)        0     -          
#   rresp           array(axi_resp_se)  0     -          
# -------------------------------------------------------
#                 2155 REF_MODEL GET WRITE DATA 
# ** Error:                 2165 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2165 ns Started: 2155 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2175 MASTER DRIVER WRITE RESPONSE 
#                 2175 *** Slave Monitor Write Data with response *** 
#                 2175 *** Master Monitor Write Data with response *** 
#                 2175|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 28
# ** Info:                 2175 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2175 ns Started: 2165 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2215 *** Slave Monitor Write Data *** 
#                 2215 *** Master Monitor Write Data *** 
#                 2215: Slave sequence WRITE response 
#  ==  witem_arr[130]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  witem_arr[130]   uvm_sequence_item   -     @1947       
#   operation       operation_se        2     WRITE       
#   awid            integral            8     130         
#   awaddr          da(integral)        8     -           
#     [0]           integral            32    'hae1773bc  
#     [1]           integral            32    'hae1773bd  
#     [2]           integral            32    'hae1773be  
#     [3]           integral            32    'hae1773bf  
#     [4]           integral            32    'hae1773b8  
#     [5]           integral            32    'hae1773b9  
#     [6]           integral            32    'hae1773ba  
#     [7]           integral            32    'hae1773bb  
#   awlen           integral            8     'd3         
#   awsize          axi_size_se         3     size_2_BYTES
#   awburst         axi_burst_se        2     WRAP        
#   wid             integral            8     130         
#   wdata           da(integral)        4     -           
#     [0]           integral            32    'hfce711d7  
#     [1]           integral            32    'h5a51bcd6  
#     [2]           integral            32    'h74be6542  
#     [3]           integral            32    'hd69deabd  
#   wstrb           da(integral)        4     -           
#     [0]           integral            4     'b11        
#     [1]           integral            4     'b1100      
#     [2]           integral            4     'b11        
#     [3]           integral            4     'b1100      
#   bid             integral            8     130         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     'd0         
#   araddr          da(integral)        0     -           
#   arlen           integral            8     'd0         
#   arsize          axi_size_se         3     size_1_BYTE 
#   arburst         axi_burst_se        2     FIXED       
#   rid             integral            8     'd0         
#   rdata           da(integral)        0     -           
#   rresp           array(axi_resp_se)  0     -           
# --------------------------------------------------------
#                 2215 REF_MODEL GET WRITE DATA 
# ** Error:                 2225 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2225 ns Started: 2215 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wdata)
#                 2235 MASTER DRIVER WRITE RESPONSE 
#                 2235 *** Slave Monitor Write Data with response *** 
#                 2235 *** Master Monitor Write Data with response *** 
#                 2235|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 29
# ** Info:                 2235 WDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2235 ns Started: 2225 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 95
#                 2315 *** Slave Monitor Write Data *** 
#                 2315 *** Master Monitor Write Data *** 
#                 2315: Slave sequence WRITE response 
#  ==  witem_arr[46]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  witem_arr[46]   uvm_sequence_item   -     @1955      
#   operation      operation_se        2     WRITE      
#   awid           integral            8     'd46       
#   awaddr         da(integral)        8     -          
#     [0]          integral            32    'h97f33175 
#     [1]          integral            32    'h97f33176 
#     [2]          integral            32    'h97f33177 
#     [3]          integral            32    'h97f33170 
#     [4]          integral            32    'h97f33171 
#     [5]          integral            32    'h97f33172 
#     [6]          integral            32    'h97f33173 
#     [7]          integral            32    'h97f33174 
#   awlen          integral            8     'd7        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     WRAP       
#   wid            integral            8     'd46       
#   wdata          da(integral)        8     -          
#     [0]          integral            32    'he84184e0 
#     [1]          integral            32    'h36c6066d 
#     [2]          integral            32    'h73308dfc 
#     [3]          integral            32    'ha6f40efd 
#     [4]          integral            32    'h544a9f9e 
#     [5]          integral            32    'h4aebd945 
#     [6]          integral            32    'hbd6037c3 
#     [7]          integral            32    'h70577155 
#   wstrb          da(integral)        8     -          
#     [0]          integral            4     'b1        
#     [1]          integral            4     'b10       
#     [2]          integral            4     'b100      
#     [3]          integral            4     'b1000     
#     [4]          integral            4     'b1        
#     [5]          integral            4     'b10       
#     [6]          integral            4     'b100      
#     [7]          integral            4     'b1000     
#   bid            integral            8     'd46       
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd0        
#   araddr         da(integral)        0     -          
#   arlen          integral            8     'd0        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     FIXED      
#   rid            integral            8     'd0        
#   rdata          da(integral)        0     -          
#   rresp          array(axi_resp_se)  0     -          
# ------------------------------------------------------
#                 2315 REF_MODEL GET WRITE DATA 
# ** Error:                 2325 WDATA CHANNEL HANDSHAKING ASSERTION FAILED !!!
#    Time: 2325 ns Started: 2315 ns  Scope: axi_top.axi_ass_inst.WValid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 96 Expr: $stable(inf.wlast)
#                 2335 MASTER DRIVER WRITE RESPONSE 
#                 2335 *** Slave Monitor Write Data with response *** 
#                 2335 *** Master Monitor Write Data with response *** 
#                 2335 === Sequence Data === 
#                 2335|| ---- WRITE RESPONSE SUCCESS !!!! ---- || Success Count = 30
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2335 === Sequence Data === 
#                 2335 MASTER DRIVER RAISE OBJ [READ] 
#                 2355 *** Slave Monitor READ ADDR *** 
#                 2355 *** Master Monitor READ ADDR *** 
#                 2355 : Slave sequence READ response 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h8a243f5c 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        11    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#     [8]          integral            32    'h74       
#     [9]          integral            32    'h6        
#     [10]         integral            32    'h74       
#   rresp          array(axi_resp_se)  11    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [6]          axi_resp_se         2     OKAY       
#     [7]          axi_resp_se         2     OKAY       
#     [8]          axi_resp_se         2     OKAY       
#     [9]          axi_resp_se         2     OKAY       
#     [10]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2355 REF_MODEL GET READ DATA 
#                 2365 *** Slave Monitor READ ADDR *** 
#                 2365 *** Master Monitor READ ADDR *** 
#                 2365 : Slave sequence READ response 
#  ==  ritem_arr[221]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[221]   uvm_sequence_item   -     @2003      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     221        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h3a8070c0 
#     [1]           integral            32    'h3a8070c1 
#     [2]           integral            32    'h3a8070c2 
#     [3]           integral            32    'h3a8070c3 
#     [4]           integral            32    'h3a8070c4 
#     [5]           integral            32    'h3a8070c5 
#     [6]           integral            32    'h3a8070c6 
#     [7]           integral            32    'h3a8070c7 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     221        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h5d       
#     [1]           integral            32    'h47       
#     [2]           integral            32    'h47       
#     [3]           integral            32    'h88       
#     [4]           integral            32    'h3e       
#     [5]           integral            32    'h1c       
#     [6]           integral            32    'h53       
#     [7]           integral            32    'h31       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2365 REF_MODEL GET READ DATA 
#                 2375 *** Slave Monitor READ ADDR *** 
#                 2375 *** Master Monitor READ ADDR *** 
#                 2375 : Slave sequence READ response 
#  ==  ritem_arr[255]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  ritem_arr[255]   uvm_sequence_item   -     @2011       
#   operation       operation_se        2     READ        
#   awid            integral            8     'd0         
#   awaddr          da(integral)        0     -           
#   awlen           integral            8     'd0         
#   awsize          axi_size_se         3     size_1_BYTE 
#   awburst         axi_burst_se        2     FIXED       
#   wid             integral            8     'd0         
#   wdata           da(integral)        0     -           
#   wstrb           da(integral)        0     -           
#   bid             integral            8     'd0         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     255         
#   araddr          da(integral)        8     -           
#     [0]           integral            32    'hb3cd7db6  
#     [1]           integral            32    'hb3cd7db7  
#     [2]           integral            32    'hb3cd7db0  
#     [3]           integral            32    'hb3cd7db1  
#     [4]           integral            32    'hb3cd7db2  
#     [5]           integral            32    'hb3cd7db3  
#     [6]           integral            32    'hb3cd7db4  
#     [7]           integral            32    'hb3cd7db5  
#   arlen           integral            8     'd3         
#   arsize          axi_size_se         3     size_2_BYTES
#   arburst         axi_burst_se        2     WRAP        
#   rid             integral            8     255         
#   rdata           da(integral)        4     -           
#     [0]           integral            32    'he2a8      
#     [1]           integral            32    'hbc58      
#     [2]           integral            32    'hf76b      
#     [3]           integral            32    'hf643      
#   rresp           array(axi_resp_se)  4     -           
#     [0]           axi_resp_se         2     OKAY        
#     [1]           axi_resp_se         2     OKAY        
#     [2]           axi_resp_se         2     OKAY        
#     [3]           axi_resp_se         2     OKAY        
# --------------------------------------------------------
#                 2375 REF_MODEL GET READ DATA 
# ** Info:                 2375 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2375 ns Started: 2375 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2385 *** Slave Monitor READ ADDR *** 
#                 2385 *** Master Monitor READ ADDR *** 
#                 2385 : Slave sequence READ response 
#  ==  ritem_arr[15]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[15]   uvm_sequence_item   -     @2019      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd15       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h619d8fc1 
#     [1]          integral            32    'h619d8fc0 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd15       
#   rdata          da(integral)        2     -          
#     [0]          integral            32    'h9c       
#     [1]          integral            32    'h73       
#   rresp          array(axi_resp_se)  2     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2385 REF_MODEL GET READ DATA 
# ** Info:                 2385 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2385 ns Started: 2385 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2395 *** Slave Monitor READ ADDR *** 
#                 2395 *** Master Monitor READ ADDR *** 
#                 2395 : Slave sequence READ response 
#  ==  ritem_arr[192]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[192]   uvm_sequence_item   -     @2027      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     192        
#   araddr          da(integral)        2     -          
#     [0]           integral            32    'h8d16db59 
#     [1]           integral            32    'h8d16db58 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     192        
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h18       
#     [1]           integral            32    'h77       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2395 REF_MODEL GET READ DATA 
# ** Info:                 2395 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2395 ns Started: 2395 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2405 *** Slave Monitor READ ADDR *** 
#                 2405 *** Master Monitor READ ADDR *** 
#                 2405 : Slave sequence READ response 
#  ==  ritem_arr[117]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[117]   uvm_sequence_item   -     @2035      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd117      
#   araddr          da(integral)        2     -          
#     [0]           integral            32    'h6f0c4026 
#     [1]           integral            32    'h6f0c4027 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     'd117      
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h80       
#     [1]           integral            32    'hfe       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2405 REF_MODEL GET READ DATA 
# ** Info:                 2405 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2405 ns Started: 2405 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2415 *** Slave Monitor READ ADDR *** 
#                 2415 *** Master Monitor READ ADDR *** 
#                 2415 : Slave sequence READ response 
#  ==  ritem_arr[95]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd95       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'he0ec88d  
#     [1]          integral            32    'he0ec88e  
#     [2]          integral            32    'he0ec88f  
#     [3]          integral            32    'he0ec88c  
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd95       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'h1b       
#     [1]          integral            32    'hf0       
#     [2]          integral            32    'h20       
#     [3]          integral            32    'hb7       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2415 REF_MODEL GET READ DATA 
# ** Info:                 2415 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2415 ns Started: 2415 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2425 *** Slave Monitor READ ADDR *** 
#                 2425 *** Master Monitor READ ADDR *** 
#                 2425 : Slave sequence READ response 
#  ==  ritem_arr[93]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[93]   uvm_sequence_item   -     @2051      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd93       
#   araddr         da(integral)        4     -          
#     [0]          integral            32    'hd1ca8e01 
#     [1]          integral            32    'hd1ca8e02 
#     [2]          integral            32    'hd1ca8e03 
#     [3]          integral            32    'hd1ca8e00 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd93       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'hcb       
#     [1]          integral            32    'h6d       
#     [2]          integral            32    'h49       
#     [3]          integral            32    'h3d       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2425 REF_MODEL GET READ DATA 
# ** Info:                 2425 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2425 ns Started: 2425 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2435 *** Slave Monitor READ ADDR *** 
#                 2435 *** Master Monitor READ ADDR *** 
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefefd1ad1 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefefd1ad1 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
# ** Warning: (vsim-3829) Non-existent associative array entry. Returning default value.
#    Time: 2435 ns  Iteration: 3  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefefd1ad1 File: ../ENV/AXI_S_AGENT/axi_base_sseqs.svh Line: 98
#                 2435 : Slave sequence READ response 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        8     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'he0ec88e   
#     [2]          integral            32    'he0ec88f   
#     [3]          integral            32    'he0ec888   
#     [4]          integral            32    'he0ec889   
#     [5]          integral            32    'he0ec88a   
#     [6]          integral            32    'he0ec88b   
#     [7]          integral            32    'he0ec88c   
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'hf01b      
#     [1]          integral            32    'h20        
#     [2]          integral            32    'h0         
#     [3]          integral            32    'h0         
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2435 REF_MODEL GET READ DATA 
# ** Info:                 2435 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2435 ns Started: 2435 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2445 *** Slave Monitor READ ADDR *** 
#                 2445 *** Master Monitor READ ADDR *** 
#                 2445 : Slave sequence READ response 
#  ==  ritem_arr[207]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[207]   uvm_sequence_item   -     @2059      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     207        
#   araddr          da(integral)        8     -          
#     [0]           integral            32    'h97f33175 
#     [1]           integral            32    'h97f33176 
#     [2]           integral            32    'h97f33177 
#     [3]           integral            32    'h97f33170 
#     [4]           integral            32    'h97f33171 
#     [5]           integral            32    'h97f33172 
#     [6]           integral            32    'h97f33173 
#     [7]           integral            32    'h97f33174 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     207        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'he0       
#     [1]           integral            32    'h6        
#     [2]           integral            32    'h30       
#     [3]           integral            32    'ha6       
#     [4]           integral            32    'h9e       
#     [5]           integral            32    'hd9       
#     [6]           integral            32    'h60       
#     [7]           integral            32    'h70       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2445 REF_MODEL GET READ DATA 
# ** Info:                 2445 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2445 ns Started: 2445 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2455 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2455 ns Started: 2455 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2465 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2465 ns Started: 2465 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2475 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[77]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        20    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [15]         integral            32    'h33       
#     [16]         integral            32    'h74       
#     [17]         integral            32    'h74       
#     [18]         integral            32    'h6        
#     [19]         integral            32    'h74       
#   rresp          array(axi_resp_se)  20    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [15]         axi_resp_se         2     OKAY       
#     [16]         axi_resp_se         2     OKAY       
#     [17]         axi_resp_se         2     OKAY       
#     [18]         axi_resp_se         2     OKAY       
#     [19]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2475 MASTER DRIVER READ RESPONSE 
#                 2475 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2475: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 9 || Fail Count = 1
#  ==  ritem_arr[77]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2475: uvm_test_top.env_h.sb_h [ ACT ITEM ] ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1691      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         da(integral)        2     -          
#     [0]          integral            32    'h8a243f5d 
#     [1]          integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        20    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [15]         integral            32    'h33       
#     [16]         integral            32    'h74       
#     [17]         integral            32    'h74       
#     [18]         integral            32    'h6        
#     [19]         integral            32    'h74       
#   rresp          array(axi_resp_se)  20    -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
#     [4]          axi_resp_se         2     OKAY       
#     ...          ...                 ...   ...        
#     [15]         axi_resp_se         2     OKAY       
#     [16]         axi_resp_se         2     OKAY       
#     [17]         axi_resp_se         2     OKAY       
#     [18]         axi_resp_se         2     OKAY       
#     [19]         axi_resp_se         2     OKAY       
# ------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2475: uvm_test_top.env_h.sb_h [ EXP ITEM ] ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[77]   uvm_sequence_item   -     @1695      
#   operation      operation_me        2     READ       
#   awid           integral            8     'd0        
#   awaddr         integral            32    'h0        
#   awlen          integral            8     'd0        
#   awsize         axi_size_me         3     size_1_BYTE
#   awburst        axi_burst_me        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   wlast          integral            1     'h0        
#   bid            integral            8     'd0        
#   bresp          axi_resp_me         2     OKAY       
#   arid           integral            8     'd77       
#   araddr         integral            32    'h67659433 
#   arlen          integral            8     'd1        
#   arsize         axi_size_me         3     size_1_BYTE
#   arburst        axi_burst_me        2     WRAP       
#   rid            integral            8     'd77       
#   rdata          da(integral)        11    -          
#     [0]          integral            32    'h6        
#     [1]          integral            32    'h22       
#     [2]          integral            32    'hc5       
#     [3]          integral            32    'heb       
#     [4]          integral            32    'had       
#     ...          ...                 ...   ...        
#     [6]          integral            32    'h33       
#     [7]          integral            32    'h74       
#     [8]          integral            32    'h74       
#     [9]          integral            32    'he4       
#     [10]         integral            32    'h6        
#   rlast          integral            1     'h0        
#   rresp          array(axi_resp_me)  11    -          
#     [0]          axi_resp_me         2     OKAY       
#     [1]          axi_resp_me         2     OKAY       
#     [2]          axi_resp_me         2     OKAY       
#     [3]          axi_resp_me         2     OKAY       
#     [4]          axi_resp_me         2     OKAY       
#     ...          ...                 ...   ...        
#     [6]          axi_resp_me         2     OKAY       
#     [7]          axi_resp_me         2     OKAY       
#     [8]          axi_resp_me         2     OKAY       
#     [9]          axi_resp_me         2     OKAY       
#     [10]         axi_resp_me         2     OKAY       
# ------------------------------------------------------
# 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
#                 2475 MASTER DRIVER DROP OBJ [READ] 
# ** Info:                 2475 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2475 ns Started: 2475 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2485 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2485 ns Started: 2485 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2495 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2495 ns Started: 2495 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2505 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2505 ns Started: 2505 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2515 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2515 ns Started: 2515 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2525 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2525 ns Started: 2525 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2535 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2535 ns Started: 2535 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2545 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2545 ns Started: 2545 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2555 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2555 ns Started: 2555 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2565 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[221]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[221]   uvm_sequence_item   -     @2003      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     221        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h3a8070c0 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     221        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'h5d       
#     [1]           integral            32    'h47       
#     [2]           integral            32    'h47       
#     [3]           integral            32    'h88       
#     [4]           integral            32    'h3e       
#     [5]           integral            32    'h1c       
#     [6]           integral            32    'h53       
#     [7]           integral            32    'h31       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2565 MASTER DRIVER READ RESPONSE 
#                 2565 *** Master Monitor READ Data with response *** 
#                 2565|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 31
# ** Info:                 2565 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2565 ns Started: 2565 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2575 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2575 ns Started: 2575 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2585 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2585 ns Started: 2585 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2595 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2595 ns Started: 2595 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2605 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2605 ns Started: 2605 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2615 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[255]  == 
# --------------------------------------------------------
# Name              Type                Size  Value       
# --------------------------------------------------------
#  ritem_arr[255]   uvm_sequence_item   -     @2011       
#   operation       operation_se        2     READ        
#   awid            integral            8     'd0         
#   awaddr          da(integral)        0     -           
#   awlen           integral            8     'd0         
#   awsize          axi_size_se         3     size_1_BYTE 
#   awburst         axi_burst_se        2     FIXED       
#   wid             integral            8     'd0         
#   wdata           da(integral)        0     -           
#   wstrb           da(integral)        0     -           
#   bid             integral            8     'd0         
#   bresp           axi_resp_se         2     OKAY        
#   arid            integral            8     255         
#   araddr          da(integral)        1     -           
#     [0]           integral            32    'hb3cd7db6  
#   arlen           integral            8     'd3         
#   arsize          axi_size_se         3     size_2_BYTES
#   arburst         axi_burst_se        2     WRAP        
#   rid             integral            8     255         
#   rdata           da(integral)        4     -           
#     [0]           integral            32    'he2a8      
#     [1]           integral            32    'hbc58      
#     [2]           integral            32    'hf76b      
#     [3]           integral            32    'hf643      
#   rresp           array(axi_resp_se)  4     -           
#     [0]           axi_resp_se         2     OKAY        
#     [1]           axi_resp_se         2     OKAY        
#     [2]           axi_resp_se         2     OKAY        
#     [3]           axi_resp_se         2     OKAY        
# --------------------------------------------------------
#                 2615 MASTER DRIVER READ RESPONSE 
#                 2615 *** Master Monitor READ Data with response *** 
#                 2615|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 32
# ** Info:                 2615 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2615 ns Started: 2615 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2625 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2625 ns Started: 2625 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2635 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2635 ns Started: 2635 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2645 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[15]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[15]   uvm_sequence_item   -     @2019      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd15       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'h619d8fc1 
#   arlen          integral            8     'd1        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd15       
#   rdata          da(integral)        2     -          
#     [0]          integral            32    'h9c       
#     [1]          integral            32    'h73       
#   rresp          array(axi_resp_se)  2     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2645 MASTER DRIVER READ RESPONSE 
#                 2645 *** Master Monitor READ Data with response *** 
#                 2645|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 33
# ** Info:                 2645 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2645 ns Started: 2645 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2655 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2655 ns Started: 2655 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2665 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2665 ns Started: 2665 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2675 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[192]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[192]   uvm_sequence_item   -     @2027      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     192        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h8d16db59 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     192        
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h18       
#     [1]           integral            32    'h77       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2675 MASTER DRIVER READ RESPONSE 
#                 2675 *** Master Monitor READ Data with response *** 
#                 2675|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 34
# ** Info:                 2675 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2675 ns Started: 2675 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2685 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2685 ns Started: 2685 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2695 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2695 ns Started: 2695 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2705 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[117]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[117]   uvm_sequence_item   -     @2035      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     'd117      
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h6f0c4026 
#   arlen           integral            8     'd1        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     'd117      
#   rdata           da(integral)        2     -          
#     [0]           integral            32    'h80       
#     [1]           integral            32    'hfe       
#   rresp           array(axi_resp_se)  2     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2705 MASTER DRIVER READ RESPONSE 
#                 2705 *** Master Monitor READ Data with response *** 
#                 2705|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 35
# ** Info:                 2705 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2705 ns Started: 2705 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2715 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2715 ns Started: 2715 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2725 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2725 ns Started: 2725 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2735 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2735 ns Started: 2735 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2745 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2745 ns Started: 2745 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2755 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2755 MASTER DRIVER READ RESPONSE 
#                 2755 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2755: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 0 || Fail Count = 2
#  ==  ritem_arr[95]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2755: uvm_test_top.env_h.sb_h [ ACT ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#   rresp          array(axi_resp_se)  4     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2755: uvm_test_top.env_h.sb_h [ EXP ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2047       
#   operation      operation_me        2     READ        
#   awid           integral            8     'd0         
#   awaddr         integral            32    'h0         
#   awlen          integral            8     'd0         
#   awsize         axi_size_me         3     size_1_BYTE 
#   awburst        axi_burst_me        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   wlast          integral            1     'h0         
#   bid            integral            8     'd0         
#   bresp          axi_resp_me         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_me         3     size_2_BYTES
#   arburst        axi_burst_me        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h11d7      
#     [1]          integral            32    'h5a51      
#     [2]          integral            32    'h6542      
#     [3]          integral            32    'hd69d      
#   rlast          integral            1     'h0         
#   rresp          array(axi_resp_me)  4     -           
#     [0]          axi_resp_me         2     OKAY        
#     [1]          axi_resp_me         2     OKAY        
#     [2]          axi_resp_me         2     OKAY        
#     [3]          axi_resp_me         2     OKAY        
# -------------------------------------------------------
# 
# ** Info:                 2755 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2755 ns Started: 2755 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2765 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2765 ns Started: 2765 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2775 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2775 ns Started: 2775 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2785 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2785 ns Started: 2785 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2795 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2795 ns Started: 2795 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2805 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[93]  == 
# ------------------------------------------------------
# Name             Type                Size  Value      
# ------------------------------------------------------
#  ritem_arr[93]   uvm_sequence_item   -     @2051      
#   operation      operation_se        2     READ       
#   awid           integral            8     'd0        
#   awaddr         da(integral)        0     -          
#   awlen          integral            8     'd0        
#   awsize         axi_size_se         3     size_1_BYTE
#   awburst        axi_burst_se        2     FIXED      
#   wid            integral            8     'd0        
#   wdata          da(integral)        0     -          
#   wstrb          da(integral)        0     -          
#   bid            integral            8     'd0        
#   bresp          axi_resp_se         2     OKAY       
#   arid           integral            8     'd93       
#   araddr         da(integral)        1     -          
#     [0]          integral            32    'hd1ca8e01 
#   arlen          integral            8     'd3        
#   arsize         axi_size_se         3     size_1_BYTE
#   arburst        axi_burst_se        2     WRAP       
#   rid            integral            8     'd93       
#   rdata          da(integral)        4     -          
#     [0]          integral            32    'hcb       
#     [1]          integral            32    'h6d       
#     [2]          integral            32    'h49       
#     [3]          integral            32    'h3d       
#   rresp          array(axi_resp_se)  4     -          
#     [0]          axi_resp_se         2     OKAY       
#     [1]          axi_resp_se         2     OKAY       
#     [2]          axi_resp_se         2     OKAY       
#     [3]          axi_resp_se         2     OKAY       
# ------------------------------------------------------
#                 2805 MASTER DRIVER READ RESPONSE 
#                 2805 *** Master Monitor READ Data with response *** 
#                 2805|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 36
# ** Info:                 2805 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2805 ns Started: 2805 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2815 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2815 ns Started: 2815 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2825 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2825 ns Started: 2825 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2835 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2835 ns Started: 2835 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2845 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2845 ns Started: 2845 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2855 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[95]  == 
# -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        9     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#     [4]          integral            32    'hb7        
#     [5]          integral            32    'hf01b      
#     [6]          integral            32    'h20        
#     [7]          integral            32    'h0         
#     [8]          integral            32    'h0         
#   rresp          array(axi_resp_se)  9     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
#     [8]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
#                 2855 MASTER DRIVER READ RESPONSE 
#                 2855 *** Master Monitor READ Data with response *** 
# UVM_WARNING ../ENV/axi_scrbrd.svh(137) @ 2855: uvm_test_top.env_h.sb_h [ FAIL ] || ---- READ RESPONSE FAIL !!!! ----|| Fail Index = 0 || Fail Count = 3
#  ==  ritem_arr[95]  == 
# UVM_INFO ../ENV/axi_scrbrd.svh(138) @ 2855: uvm_test_top.env_h.sb_h [ ACT ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2043       
#   operation      operation_se        2     READ        
#   awid           integral            8     'd0         
#   awaddr         da(integral)        0     -           
#   awlen          integral            8     'd0         
#   awsize         axi_size_se         3     size_1_BYTE 
#   awburst        axi_burst_se        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   bid            integral            8     'd0         
#   bresp          axi_resp_se         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         da(integral)        2     -           
#     [0]          integral            32    'he0ec88d   
#     [1]          integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_se         3     size_2_BYTES
#   arburst        axi_burst_se        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        9     -           
#     [0]          integral            32    'h1b        
#     [1]          integral            32    'hf0        
#     [2]          integral            32    'h20        
#     [3]          integral            32    'hb7        
#     [4]          integral            32    'hb7        
#     [5]          integral            32    'hf01b      
#     [6]          integral            32    'h20        
#     [7]          integral            32    'h0         
#     [8]          integral            32    'h0         
#   rresp          array(axi_resp_se)  9     -           
#     [0]          axi_resp_se         2     OKAY        
#     [1]          axi_resp_se         2     OKAY        
#     [2]          axi_resp_se         2     OKAY        
#     [3]          axi_resp_se         2     OKAY        
#     [4]          axi_resp_se         2     OKAY        
#     [5]          axi_resp_se         2     OKAY        
#     [6]          axi_resp_se         2     OKAY        
#     [7]          axi_resp_se         2     OKAY        
#     [8]          axi_resp_se         2     OKAY        
# -------------------------------------------------------
# 
# UVM_INFO ../ENV/axi_scrbrd.svh(139) @ 2855: uvm_test_top.env_h.sb_h [ EXP ITEM ] -------------------------------------------------------
# Name             Type                Size  Value       
# -------------------------------------------------------
#  ritem_arr[95]   uvm_sequence_item   -     @2047       
#   operation      operation_me        2     READ        
#   awid           integral            8     'd0         
#   awaddr         integral            32    'h0         
#   awlen          integral            8     'd0         
#   awsize         axi_size_me         3     size_1_BYTE 
#   awburst        axi_burst_me        2     FIXED       
#   wid            integral            8     'd0         
#   wdata          da(integral)        0     -           
#   wstrb          da(integral)        0     -           
#   wlast          integral            1     'h0         
#   bid            integral            8     'd0         
#   bresp          axi_resp_me         2     OKAY        
#   arid           integral            8     'd95        
#   araddr         integral            32    'hae1773bc  
#   arlen          integral            8     'd3         
#   arsize         axi_size_me         3     size_2_BYTES
#   arburst        axi_burst_me        2     WRAP        
#   rid            integral            8     'd95        
#   rdata          da(integral)        4     -           
#     [0]          integral            32    'h11d7      
#     [1]          integral            32    'h5a51      
#     [2]          integral            32    'h6542      
#     [3]          integral            32    'hd69d      
#   rlast          integral            1     'h0         
#   rresp          array(axi_resp_me)  4     -           
#     [0]          axi_resp_me         2     OKAY        
#     [1]          axi_resp_me         2     OKAY        
#     [2]          axi_resp_me         2     OKAY        
#     [3]          axi_resp_me         2     OKAY        
# -------------------------------------------------------
# 
# ** Info:                 2855 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2855 ns Started: 2855 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2865 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2865 ns Started: 2865 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2875 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2875 ns Started: 2875 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2885 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2885 ns Started: 2885 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2895 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2895 ns Started: 2895 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2905 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2905 ns Started: 2905 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2915 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2915 ns Started: 2915 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2925 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2925 ns Started: 2925 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
# ** Info:                 2935 RDATA CHANNEL HANDSHAKING ASSERTION PASSED !!!
#    Time: 2935 ns Started: 2935 ns  Scope: axi_top.axi_ass_inst.Rvalid_Ready_property_check File: ../TOP/axi_assertion.sv Line: 110
#                 2945 *** Slave Monitor READ Data with response *** 
#  ==  ritem_arr[207]  == 
# -------------------------------------------------------
# Name              Type                Size  Value      
# -------------------------------------------------------
#  ritem_arr[207]   uvm_sequence_item   -     @2059      
#   operation       operation_se        2     READ       
#   awid            integral            8     'd0        
#   awaddr          da(integral)        0     -          
#   awlen           integral            8     'd0        
#   awsize          axi_size_se         3     size_1_BYTE
#   awburst         axi_burst_se        2     FIXED      
#   wid             integral            8     'd0        
#   wdata           da(integral)        0     -          
#   wstrb           da(integral)        0     -          
#   bid             integral            8     'd0        
#   bresp           axi_resp_se         2     OKAY       
#   arid            integral            8     207        
#   araddr          da(integral)        1     -          
#     [0]           integral            32    'h97f33175 
#   arlen           integral            8     'd7        
#   arsize          axi_size_se         3     size_1_BYTE
#   arburst         axi_burst_se        2     WRAP       
#   rid             integral            8     207        
#   rdata           da(integral)        8     -          
#     [0]           integral            32    'he0       
#     [1]           integral            32    'h6        
#     [2]           integral            32    'h30       
#     [3]           integral            32    'ha6       
#     [4]           integral            32    'h9e       
#     [5]           integral            32    'hd9       
#     [6]           integral            32    'h60       
#     [7]           integral            32    'h70       
#   rresp           array(axi_resp_se)  8     -          
#     [0]           axi_resp_se         2     OKAY       
#     [1]           axi_resp_se         2     OKAY       
#     [2]           axi_resp_se         2     OKAY       
#     [3]           axi_resp_se         2     OKAY       
#     [4]           axi_resp_se         2     OKAY       
#     [5]           axi_resp_se         2     OKAY       
#     [6]           axi_resp_se         2     OKAY       
#     [7]           axi_resp_se         2     OKAY       
# -------------------------------------------------------
#                 2945 MASTER DRIVER READ RESPONSE 
#                 2945 *** Master Monitor READ Data with response *** 
#                 2945|| ---- READ RESPONSE SUCCESS !!!! ---- || Success Count = 37
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    3
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [ ACT ITEM ]     3
# [ EXP ITEM ]     3
# [ FAIL ]     3
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questa/2023.4/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2945 ns  Iteration: 68  Instance: /axi_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /tools/mentor/questa/2023.4/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 16:19:28 on Sep 03,2025, Elapsed time: 16:47:56
# Errors: 107, Warnings: 157
