# system info Qsys_handshake on 2021.05.09.19:15:09
system_info:
name,value
DEVICE,EP4CE10E22A7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1620598490
#
#
# Files generated for Qsys_handshake on 2021.05.09.19:15:09
files:
filepath,kind,attributes,module,is_top
simulation/Qsys_handshake.vhd,VHDL,,Qsys_handshake,true
simulation/submodules/Qsys_handshake_jtag_uart_0.v,VERILOG,,Qsys_handshake_jtag_uart_0,false
simulation/submodules/Qsys_handshake_nios2_gen2_0.v,VERILOG,,Qsys_handshake_nios2_gen2_0,false
simulation/submodules/Qsys_handshake_onchip_memory2_0.hex,HEX,,Qsys_handshake_onchip_memory2_0,false
simulation/submodules/Qsys_handshake_onchip_memory2_0.v,VERILOG,,Qsys_handshake_onchip_memory2_0,false
simulation/submodules/Qsys_handshake_mm_interconnect_0.v,VERILOG,,Qsys_handshake_mm_interconnect_0,false
simulation/submodules/Qsys_handshake_irq_mapper.sv,SYSTEM_VERILOG,,Qsys_handshake_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.sdc,SDC,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu.v,VERILOG,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/Qsys_handshake_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Qsys_handshake_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_router,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_router_001,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_router_002,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_router_003,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_demux,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_mux,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_rsp_demux,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_rsp_mux,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,Qsys_handshake_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Qsys_handshake.jtag_uart_0,Qsys_handshake_jtag_uart_0
Qsys_handshake.nios2_gen2_0,Qsys_handshake_nios2_gen2_0
Qsys_handshake.nios2_gen2_0.cpu,Qsys_handshake_nios2_gen2_0_cpu
Qsys_handshake.onchip_memory2_0,Qsys_handshake_onchip_memory2_0
Qsys_handshake.mm_interconnect_0,Qsys_handshake_mm_interconnect_0
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Qsys_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Qsys_handshake.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Qsys_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Qsys_handshake.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Qsys_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_handshake.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_handshake.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_handshake.mm_interconnect_0.router,Qsys_handshake_mm_interconnect_0_router
Qsys_handshake.mm_interconnect_0.router_001,Qsys_handshake_mm_interconnect_0_router_001
Qsys_handshake.mm_interconnect_0.router_002,Qsys_handshake_mm_interconnect_0_router_002
Qsys_handshake.mm_interconnect_0.router_003,Qsys_handshake_mm_interconnect_0_router_003
Qsys_handshake.mm_interconnect_0.router_004,Qsys_handshake_mm_interconnect_0_router_003
Qsys_handshake.mm_interconnect_0.cmd_demux,Qsys_handshake_mm_interconnect_0_cmd_demux
Qsys_handshake.mm_interconnect_0.cmd_demux_001,Qsys_handshake_mm_interconnect_0_cmd_demux_001
Qsys_handshake.mm_interconnect_0.rsp_demux_001,Qsys_handshake_mm_interconnect_0_cmd_demux_001
Qsys_handshake.mm_interconnect_0.rsp_demux_002,Qsys_handshake_mm_interconnect_0_cmd_demux_001
Qsys_handshake.mm_interconnect_0.cmd_mux,Qsys_handshake_mm_interconnect_0_cmd_mux
Qsys_handshake.mm_interconnect_0.cmd_mux_001,Qsys_handshake_mm_interconnect_0_cmd_mux_001
Qsys_handshake.mm_interconnect_0.cmd_mux_002,Qsys_handshake_mm_interconnect_0_cmd_mux_001
Qsys_handshake.mm_interconnect_0.rsp_demux,Qsys_handshake_mm_interconnect_0_rsp_demux
Qsys_handshake.mm_interconnect_0.rsp_mux,Qsys_handshake_mm_interconnect_0_rsp_mux
Qsys_handshake.mm_interconnect_0.rsp_mux_001,Qsys_handshake_mm_interconnect_0_rsp_mux_001
Qsys_handshake.mm_interconnect_0.avalon_st_adapter,Qsys_handshake_mm_interconnect_0_avalon_st_adapter
Qsys_handshake.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_handshake.mm_interconnect_0.avalon_st_adapter_001,Qsys_handshake_mm_interconnect_0_avalon_st_adapter
Qsys_handshake.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_handshake.mm_interconnect_0.avalon_st_adapter_002,Qsys_handshake_mm_interconnect_0_avalon_st_adapter
Qsys_handshake.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_handshake.irq_mapper,Qsys_handshake_irq_mapper
Qsys_handshake.rst_controller,altera_reset_controller
