# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Jan 27 11:18:09 2017
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: es-slo2-m310, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Batch File Name: pasde.do
# Did File Name: H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro/specctra.did
# Current time = Fri Jan 27 11:18:10 2017
# PCB H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro
# Master Unit set up as: MM 10000
# PCB Limits xlo= -3.1700 ylo= -2.5850 xhi= 36.8700 yhi= 24.5850
# Total 28 Images Consolidated.
# Via 'VIA60-30-85' z=1, 2 xlo= -0.3000 ylo= -0.3000 xhi=  0.3000 yhi=  0.3000
# 
#    VIA        TOP         BOTTOM    
# 
#    TOP  -------------  'VIA60-30-85'
# BOTTOM  'VIA60-30-85'  -------------
# 
# Wires Processed 1, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 36, Images Processed 43, Padstacks Processed 15
# Nets Processed 37, Net Terminals 157
# PCB Area=  899.080  EIC=13  Area/EIC= 69.160  SMDs=33
# Total Pin Count: 184
# Signal Connections Created 121
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 121
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1449.9312 Horizontal 955.5704 Vertical 494.3608
# Routed Length   0.0010 Horizontal   0.0000 Vertical   0.0010
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1449.9312 Horizontal 828.1171 Vertical 621.8141
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaab06244.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.001000 (direction x) (offset 0.000000)
grid wire 0.001000 (direction y) (offset 0.000000)
grid via 0.001000 (direction x) (offset 0.000000)
grid via 0.001000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via 100
set turbo_stagger on
limit outside 0.600000
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Jan 27 11:20:05 2017
# 
#    VIA        TOP         BOTTOM    
# 
#    TOP  -------------  'VIA60-30-85'
# BOTTOM  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 121
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1449.9312 Horizontal 955.5704 Vertical 494.3608
# Routed Length   0.0010 Horizontal   0.0000 Vertical   0.0010
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1449.9312 Horizontal 828.1171 Vertical 621.8141
# Attempts 2 Successes 0 Failures 2 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 121
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1449.9312 Horizontal 955.5704 Vertical 494.3608
# Routed Length   0.0010 Horizontal   0.0000 Vertical   0.0010
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1449.9312 Horizontal 828.1171 Vertical 621.8141
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<WARNING:>> Smart Route: 100.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Jan 27 11:20:05 2017
# 
#    VIA        TOP         BOTTOM    
# 
#    TOP  -------------  'VIA60-30-85'
# BOTTOM  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 121
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1449.9312 Horizontal 955.5704 Vertical 494.3608
# Routed Length   0.0010 Horizontal   0.0000 Vertical   0.0010
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1449.9312 Horizontal 828.1171 Vertical 621.8141
# Start Route Pass 1 of 25
# Routing 116 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Total Conflicts: 212 (Cross: 123, Clear: 89, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 30
# Attempts 116 Successes 91 Failures 25 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 30 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 134 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 237 (Cross: 146, Clear: 91, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 132 Successes 114 Failures 18 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.1179
# End Pass 2 of 25
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 148 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 237 (Cross: 167, Clear: 70, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 145 Successes 123 Failures 22 Vias 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0000
# End Pass 3 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 149 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 225 (Cross: 166, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 145 Successes 118 Failures 27 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0506
# End Pass 4 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 2 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 150 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 237 (Cross: 166, Clear: 71, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 148 Successes 124 Failures 24 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0533
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# <<WARNING:>> Smart Route: Average reduction ratio only 1 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 129 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 172 (Cross: 109, Clear: 63, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 126 Successes 108 Failures 18 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 108 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 147 (Cross: 92, Clear: 55, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 105 Successes 86 Failures 19 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 125 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 158 (Cross: 95, Clear: 63, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 120 Successes 102 Failures 18 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 105 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 157 (Cross: 92, Clear: 65, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 102 Successes 83 Failures 19 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 124 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 149 (Cross: 82, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 122 Successes 103 Failures 19 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 107 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 185 (Cross: 114, Clear: 71, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 18
# Attempts 98 Successes 88 Failures 10 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 116 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 151 (Cross: 84, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 104 Successes 94 Failures 10 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 100 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 155 (Cross: 97, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 18
# Attempts 89 Successes 80 Failures 9 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 164 (Cross: 96, Clear: 68, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 18
# Attempts 106 Successes 98 Failures 8 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 105 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 139 (Cross: 80, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 94 Successes 84 Failures 10 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 122 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 134 (Cross: 76, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 104 Successes 91 Failures 13 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 178 (Cross: 99, Clear: 79, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 18
# Attempts 91 Successes 82 Failures 9 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 121 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 125 (Cross: 72, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 111 Successes 100 Failures 11 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 126 (Cross: 62, Clear: 64, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 88 Successes 77 Failures 11 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 113 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 153 (Cross: 82, Clear: 71, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 110 Successes 91 Failures 19 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 138 (Cross: 79, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 98 Successes 79 Failures 19 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 113 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 148 (Cross: 82, Clear: 66, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 109 Successes 90 Failures 19 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 143 (Cross: 78, Clear: 65, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 20
# Attempts 96 Successes 76 Failures 20 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 109 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Total Conflicts: 139 (Cross: 78, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 105 Successes 87 Failures 18 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 96 (Cross: 47, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 95 Successes 73 Failures 22 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:06  Elapsed Time = 0:00:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  121|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   123|    89|  25|   30|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|   146|    91|  18|   20|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|   167|    70|  22|   17|    2|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|   166|    59|  27|   17|    1|    0|   0|  5|  0:00:00|  0:00:01|
# Route    |  5|   166|    71|  24|   17|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|   109|    63|  18|   19|    2|    0|   0| 27|  0:00:00|  0:00:01|
# Route    |  7|    92|    55|  19|   19|    3|    0|   0| 14|  0:00:01|  0:00:02|
# Route    |  8|    95|    63|  18|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  9|    92|    65|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 10|    82|    67|  19|   20|    3|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 11|   114|    71|  10|   18|    3|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 12|    84|    67|  10|   20|    3|    0|   0| 18|  0:00:00|  0:00:03|
# Route    | 13|    97|    58|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|    96|    68|   8|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|    80|    59|  10|   19|    3|    0|   0| 15|  0:00:01|  0:00:04|
# Route    | 16|    76|    58|  13|   20|    3|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 17|    99|    79|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|    72|    53|  11|   20|    3|    0|   0| 29|  0:00:00|  0:00:04|
# Route    | 19|    62|    64|  11|   21|    3|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 20|    82|    71|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|    79|    59|  19|   19|    3|    0|   0|  9|  0:00:00|  0:00:05|
# Route    | 22|    82|    66|  19|   20|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|    78|    65|  20|   20|    3|    0|   0|  3|  0:00:01|  0:00:06|
# Route    | 24|    78|    61|  18|   19|    3|    0|   0|  2|  0:00:00|  0:00:06|
# Route    | 25|    47|    49|  22|   24|    3|    0|   0| 30|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 24
# Signal Layers 2 Power Layers 0
# Wire Junctions 42, at vias 3 Total Vias 3
# Percent Connected   33.88
# Manhattan Length 1424.3012 Horizontal 935.6261 Vertical 488.6751
# Routed Length 812.3056 Horizontal 428.7753 Vertical 414.1115
# Ratio Actual / Manhattan   0.5703
# Unconnected Length 634.2871 Horizontal 436.6152 Vertical 197.6719
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 27 11:20:09 2017
# 
#    VIA        TOP         BOTTOM    
# 
#    TOP  -------------  'VIA60-30-85'
# BOTTOM  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 24
# Signal Layers 2 Power Layers 0
# Wire Junctions 42, at vias 3 Total Vias 3
# Percent Connected   33.88
# Manhattan Length 1424.3012 Horizontal 935.6261 Vertical 488.6751
# Routed Length 812.3056 Horizontal 428.7753 Vertical 414.1115
# Ratio Actual / Manhattan   0.5703
# Unconnected Length 634.2871 Horizontal 436.6152 Vertical 197.6719
# Start Clean Pass 1 of 2
# Routing 159 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 96 (Cross: 47, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 157 Successes 83 Failures 74 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 167 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 96 (Cross: 47, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 158 Successes 83 Failures 75 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  121|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   123|    89|  25|   30|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|   146|    91|  18|   20|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|   167|    70|  22|   17|    2|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|   166|    59|  27|   17|    1|    0|   0|  5|  0:00:00|  0:00:01|
# Route    |  5|   166|    71|  24|   17|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|   109|    63|  18|   19|    2|    0|   0| 27|  0:00:00|  0:00:01|
# Route    |  7|    92|    55|  19|   19|    3|    0|   0| 14|  0:00:01|  0:00:02|
# Route    |  8|    95|    63|  18|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  9|    92|    65|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 10|    82|    67|  19|   20|    3|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 11|   114|    71|  10|   18|    3|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 12|    84|    67|  10|   20|    3|    0|   0| 18|  0:00:00|  0:00:03|
# Route    | 13|    97|    58|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|    96|    68|   8|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|    80|    59|  10|   19|    3|    0|   0| 15|  0:00:01|  0:00:04|
# Route    | 16|    76|    58|  13|   20|    3|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 17|    99|    79|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|    72|    53|  11|   20|    3|    0|   0| 29|  0:00:00|  0:00:04|
# Route    | 19|    62|    64|  11|   21|    3|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 20|    82|    71|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|    79|    59|  19|   19|    3|    0|   0|  9|  0:00:00|  0:00:05|
# Route    | 22|    82|    66|  19|   20|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|    78|    65|  20|   20|    3|    0|   0|  3|  0:00:01|  0:00:06|
# Route    | 24|    78|    61|  18|   19|    3|    0|   0|  2|  0:00:00|  0:00:06|
# Route    | 25|    47|    49|  22|   24|    3|    0|   0| 30|  0:00:00|  0:00:06|
# Clean    | 26|    47|    49|  74|   24|    3|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|    47|    49|  75|   24|    3|    0|   0|   |  0:00:01|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 24
# Signal Layers 2 Power Layers 0
# Wire Junctions 44, at vias 2 Total Vias 3
# Percent Connected   33.88
# Manhattan Length 1424.6158 Horizontal 935.9085 Vertical 488.7073
# Routed Length 817.0575 Horizontal 433.2890 Vertical 414.4123
# Ratio Actual / Manhattan   0.5735
# Unconnected Length 634.2871 Horizontal 436.6152 Vertical 197.6719
# Smart Route: Executing 50 route passes.
# Current time = Fri Jan 27 11:20:09 2017
# 
#    VIA        TOP         BOTTOM    
# 
#    TOP  -------------  'VIA60-30-85'
# BOTTOM  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 24
# Signal Layers 2 Power Layers 0
# Wire Junctions 44, at vias 2 Total Vias 3
# Percent Connected   33.88
# Manhattan Length 1424.6158 Horizontal 935.9085 Vertical 488.7073
# Routed Length 817.0575 Horizontal 433.2890 Vertical 414.4123
# Ratio Actual / Manhattan   0.5735
# Unconnected Length 634.2871 Horizontal 436.6152 Vertical 197.6719
# Start Route Pass 1 of 50
# Routing 98 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 116 (Cross: 63, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 95 Successes 74 Failures 21 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Smart Route: Smart_route progressing normally after 26 passes.
# Start Route Pass 2 of 50
# Routing 115 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 163 (Cross: 102, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 113 Successes 95 Failures 18 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 50
# Smart Route: Smart_route progressing normally after 27 passes.
# Start Route Pass 3 of 50
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 167 (Cross: 103, Clear: 64, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 97 Successes 80 Failures 17 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 50
# Smart Route: Smart_route progressing normally after 28 passes.
# Start Route Pass 4 of 50
# Routing 114 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 162 (Cross: 101, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 113 Successes 96 Failures 17 Vias 3
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 50
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  121|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   123|    89|  25|   30|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|   146|    91|  18|   20|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|   167|    70|  22|   17|    2|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|   166|    59|  27|   17|    1|    0|   0|  5|  0:00:00|  0:00:01|
# Route    |  5|   166|    71|  24|   17|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|   109|    63|  18|   19|    2|    0|   0| 27|  0:00:00|  0:00:01|
# Route    |  7|    92|    55|  19|   19|    3|    0|   0| 14|  0:00:01|  0:00:02|
# Route    |  8|    95|    63|  18|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  9|    92|    65|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 10|    82|    67|  19|   20|    3|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 11|   114|    71|  10|   18|    3|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 12|    84|    67|  10|   20|    3|    0|   0| 18|  0:00:00|  0:00:03|
# Route    | 13|    97|    58|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|    96|    68|   8|   18|    3|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|    80|    59|  10|   19|    3|    0|   0| 15|  0:00:01|  0:00:04|
# Route    | 16|    76|    58|  13|   20|    3|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 17|    99|    79|   9|   18|    3|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|    72|    53|  11|   20|    3|    0|   0| 29|  0:00:00|  0:00:04|
# Route    | 19|    62|    64|  11|   21|    3|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 20|    82|    71|  19|   19|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|    79|    59|  19|   19|    3|    0|   0|  9|  0:00:00|  0:00:05|
# Route    | 22|    82|    66|  19|   20|    3|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|    78|    65|  20|   20|    3|    0|   0|  3|  0:00:01|  0:00:06|
# Route    | 24|    78|    61|  18|   19|    3|    0|   0|  2|  0:00:00|  0:00:06|
# Route    | 25|    47|    49|  22|   24|    3|    0|   0| 30|  0:00:00|  0:00:06|
# Clean    | 26|    47|    49|  74|   24|    3|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|    47|    49|  75|   24|    3|    0|   0|   |  0:00:01|  0:00:07|
# Route    | 28|    63|    53|  21|   21|    3|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 29|   102|    61|  18|   17|    3|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|   103|    64|  17|   17|    3|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 31|   101|    61|  17|   17|    3|    0|   0|  2|  0:00:01|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- H:/PROJET MODULES DE TRANSMISSION 868MHZ/SCHÉMA/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 121 Unroutes 17
# Signal Layers 2 Power Layers 0
# Wire Junctions 41, at vias 2 Total Vias 3
# Percent Connected   28.93
# Manhattan Length 1419.6779 Horizontal 932.9656 Vertical 486.7123
# Routed Length 983.2210 Horizontal 540.1259 Vertical 475.2248
# Ratio Actual / Manhattan   0.6926
# Unconnected Length 487.8674 Horizontal 328.9069 Vertical 158.9605
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaac06244.tmp
# Routing Written to File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaac06244.tmp
quit
