# Verilog-A-model-for-junctionless-transistor
JUNCTIONLESS TRANSISTOR VERILOG-A MODEL FOR CIRCUIT SIMULATION  WITH GATE LENGTH OF 20nm

download all the required file in one folder and in your spice netlist add
.HDL NFET.va
.HDL PFET.va
and then made circuit across it

