$comment
	File created using the following command:
		vcd file somador16.msim.vcd -direction
$end
$date
	Mon Mar 22 17:57:26 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module somador16_vlg_vec_tst $end
$var reg 16 ! in_portA [15:0] $end
$var reg 16 " in_portB [15:0] $end
$var wire 1 # out_port [15] $end
$var wire 1 $ out_port [14] $end
$var wire 1 % out_port [13] $end
$var wire 1 & out_port [12] $end
$var wire 1 ' out_port [11] $end
$var wire 1 ( out_port [10] $end
$var wire 1 ) out_port [9] $end
$var wire 1 * out_port [8] $end
$var wire 1 + out_port [7] $end
$var wire 1 , out_port [6] $end
$var wire 1 - out_port [5] $end
$var wire 1 . out_port [4] $end
$var wire 1 / out_port [3] $end
$var wire 1 0 out_port [2] $end
$var wire 1 1 out_port [1] $end
$var wire 1 2 out_port [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 out_port[0]~output_o $end
$var wire 1 : out_port[1]~output_o $end
$var wire 1 ; out_port[2]~output_o $end
$var wire 1 < out_port[3]~output_o $end
$var wire 1 = out_port[4]~output_o $end
$var wire 1 > out_port[5]~output_o $end
$var wire 1 ? out_port[6]~output_o $end
$var wire 1 @ out_port[7]~output_o $end
$var wire 1 A out_port[8]~output_o $end
$var wire 1 B out_port[9]~output_o $end
$var wire 1 C out_port[10]~output_o $end
$var wire 1 D out_port[11]~output_o $end
$var wire 1 E out_port[12]~output_o $end
$var wire 1 F out_port[13]~output_o $end
$var wire 1 G out_port[14]~output_o $end
$var wire 1 H out_port[15]~output_o $end
$var wire 1 I in_portB[0]~input_o $end
$var wire 1 J in_portA[0]~input_o $end
$var wire 1 K Add0~1_sumout $end
$var wire 1 L in_portB[1]~input_o $end
$var wire 1 M in_portA[1]~input_o $end
$var wire 1 N Add0~2 $end
$var wire 1 O Add0~5_sumout $end
$var wire 1 P in_portB[2]~input_o $end
$var wire 1 Q in_portA[2]~input_o $end
$var wire 1 R Add0~6 $end
$var wire 1 S Add0~9_sumout $end
$var wire 1 T in_portB[3]~input_o $end
$var wire 1 U in_portA[3]~input_o $end
$var wire 1 V Add0~10 $end
$var wire 1 W Add0~13_sumout $end
$var wire 1 X in_portB[4]~input_o $end
$var wire 1 Y in_portA[4]~input_o $end
$var wire 1 Z Add0~14 $end
$var wire 1 [ Add0~17_sumout $end
$var wire 1 \ in_portB[5]~input_o $end
$var wire 1 ] in_portA[5]~input_o $end
$var wire 1 ^ Add0~18 $end
$var wire 1 _ Add0~21_sumout $end
$var wire 1 ` in_portB[6]~input_o $end
$var wire 1 a in_portA[6]~input_o $end
$var wire 1 b Add0~22 $end
$var wire 1 c Add0~25_sumout $end
$var wire 1 d in_portB[7]~input_o $end
$var wire 1 e in_portA[7]~input_o $end
$var wire 1 f Add0~26 $end
$var wire 1 g Add0~29_sumout $end
$var wire 1 h in_portB[8]~input_o $end
$var wire 1 i in_portA[8]~input_o $end
$var wire 1 j Add0~30 $end
$var wire 1 k Add0~33_sumout $end
$var wire 1 l in_portB[9]~input_o $end
$var wire 1 m in_portA[9]~input_o $end
$var wire 1 n Add0~34 $end
$var wire 1 o Add0~37_sumout $end
$var wire 1 p in_portB[10]~input_o $end
$var wire 1 q in_portA[10]~input_o $end
$var wire 1 r Add0~38 $end
$var wire 1 s Add0~41_sumout $end
$var wire 1 t in_portB[11]~input_o $end
$var wire 1 u in_portA[11]~input_o $end
$var wire 1 v Add0~42 $end
$var wire 1 w Add0~45_sumout $end
$var wire 1 x in_portB[12]~input_o $end
$var wire 1 y in_portA[12]~input_o $end
$var wire 1 z Add0~46 $end
$var wire 1 { Add0~49_sumout $end
$var wire 1 | in_portB[13]~input_o $end
$var wire 1 } in_portA[13]~input_o $end
$var wire 1 ~ Add0~50 $end
$var wire 1 !! Add0~53_sumout $end
$var wire 1 "! in_portB[14]~input_o $end
$var wire 1 #! in_portA[14]~input_o $end
$var wire 1 $! Add0~54 $end
$var wire 1 %! Add0~57_sumout $end
$var wire 1 &! in_portB[15]~input_o $end
$var wire 1 '! in_portA[15]~input_o $end
$var wire 1 (! Add0~58 $end
$var wire 1 )! Add0~61_sumout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
12
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
03
14
x5
16
17
18
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
$end
#75000
b1 !
b11 "
b10 "
0I
1L
1J
1O
1:
11
#150000
b11 !
b10 !
b11 "
1I
0J
1M
1R
0O
0:
01
1S
1;
10
#225000
b111 "
b101 "
b11 !
b100 "
1J
0I
0L
1P
1V
0R
0S
1O
1:
0;
0V
00
11
1W
1S
1;
1<
1/
10
0W
0<
0/
#300000
b111 !
b101 !
b100 !
b101 "
1I
0J
0M
1Q
1V
0S
0O
0:
0;
00
01
1W
1<
1/
#375000
b111 "
b101 !
b110 "
1J
0I
1L
1O
1:
11
#450000
b111 !
b110 !
b111 "
1I
0J
1M
1R
0O
0:
01
1S
1;
10
#525000
b1111 "
b1011 "
b1001 "
b111 !
b1000 "
1J
0I
0L
0P
1T
1Z
0R
0W
0S
1O
1:
0;
0<
0V
0/
00
11
1[
1S
1;
1=
0Z
1.
10
1W
1<
1/
0[
0=
0.
#600000
b1111 !
b1011 !
b1001 !
b1000 !
b1001 "
1I
0J
0M
0Q
1U
1Z
0W
0S
0O
0:
0;
0<
0/
00
01
1[
1=
1.
#675000
b1011 "
b1001 !
b1010 "
1J
0I
1L
1O
1:
11
#750000
b1011 !
b1010 !
b1011 "
1I
0J
1M
1R
0O
0:
01
1S
1;
10
#825000
b1111 "
b1101 "
b1011 !
b1100 "
1J
0I
0L
1P
1V
0R
0S
1O
1:
0;
0V
00
11
1W
1S
1;
1<
1/
10
0W
0<
0/
#900000
b1111 !
b1101 !
b1100 !
b1101 "
1I
0J
0M
1Q
1V
0S
0O
0:
0;
00
01
1W
1<
1/
#975000
b1111 "
b1101 !
b1110 "
1J
0I
1L
1O
1:
11
#1000000
