// Seed: 3487530640
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = -1;
endmodule
module module_1;
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  reg id_4, id_5, id_6;
  initial
    if (~-1) release id_1.id_1;
    else id_4 <= 1;
  wor id_7 = 1;
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10
);
  wire id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
