Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 12 12:33:51 2023
| Host         : LAPTOP-LH7PR5N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_cpu_soc_top_timing_summary_routed.rpt -pb riscv_cpu_soc_top_timing_summary_routed.pb -rpx riscv_cpu_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_cpu_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7371)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48192)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7371)
---------------------------
 There are 7371 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48192)
----------------------------------------------------
 There are 48192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                48194          inf        0.000                      0                48194           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         48194 Endpoints
Min Delay         48194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.207ns  (logic 3.482ns (10.486%)  route 29.725ns (89.514%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.795    33.083    u_riscv_cpu/u_div/ex_reg_wdata_o[0]
    SLICE_X113Y76        LUT4 (Prop_lut4_I3_O)        0.124    33.207 r  u_riscv_cpu/u_div/regs[12][0]_i_1/O
                         net (fo=1, routed)           0.000    33.207    u_riscv_cpu/u_regs/regs_reg[12][31]_1[0]
    SLICE_X113Y76        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.999ns  (logic 3.510ns (10.636%)  route 29.489ns (89.364%))
  Logic Levels:           16  (FDRE=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.870    15.796    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124    15.920 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_3_3_i_5/O
                         net (fo=128, routed)         3.832    19.752    u_rom/_rom_reg_3328_3583_19_19/A4
    SLICE_X102Y136       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.586    20.338 r  u_rom/_rom_reg_3328_3583_19_19/RAMS64E_B/O
                         net (fo=1, routed)           0.000    20.338    u_rom/_rom_reg_3328_3583_19_19/OB
    SLICE_X102Y136       MUXF7 (Prop_muxf7_I0_O)      0.209    20.547 r  u_rom/_rom_reg_3328_3583_19_19/F7.A/O
                         net (fo=1, routed)           0.000    20.547    u_rom/_rom_reg_3328_3583_19_19/O1
    SLICE_X102Y136       MUXF8 (Prop_muxf8_I1_O)      0.088    20.635 r  u_rom/_rom_reg_3328_3583_19_19/F8/O
                         net (fo=1, routed)           1.016    21.651    u_rom/_rom_reg_3328_3583_19_19_n_0
    SLICE_X103Y131       LUT6 (Prop_lut6_I3_O)        0.319    21.970 r  u_rom/qout_r[19]_i_9__1/O
                         net (fo=2, routed)           0.000    21.970    u_rom/qout_r[19]_i_9__1_n_0
    SLICE_X103Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.187 r  u_rom/regs_reg[1][19]_i_31/O
                         net (fo=1, routed)           0.000    22.187    u_rom/regs_reg[1][19]_i_31_n_0
    SLICE_X103Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.281 r  u_rom/regs_reg[1][19]_i_17/O
                         net (fo=2, routed)           2.386    24.666    u_riscv_cpu/u_id_ex/op1_ff/data_o0[13]
    SLICE_X99Y94         LUT5 (Prop_lut5_I3_O)        0.316    24.982 r  u_riscv_cpu/u_id_ex/op1_ff/regs[1][19]_i_9/O
                         net (fo=4, routed)           1.637    26.620    u_riscv_cpu/u_id_ex/inst_ff/m0_data_o[19]
    SLICE_X91Y80         LUT6 (Prop_lut6_I5_O)        0.124    26.744 f  u_riscv_cpu/u_id_ex/inst_ff/regs[1][19]_i_4/O
                         net (fo=1, routed)           1.193    27.937    u_riscv_cpu/u_id_ex/inst_ff/regs[1][19]_i_4_n_0
    SLICE_X91Y63         LUT6 (Prop_lut6_I1_O)        0.124    28.061 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=37, routed)          2.126    30.187    u_riscv_cpu/u_if_id/inst_ff/ex_reg_wdata_o[15]
    SLICE_X111Y63        LUT6 (Prop_lut6_I3_O)        0.124    30.311 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[19]_i_1/O
                         net (fo=3, routed)           2.270    32.580    u_riscv_cpu/u_if_id/inst_ff/qout_r_reg[5]_0[16]
    SLICE_X89Y65         LUT4 (Prop_lut4_I2_O)        0.124    32.704 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[19]_i_1__2/O
                         net (fo=1, routed)           0.294    32.999    u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[19]_0
    SLICE_X89Y66         FDRE                                         r  u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.913ns  (logic 3.123ns (9.489%)  route 29.790ns (90.511%))
  Logic Levels:           16  (FDRE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.247     8.800    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.924 r  u_riscv_cpu/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=231, routed)         5.855    14.778    u_riscv_cpu/u_pc_reg/_ram_reg_0_255_0_0
    SLICE_X99Y130        LUT6 (Prop_lut6_I2_O)        0.124    14.902 r  u_riscv_cpu/u_pc_reg/_ram_reg_0_255_13_13_i_9/O
                         net (fo=128, routed)         3.559    18.461    u_ram/_ram_reg_768_1023_13_13/A0
    SLICE_X100Y147       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.585 r  u_ram/_ram_reg_768_1023_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.585    u_ram/_ram_reg_768_1023_13_13/OD
    SLICE_X100Y147       MUXF7 (Prop_muxf7_I0_O)      0.241    18.826 r  u_ram/_ram_reg_768_1023_13_13/F7.B/O
                         net (fo=1, routed)           0.000    18.826    u_ram/_ram_reg_768_1023_13_13/O0
    SLICE_X100Y147       MUXF8 (Prop_muxf8_I0_O)      0.098    18.924 r  u_ram/_ram_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           1.158    20.082    u_ram/_ram_reg_768_1023_13_13_n_0
    SLICE_X99Y143        LUT6 (Prop_lut6_I0_O)        0.319    20.401 r  u_ram/qout_r[13]_i_10__1/O
                         net (fo=1, routed)           0.000    20.401    u_ram/qout_r[13]_i_10__1_n_0
    SLICE_X99Y143        MUXF7 (Prop_muxf7_I0_O)      0.238    20.639 r  u_ram/qout_r_reg[13]_i_4__1/O
                         net (fo=2, routed)           0.942    21.581    u_ram/qout_r_reg[13]_i_4__1_n_0
    SLICE_X101Y143       LUT6 (Prop_lut6_I1_O)        0.298    21.879 r  u_ram/qout_r[13]_i_2__2/O
                         net (fo=3, routed)           2.607    24.486    u_riscv_cpu/u_id_ex/op1_ff/regs[1][5]_i_5_2
    SLICE_X103Y101       LUT5 (Prop_lut5_I3_O)        0.124    24.610 r  u_riscv_cpu/u_id_ex/op1_ff/regs[1][5]_i_16/O
                         net (fo=1, routed)           1.794    26.405    u_riscv_cpu/u_id_ex/op1_ff/regs[1][5]_i_16_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.529 r  u_riscv_cpu/u_id_ex/op1_ff/regs[1][5]_i_5/O
                         net (fo=1, routed)           1.615    28.143    u_riscv_cpu/u_id_ex/inst_ff/regs_reg[4][5]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    28.267 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][5]_i_2/O
                         net (fo=34, routed)          2.631    30.898    u_riscv_cpu/u_if_id/inst_ff/ex_reg_wdata_o[5]
    SLICE_X102Y49        LUT6 (Prop_lut6_I4_O)        0.124    31.022 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[5]_i_1/O
                         net (fo=3, routed)           1.247    32.269    u_riscv_cpu/u_if_id/inst_ff/qout_r_reg[5]_0[3]
    SLICE_X91Y62         LUT4 (Prop_lut4_I2_O)        0.124    32.393 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[5]_i_1__2/O
                         net (fo=1, routed)           0.519    32.913    u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]_0
    SLICE_X91Y63         FDRE                                         r  u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.891ns  (logic 3.482ns (10.587%)  route 29.409ns (89.413%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.479    32.767    u_riscv_cpu/u_div/ex_reg_wdata_o[0]
    SLICE_X113Y76        LUT4 (Prop_lut4_I3_O)        0.124    32.891 r  u_riscv_cpu/u_div/regs[13][0]_i_1/O
                         net (fo=1, routed)           0.000    32.891    u_riscv_cpu/u_regs/regs_reg[13][31]_1[0]
    SLICE_X113Y76        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[15][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.805ns  (logic 3.482ns (10.614%)  route 29.323ns (89.386%))
  Logic Levels:           17  (FDRE=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.393    32.681    u_riscv_cpu/u_div/ex_reg_wdata_o[0]
    SLICE_X113Y76        LUT4 (Prop_lut4_I3_O)        0.124    32.805 r  u_riscv_cpu/u_div/regs[15][0]_i_1/O
                         net (fo=1, routed)           0.000    32.805    u_riscv_cpu/u_regs/regs_reg[15][31]_2[0]
    SLICE_X113Y76        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[27][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.751ns  (logic 3.512ns (10.723%)  route 29.239ns (89.277%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.309    32.597    u_riscv_cpu/u_id_ex/inst_ff/result_o_reg[0]
    SLICE_X113Y72        LUT3 (Prop_lut3_I0_O)        0.154    32.751 r  u_riscv_cpu/u_id_ex/inst_ff/regs[27][0]_i_1/O
                         net (fo=1, routed)           0.000    32.751    u_riscv_cpu/u_regs/regs_reg[27][31]_2[0]
    SLICE_X113Y72        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[26][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.721ns  (logic 3.482ns (10.642%)  route 29.239ns (89.358%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.309    32.597    u_riscv_cpu/u_id_ex/inst_ff/result_o_reg[0]
    SLICE_X113Y72        LUT3 (Prop_lut3_I0_O)        0.124    32.721 r  u_riscv_cpu/u_id_ex/inst_ff/regs[26][0]_i_1/O
                         net (fo=1, routed)           0.000    32.721    u_riscv_cpu/u_regs/regs_reg[26][31]_1[0]
    SLICE_X113Y72        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.585ns  (logic 10.148ns (31.143%)  route 22.437ns (68.857%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         8.962     9.418    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X90Y46         LUT5 (Prop_lut5_I3_O)        0.124     9.542 r  u_riscv_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          1.618    11.160    u_riscv_cpu/u_id_ex/reg1_rdata_ff/mul_temp__1
    SLICE_X91Y50         LUT3 (Prop_lut3_I1_O)        0.124    11.284 r  u_riscv_cpu/u_id_ex/reg1_rdata_ff/mul_temp__1_i_1/O
                         net (fo=2, routed)           1.156    12.439    u_riscv_cpu/u_ex/mul_op1[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    16.475 r  u_riscv_cpu/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.477    u_riscv_cpu/u_ex/mul_temp__1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.995 r  u_riscv_cpu/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.210    19.205    u_riscv_cpu/u_ex/mul_temp__2_n_101
    SLICE_X93Y50         LUT2 (Prop_lut2_I0_O)        0.124    19.329 r  u_riscv_cpu/u_ex/regs[1][22]_i_38/O
                         net (fo=1, routed)           0.000    19.329    u_riscv_cpu/u_ex/regs[1][22]_i_38_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.879 r  u_riscv_cpu/u_ex/regs_reg[1][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.879    u_riscv_cpu/u_ex/regs_reg[1][22]_i_23_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  u_riscv_cpu/u_ex/regs_reg[1][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.993    u_riscv_cpu/u_ex/regs_reg[1][27]_i_20_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  u_riscv_cpu/u_ex/regs_reg[1][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.107    u_riscv_cpu/u_ex/regs_reg[1][30]_i_27_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  u_riscv_cpu/u_ex/regs_reg[1][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.221    u_riscv_cpu/u_ex/regs_reg[1][3]_i_18_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  u_riscv_cpu/u_ex/regs_reg[1][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.335    u_riscv_cpu/u_ex/regs_reg[1][6]_i_12_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  u_riscv_cpu/u_ex/regs_reg[1][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.449    u_riscv_cpu/u_ex/regs_reg[1][11]_i_14_n_0
    SLICE_X93Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  u_riscv_cpu/u_ex/regs_reg[1][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.563    u_riscv_cpu/u_ex/regs_reg[1][15]_i_19_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  u_riscv_cpu/u_ex/regs_reg[1][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.677    u_riscv_cpu/u_ex/regs_reg[1][19]_i_22_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  u_riscv_cpu/u_ex/regs_reg[1][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.791    u_riscv_cpu/u_ex/regs_reg[1][22]_i_25_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.125 f  u_riscv_cpu/u_ex/regs_reg[1][26]_i_17/O[1]
                         net (fo=2, routed)           0.815    21.940    u_riscv_cpu/u_ex/mul_temp__2_9[1]
    SLICE_X92Y59         LUT1 (Prop_lut1_I0_O)        0.303    22.243 r  u_riscv_cpu/u_ex/regs[1][27]_i_45/O
                         net (fo=1, routed)           0.000    22.243    u_riscv_cpu/u_ex/regs[1][27]_i_45_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.776 r  u_riscv_cpu/u_ex/regs_reg[1][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.776    u_riscv_cpu/u_ex/regs_reg[1][27]_i_22_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.995 r  u_riscv_cpu/u_ex/regs_reg[1][30]_i_25/O[0]
                         net (fo=1, routed)           0.665    23.659    u_riscv_cpu/u_id_ex/inst_ff/p_16_in[28]
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.295    23.954 f  u_riscv_cpu/u_id_ex/inst_ff/regs[1][28]_i_16/O
                         net (fo=1, routed)           1.091    25.046    u_riscv_cpu/u_id_ex/inst_ff/regs[1][28]_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.170 f  u_riscv_cpu/u_id_ex/inst_ff/regs[1][28]_i_8/O
                         net (fo=1, routed)           1.276    26.446    u_riscv_cpu/u_id_ex/op1_ff/regs[1][28]_i_2_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.124    26.570 f  u_riscv_cpu/u_id_ex/op1_ff/regs[1][28]_i_3/O
                         net (fo=1, routed)           1.097    27.667    u_riscv_cpu/u_id_ex/inst_ff/regs_reg[6][28]
    SLICE_X87Y75         LUT6 (Prop_lut6_I0_O)        0.124    27.791 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][28]_i_2/O
                         net (fo=37, routed)          2.131    29.922    u_riscv_cpu/u_if_id/inst_ff/ex_reg_wdata_o[24]
    SLICE_X110Y75        LUT6 (Prop_lut6_I4_O)        0.124    30.046 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[28]_i_1/O
                         net (fo=3, routed)           1.756    31.802    u_riscv_cpu/u_if_id/inst_ff/qout_r_reg[5]_0[25]
    SLICE_X89Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.926 r  u_riscv_cpu/u_if_id/inst_ff/qout_r[28]_i_1__2/O
                         net (fo=1, routed)           0.659    32.585    u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[28]_0
    SLICE_X88Y76         FDRE                                         r  u_riscv_cpu/u_id_ex/op1_jump_ff/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[25][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.574ns  (logic 3.510ns (10.775%)  route 29.064ns (89.225%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.134    32.422    u_riscv_cpu/u_id_ex/inst_ff/result_o_reg[0]
    SLICE_X113Y68        LUT3 (Prop_lut3_I0_O)        0.152    32.574 r  u_riscv_cpu/u_id_ex/inst_ff/regs[25][0]_i_1/O
                         net (fo=1, routed)           0.000    32.574    u_riscv_cpu/u_regs/regs_reg[25][31]_1[0]
    SLICE_X113Y68        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.546ns  (logic 3.482ns (10.699%)  route 29.064ns (89.301%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE                         0.000     0.000 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]/Q
                         net (fo=257, routed)         4.636     5.092    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[13]_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.154     5.246 f  u_riscv_cpu/u_id_ex/inst_ff/pc_o[31]_i_6/O
                         net (fo=17, routed)          1.979     7.225    u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_13
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.327     7.552 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_29/O
                         net (fo=6, routed)           1.249     8.802    u_riscv_cpu/u_id_ex/op1_ff/int_assert_o_reg_1
    SLICE_X83Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  u_riscv_cpu/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=236, routed)         6.332    15.258    u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0
    SLICE_X105Y121       LUT6 (Prop_lut6_I2_O)        0.124    15.382 r  u_riscv_cpu/u_pc_reg/_rom_reg_0_255_0_0_i_9/O
                         net (fo=128, routed)         4.637    20.018    u_rom/_rom_reg_3328_3583_0_0/A1
    SLICE_X108Y135       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    20.142 r  u_rom/_rom_reg_3328_3583_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.142    u_rom/_rom_reg_3328_3583_0_0/OD
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I0_O)      0.241    20.383 r  u_rom/_rom_reg_3328_3583_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.383    u_rom/_rom_reg_3328_3583_0_0/O0
    SLICE_X108Y135       MUXF8 (Prop_muxf8_I0_O)      0.098    20.481 r  u_rom/_rom_reg_3328_3583_0_0/F8/O
                         net (fo=1, routed)           1.328    21.809    u_rom/_rom_reg_3328_3583_0_0_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.319    22.128 r  u_rom/qout_r[0]_i_10__1/O
                         net (fo=2, routed)           0.000    22.128    u_rom/qout_r[0]_i_10__1_n_0
    SLICE_X109Y131       MUXF7 (Prop_muxf7_I1_O)      0.217    22.345 r  u_rom/_rom_reg_0_255_0_0_i_65/O
                         net (fo=1, routed)           0.000    22.345    u_rom/_rom_reg_0_255_0_0_i_65_n_0
    SLICE_X109Y131       MUXF8 (Prop_muxf8_I1_O)      0.094    22.439 r  u_rom/_rom_reg_0_255_0_0_i_46/O
                         net (fo=2, routed)           1.270    23.709    u_riscv_cpu/u_id_ex/op1_ff/data_o0[0]
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.316    24.025 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26/O
                         net (fo=2, routed)           2.493    26.518    u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_26_n_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.642 r  u_riscv_cpu/u_id_ex/op1_ff/qout_r[0]_i_21/O
                         net (fo=1, routed)           1.816    28.458    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.582 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0/O
                         net (fo=1, routed)           0.000    28.582    u_riscv_cpu/u_id_ex/inst_ff/qout_r[0]_i_9__0_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.799 r  u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4/O
                         net (fo=3, routed)           1.190    29.989    u_riscv_cpu/u_id_ex/inst_ff/qout_r_reg[0]_i_4_n_0
    SLICE_X94Y64         LUT5 (Prop_lut5_I0_O)        0.299    30.288 r  u_riscv_cpu/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=32, routed)          2.134    32.422    u_riscv_cpu/u_id_ex/inst_ff/result_o_reg[0]
    SLICE_X113Y68        LUT3 (Prop_lut3_I0_O)        0.124    32.546 r  u_riscv_cpu/u_id_ex/inst_ff/regs[16][0]_i_1/O
                         net (fo=1, routed)           0.000    32.546    u_riscv_cpu/u_regs/regs_reg[16][31]_1[0]
    SLICE_X113Y68        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[16][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][31]/C
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][31]/Q
                         net (fo=3, routed)           0.067     0.208    u_riscv_cpu/u_regs/D[31]
    SLICE_X113Y84        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][20]/C
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][20]/Q
                         net (fo=3, routed)           0.068     0.209    u_riscv_cpu/u_regs/D[20]
    SLICE_X105Y65        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][8]/C
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][8]/Q
                         net (fo=3, routed)           0.069     0.210    u_riscv_cpu/u_regs/D[8]
    SLICE_X110Y50        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][0]/C
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][0]/Q
                         net (fo=3, routed)           0.078     0.219    u_riscv_cpu/u_regs/D[0]
    SLICE_X113Y69        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][13]/C
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][13]/Q
                         net (fo=3, routed)           0.078     0.219    u_riscv_cpu/u_regs/D[13]
    SLICE_X101Y57        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][14]/C
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][14]/Q
                         net (fo=3, routed)           0.078     0.219    u_riscv_cpu/u_regs/D[14]
    SLICE_X103Y54        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][21]/C
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][21]/Q
                         net (fo=3, routed)           0.078     0.219    u_riscv_cpu/u_regs/D[21]
    SLICE_X109Y67        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][27]/C
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][27]/Q
                         net (fo=3, routed)           0.078     0.219    u_riscv_cpu/u_regs/D[27]
    SLICE_X107Y84        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][11]/C
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][11]/Q
                         net (fo=3, routed)           0.079     0.220    u_riscv_cpu/u_regs/D[11]
    SLICE_X109Y53        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_riscv_cpu/u_regs/regs_reg[0][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_riscv_cpu/u_regs/regs_reg[0][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE                         0.000     0.000 r  u_riscv_cpu/u_regs/regs_reg[0][26]/C
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_riscv_cpu/u_regs/regs_reg[0][26]/Q
                         net (fo=3, routed)           0.079     0.220    u_riscv_cpu/u_regs/D[26]
    SLICE_X113Y78        FDRE                                         r  u_riscv_cpu/u_regs/regs_reg[0][26]/D
  -------------------------------------------------------------------    -------------------





