vhdl xil_defaultlib  \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../Pong.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_Top_0_0/sim/design_1_Top_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
