module div(input[31:0]A,B, output[63:0]C);
	wire[31:0]Q,M;
	assign Q = A;
	assign B = M;
	reg[32:0]a;
	reg[63:0]AQ;
	reg[32:0]tcM;
	
	if(Q[31] == 1){
		tcM[31:0] = ~M;
	}
	
	
	