Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Mon Feb 20 15:37:10 2017
| Host             : GILAMONSTER running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.829  |
| Dynamic (W)              | 1.694  |
| Device Static (W)        | 0.136  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.9   |
| Junction Temperature (C) | 46.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |     0.007 |     4616 |       --- |             --- |
|   LUT as Logic |     0.007 |     3347 |     17600 |           19.02 |
|   CARRY4       |    <0.001 |      222 |      4400 |            5.05 |
|   Register     |    <0.001 |      234 |     35200 |            0.66 |
|   F7/F8 Muxes  |    <0.001 |        1 |     17600 |           <0.01 |
|   Others       |     0.000 |      185 |       --- |             --- |
| Signals        |     0.009 |     4453 |       --- |             --- |
| MMCM           |     0.116 |        1 |         2 |           50.00 |
| DSPs           |    <0.001 |        8 |        80 |           10.00 |
| I/O            |     0.002 |        9 |       100 |            9.00 |
| PS7            |     1.556 |        1 |       --- |             --- |
| Static Power   |     0.136 |          |           |                 |
| Total          |     1.829 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.020 |      0.007 |
| Vccaux    |       1.800 |     0.076 |       0.064 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            40.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            10.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| system_wrapper                          |     1.694 |
|   system_i                              |     1.694 |
|     affine_rotation_generator_0         |     0.001 |
|       U0                                |     0.001 |
|     affine_transform_0                  |     0.015 |
|       U0                                |     0.015 |
|         affine_block_i                  |     0.015 |
|           ieee754_fp_adder_subtractor_0 |     0.003 |
|             U0                          |     0.003 |
|           ieee754_fp_adder_subtractor_1 |     0.003 |
|             U0                          |     0.003 |
|           ieee754_fp_multiplier_0       |     0.003 |
|             U0                          |     0.002 |
|           ieee754_fp_multiplier_1       |     0.002 |
|             U0                          |     0.002 |
|           ieee754_fp_multiplier_2       |     0.003 |
|             U0                          |     0.003 |
|           ieee754_fp_multiplier_3       |    <0.001 |
|             U0                          |    <0.001 |
|           ieee754_fp_to_uint_0          |    <0.001 |
|             U0                          |    <0.001 |
|           ieee754_fp_to_uint_1          |    <0.001 |
|             U0                          |    <0.001 |
|           uint_to_ieee754_fp_0          |    <0.001 |
|             U0                          |    <0.001 |
|           uint_to_ieee754_fp_1          |    <0.001 |
|             U0                          |    <0.001 |
|     clk_wiz_0                           |     0.116 |
|       inst                              |     0.116 |
|     inverter_0                          |    <0.001 |
|     processing_system7_0                |     1.557 |
|       inst                              |     1.557 |
|     vga_color_test_0                    |    <0.001 |
|       U0                                |    <0.001 |
|     vga_sync_0                          |    <0.001 |
|       U0                                |    <0.001 |
|     zybo_hdmi_0                         |     0.004 |
|       U0                                |     0.004 |
|         DVID                            |     0.002 |
|           TMDS_encoder_BLUE             |    <0.001 |
|           TMDS_encoder_GREEN            |    <0.001 |
|           TMDS_encoder_RED              |    <0.001 |
+-----------------------------------------+-----------+


