
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.254 ; gain = 159.793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13732
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.332 ; gain = 338.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CNN' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_out_Dense_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_out_Dense_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_out_Dense_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_out_Dense_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutConv0_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutConv0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutConv0_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutConv0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutConv1_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutConv1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutConv1_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutConv1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPool0_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPool0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPool0_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPool0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv5_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv5_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv5_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv5_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv6_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv6_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv6_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv6_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPadConv7_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv7_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPadConv7_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPadConv7_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutPool3_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPool3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutPool3_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutPool3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_OutDense0_RAM_AUTO_1R1W' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutDense0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNN_OutDense0_RAM_AUTO_1R1W' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_OutDense0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pad_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_flow_control_loop_pipe_sequential_init' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'CNN_flow_control_loop_pipe_sequential_init' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pad_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_16s_16s_24_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_16s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_16s_16s_24_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_16s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_16s_16s_24ns_24_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_16s_16s_24ns_24_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_3ns_10ns_10_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_3ns_10ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_3ns_10ns_10_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_3ns_10ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_3ns_9ns_9_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_3ns_9ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_3ns_9ns_9_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_3ns_9ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_4ns_8ns_8ns_11_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_4ns_8ns_8ns_11_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_4ns_7ns_7ns_10_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_4ns_7ns_7ns_10_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_5ns_7ns_7ns_11_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_5ns_7ns_7ns_11_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_5ns_6ns_6ns_10_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_5ns_6ns_6ns_10_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_6ns_6ns_6ns_11_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_6ns_6ns_6ns_11_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_urem_5ns_5ns_4_9_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'CNN_urem_5ns_5ns_4_9_1_divider' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CNN_urem_5ns_5ns_4_9_1_divider' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CNN_urem_5ns_5ns_4_9_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_5ns_7ns_11_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_5ns_7ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_5ns_7ns_11_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_5ns_7ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_93_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_16s_18ns_34_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_18ns_34_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_16s_18ns_34_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_18ns_34_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_VITIS_LOOP_93_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_a_Dense_0' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_16s_12s_24_1_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_12s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_16s_12s_24_1_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mul_16s_12s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_16s_12s_24ns_24_4_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_16s_12s_24ns_24_4_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_a_Dense_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_for_a_Dense_1' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_for_a_Dense_1' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_CNN_Pipeline_loop_detect' [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_detect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_CNN_Pipeline_loop_detect' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_loop_detect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_586_pp0_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v:360]
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_urem_5ns_5ns_4_9_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutDense0_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPool3_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutConv1_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv7_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutConv0_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv6_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPool0_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv5_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CNN_out_Dense_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.254 ; gain = 531.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2979.176 ; gain = 549.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2979.176 ; gain = 549.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.992 . Memory (MB): peak = 2979.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/CNN_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3105.398 ; gain = 0.035
Finished Parsing XDC File [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/CNN_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3105.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 3105.398 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 3105.398 ; gain = 675.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3105.398 ; gain = 675.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3105.398 ; gain = 675.531
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].dividend_tmp_reg[5]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_urem_5ns_5ns_4_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_586_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v:354]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_586_reg' and it is trimmed from '6' to '5' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v:353]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "CNN_out_Dense_RAM_AUTO_1R1W:/ram_reg" of size (depth=5 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutConv0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutConv1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPool0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W:/ram0_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv5_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv6_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "CNN_OutPadConv7_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "CNN_OutPool3_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_OutDense0_RAM_AUTO_1R1W:/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3105.398 ; gain = 675.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 9     
	   2 Input   16 Bit       Adders := 10    
	   5 Input   16 Bit       Adders := 2     
	  10 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 50    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 83    
	   3 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 89    
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 68    
	   2 Input    8 Bit       Adders := 37    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 15    
	   3 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 15    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               77 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               24 Bit    Registers := 52    
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 181   
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 283   
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 55    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 388   
+---RAMs : 
	              22K Bit	(1408 X 16 bit)          RAMs := 1     
	              21K Bit	(1344 X 16 bit)          RAMs := 1     
	              20K Bit	(1280 X 16 bit)          RAMs := 8     
	              20K Bit	(1296 X 16 bit)          RAMs := 1     
	              20K Bit	(1312 X 16 bit)          RAMs := 1     
	              11K Bit	(704 X 16 bit)          RAMs := 1     
	              10K Bit	(640 X 16 bit)          RAMs := 3     
	              10K Bit	(656 X 16 bit)          RAMs := 1     
	              10K Bit	(672 X 16 bit)          RAMs := 1     
	               5K Bit	(324 X 16 bit)          RAMs := 1     
	             1024 Bit	(64 X 16 bit)          RAMs := 10    
	              384 Bit	(32 X 12 bit)          RAMs := 1     
	              320 Bit	(20 X 16 bit)          RAMs := 1     
	               80 Bit	(5 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   77 Bit        Muxes := 1     
	  78 Input   77 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	  22 Input   21 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  18 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 88    
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 9     
	  16 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 297   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
DSP Report: Generating DSP tmp_9_reg_750_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_9_reg_750_reg is absorbed into DSP tmp_9_reg_750_reg.
DSP Report: operator mul_16s_16s_24_1_1_U3/tmp_product is absorbed into DSP tmp_9_reg_750_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U4/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U5/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U6/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U7/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:33]
DSP Report: Generating DSP tmp_17_reg_1914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_1914_reg is absorbed into DSP tmp_17_reg_1914_reg.
DSP Report: operator mul_16s_16s_24_1_1_U17/tmp_product is absorbed into DSP tmp_17_reg_1914_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U18/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U19/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U21/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U23/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U25/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U20/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U27/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U28/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U24/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U29/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U30/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U22/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U31/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U32/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U26/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U33/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U34/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U35/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U36/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [f:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a7c0/hdl/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v:34]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_45_reg_1952_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_523_reg is absorbed into DSP tmp_45_reg_1952_reg.
DSP Report: register tmp_45_reg_1952_reg is absorbed into DSP tmp_45_reg_1952_reg.
DSP Report: operator mul_16s_16s_24_1_1_U46/tmp_product is absorbed into DSP tmp_45_reg_1952_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U47/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U48/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U50/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U51/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U49/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U52/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U53/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U54/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U55/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U56/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U57/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U58/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U59/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U60/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U61/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U62/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U63/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U64/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U65/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0xa4)')')'.
DSP Report: register mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_4ns_8ns_8ns_11_4_1_U69/CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_s_reg_3514_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_921_reg is absorbed into DSP tmp_s_reg_3514_reg.
DSP Report: register tmp_s_reg_3514_reg is absorbed into DSP tmp_s_reg_3514_reg.
DSP Report: operator mul_16s_16s_24_1_1_U73/tmp_product is absorbed into DSP tmp_s_reg_3514_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U74/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U75/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U77/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U78/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U76/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U79/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U80/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U81/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U82/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U83/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U84/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U85/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U86/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U87/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U88/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U89/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U90/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U91/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U93/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U95/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U96/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U97/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U98/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U99/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U100/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U101/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U102/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U103/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U105/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U106/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U107/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U108/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U109/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U110/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U111/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U112/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x54)')')'.
DSP Report: register mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_4ns_7ns_7ns_10_4_1_U118/CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP tmp_s_reg_3521_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_925_reg is absorbed into DSP tmp_s_reg_3521_reg.
DSP Report: register tmp_s_reg_3521_reg is absorbed into DSP tmp_s_reg_3521_reg.
DSP Report: operator mul_16s_16s_24_1_1_U122/tmp_product is absorbed into DSP tmp_s_reg_3521_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U123/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U124/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U126/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U127/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U125/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U128/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U129/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U130/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U131/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U132/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U133/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U134/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U135/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U136/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x54)')')'.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U165/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x54)')')'.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_5ns_7ns_7ns_11_4_1_U169/CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x2c)')')'.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U176/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x2c)')')'.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_5ns_6ns_6ns_10_4_1_U180/CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x2c)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U185/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x2c)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_11_4_1_U189/CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_18ns_34_1_1_U209/tmp_product, operation Mode is: (A:0x1999a)*B.
DSP Report: operator mul_16s_18ns_34_1_1_U209/tmp_product is absorbed into DSP mul_16s_18ns_34_1_1_U209/tmp_product.
DSP Report: Generating DSP tmp_s_reg_2364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_2364_reg is absorbed into DSP tmp_s_reg_2364_reg.
DSP Report: operator mul_16s_12s_24_1_1_U222/tmp_product is absorbed into DSP tmp_s_reg_2364_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U223/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U224/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U225/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U226/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U227/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U228/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U229/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U230/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U231/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U232/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U233/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U234/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U235/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U236/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U237/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U238/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U239/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U240/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U241/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U242/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U243/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U244/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U245/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U246/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U247/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U248/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U249/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U250/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U251/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U252/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_12s_24ns_24_4_1_U253/CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP tmp_s_reg_1519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_1519_reg is absorbed into DSP tmp_s_reg_1519_reg.
DSP Report: operator mul_16s_16s_24_1_1_U290/tmp_product is absorbed into DSP tmp_s_reg_1519_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U291/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U292/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U293/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U294/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U295/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U296/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U297/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U298/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U299/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U300/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U301/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U302/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U303/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U304/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U305/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U306/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U307/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U308/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U309/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/out_Dense_U/ram_reg" of size (depth=5 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_1_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_2_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_3_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_4_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_5_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_6_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_7_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_8_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_9_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutGlobalAverPool1D_U/ram_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutDense0_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/OutPadConv0_U/ram0_reg") is too shallow (depth = 324) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv0_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv0_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv0_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutPadConv1_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv1_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv1_U/ram_reg"
RAM ("inst/OutPool0_U/ram_reg") is too shallow (depth = 640) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPool0_U/ram_reg"
RAM ("inst/OutPadConv2_U/ram0_reg") is too shallow (depth = 656) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv2_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutPadConv3_U/ram0_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv3_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv3_U/ram_reg"
RAM ("inst/OutPool1_U/ram_reg") is too shallow (depth = 640) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPool1_U/ram_reg"
RAM ("inst/OutPadConv4_U/ram0_reg") is too shallow (depth = 672) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv4_U/ram0_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutPadConv5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv5_U/ram_reg"
RAM ("inst/OutPool2_U/ram_reg") is too shallow (depth = 640) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPool2_U/ram_reg"
RAM ("inst/OutPadConv6_U/ram_reg") is too shallow (depth = 704) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutPadConv7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutPadConv7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/OutConv7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/OutConv7_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/out_Dense_U/ram_reg" of size (depth=5 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_1_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_2_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_3_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_4_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_5_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_6_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_7_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_8_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutPool3_9_U/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutGlobalAverPool1D_U/ram_reg" of size (depth=32 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/OutDense0_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 3105.398 ; gain = 675.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | OutPadConv0_U/ram0_reg | 324 x 16(READ_FIRST)   | W | R | 324 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv0_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv1_U/ram0_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutConv1_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool0_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv2_U/ram0_reg | 656 x 16(READ_FIRST)   | W | R | 656 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv2_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv3_U/ram0_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutConv3_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool1_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv4_U/ram0_reg | 672 x 16(READ_FIRST)   | W | R | 672 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv4_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv5_U/ram_reg  | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutConv5_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool2_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv6_U/ram_reg  | 704 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutConv6_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv7_U/ram_reg  | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutConv7_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------+-----------+----------------------+----------------+
|inst        | out_Dense_U/ram_reg           | Implied   | 8 x 16               | RAM16X1S x 16  | 
|inst        | OutPool3_U/ram_reg            | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_1_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_2_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_3_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_4_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_5_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_6_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_7_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_8_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_9_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutGlobalAverPool1D_U/ram_reg | Implied   | 32 x 12              | RAM32X1D x 12  | 
|inst        | OutDense0_U/ram_reg           | Implied   | 32 x 16              | RAM16X1D x 32  | 
+------------+-------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (A*B)'                | 16     | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (A*B)'                | 16     | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (A2*B)'               | 16     | 16     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1       | (C'+(A2*(B:0xa4)')')' | 11     | 11     | 9      | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (A2*B)'               | 16     | 16     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2       | (C'+(A2*(B:0x54)')')' | 10     | 10     | 8      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (A2*B)'               | 16     | 16     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')'       | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3       | (C'+(A2*(B:0x54)')')' | 11     | 11     | 8      | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3       | (C+(A2*(B:0x54)')')'  | 11     | 11     | 8      | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4       | (C'+(A2*(B:0x2c)')')' | 10     | 10     | 7      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4       | (C+(A2*(B:0x2c)')')'  | 10     | 10     | 7      | -      | 10     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5       | (C'+(A2*(B:0x2c)')')' | 11     | 11     | 7      | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5       | (C+(A2*(B:0x2c)')')'  | 11     | 11     | 7      | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_mul_16s_18ns_34_1_1                         | (A:0x1999a)*B         | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (A*B)'                | 16     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A2*B2)')'         | 17     | 13     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A2*B2)')'         | 17     | 13     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B2)')'        | 17     | 13     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (A*B)'                | 16     | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A2*B2)')'         | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B2)')'        | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:19 . Memory (MB): peak = 3527.465 ; gain = 1097.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:33 . Memory (MB): peak = 3658.445 ; gain = 1228.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | OutPadConv0_U/ram0_reg | 324 x 16(READ_FIRST)   | W | R | 324 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv0_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv1_U/ram0_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutConv1_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool0_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv2_U/ram0_reg | 656 x 16(READ_FIRST)   | W | R | 656 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv2_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv3_U/ram0_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutConv3_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool1_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv4_U/ram0_reg | 672 x 16(READ_FIRST)   | W | R | 672 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | OutConv4_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv5_U/ram_reg  | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutConv5_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst        | OutPool2_U/ram_reg     | 640 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutPadConv6_U/ram_reg  | 704 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | OutConv6_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutPadConv7_U/ram_reg  | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst        | OutConv7_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------+-----------+----------------------+----------------+
|inst        | out_Dense_U/ram_reg           | Implied   | 8 x 16               | RAM16X1S x 16  | 
|inst        | OutPool3_U/ram_reg            | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_1_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_2_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_3_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_4_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_5_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_6_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_7_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_8_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutPool3_9_U/ram_reg          | Implied   | 64 x 16              | RAM64X1D x 16  | 
|inst        | OutGlobalAverPool1D_U/ram_reg | Implied   | 32 x 12              | RAM32X1D x 12  | 
|inst        | OutDense0_U/ram_reg           | Implied   | 32 x 16              | RAM16X1D x 32  | 
+------------+-------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv0_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv0_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv1_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv1_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPool0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv2_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv2_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv3_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv3_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPool1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv4_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv4_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPool2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutPadConv7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/OutConv7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:48 . Memory (MB): peak = 3805.574 ; gain = 1375.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:03:04 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:03:04 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:08 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:08 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CNN         | grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774/icmp_ln86_reg_337_pp0_iter2_reg_reg[0]                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794/icmp_ln112_reg_335_pp0_iter2_reg_reg[0]                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808/icmp_ln138_reg_337_pp0_iter2_reg_reg[0]                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/select_ln145_1_reg_808_pp0_iter6_reg_reg[4]                             | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/add_ln155_1_reg_823_pp0_iter8_reg_reg[10]                               | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/add_ln155_1_reg_823_pp0_iter8_reg_reg[2]                                | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/icmp_ln150_1_reg_804_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/icmp_ln152_1_reg_800_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/or_ln147_reg_777_pp0_iter7_reg_reg[0]                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/ap_loop_exit_ready_pp0_iter8_reg_reg                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828/icmp_ln164_reg_335_pp0_iter2_reg_reg[0]                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/select_ln171_1_reg_848_pp0_iter6_reg_reg[5]                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/select_ln176_reg_825_pp0_iter4_reg_reg[4]                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/select_ln173_1_reg_853_pp0_iter6_reg_reg[5]                             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/add_ln181_1_reg_896_pp0_iter8_reg_reg[1]                                | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/icmp_ln176_1_reg_844_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/icmp_ln178_1_reg_840_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/or_ln173_reg_813_pp0_iter7_reg_reg[0]                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/ap_loop_exit_ready_pp0_iter8_reg_reg                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/empty_158_reg_835_pp0_iter4_reg_reg[0]                                  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842/icmp_ln190_reg_333_pp0_iter2_reg_reg[0]                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/select_ln197_1_reg_842_pp0_iter6_reg_reg[5]                             | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/add_ln207_1_reg_857_pp0_iter8_reg_reg[10]                               | 5      | 9     | NO           | YES                | YES               | 9      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/add_ln207_1_reg_857_pp0_iter8_reg_reg[1]                                | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/icmp_ln202_1_reg_838_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/icmp_ln204_1_reg_834_pp0_iter8_reg_reg[0]                               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/or_ln199_reg_807_pp0_iter7_reg_reg[0]                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/ap_loop_exit_ready_pp0_iter8_reg_reg                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/urem_5ns_5ns_4_9_1_U194/CNN_urem_5ns_5ns_4_9_1_divider_u/loop[2].remd_tmp_reg[3][2] | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/urem_5ns_5ns_4_9_1_U194/CNN_urem_5ns_5ns_4_9_1_divider_u/loop[3].remd_tmp_reg[4][0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/icmp_ln77_reg_538_pp0_iter4_reg_reg[0]                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/select_ln74_reg_543_pp0_iter5_reg_reg[4]                                            | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/urem_5ns_5ns_4_9_1_U194/remd_reg[0]                                                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/ap_loop_exit_ready_pp0_iter7_reg_reg                                                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871/i_reg_586_pp0_iter2_reg_reg[0]                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (A'*B)'         | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A'*B')')'   | 30     | 18     | 24     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3       | (C+(A'*B)')'    | 5      | 7      | 7      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (A*B)'          | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A'*B')')'   | 30     | 18     | 24     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4       | (C+(A'*B)')'    | 5      | 6      | 6      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A'*B')')'   | 30     | 18     | 24     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5       | (C+(A'*B)')'    | 6      | 6      | 6      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (A*B)'          | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A'*B')')'   | 30     | 18     | 24     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A'*B')')'   | 30     | 18     | 24     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (A'*B)'         | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_mul_16s_18ns_34_1_1                         | (A*B)'          | 17     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (A'*B)'         | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0      | (C+(A''*B')')'  | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3  | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1       | (C'+(A'*B)')'   | 4      | 8      | 8      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2       | (C'+(A'*B)')'   | 4      | 7      | 7      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3       | (C'+(A'*B)')'   | 5      | 7      | 7      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4       | (C'+(A'*B)')'   | 5      | 6      | 6      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5       | (C'+(A'*B)')'   | 6      | 6      | 6      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (A*B'')'        | 30     | 18     | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A'*B'')')'  | 30     | 18     | 24     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A'*B'')')'  | 30     | 18     | 24     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_0             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (A*B'')'        | 30     | 18     | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A'*B'')')'  | 30     | 18     | 24     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A'*B'')')'  | 30     | 18     | 24     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|CNN_CNN_Pipeline_loop_for_a_Dense_1             | (C+(A''*B'')')' | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   102|
|2     |DSP_ALU         |   189|
|4     |DSP_A_B_DATA    |   189|
|11    |DSP_C_DATA      |   189|
|13    |DSP_MULTIPLIER  |   189|
|14    |DSP_M_DATA      |   189|
|16    |DSP_OUTPUT      |   189|
|17    |DSP_PREADD      |   189|
|18    |DSP_PREADD_DATA |   189|
|19    |LUT1            |    72|
|20    |LUT2            |   863|
|21    |LUT3            |  1436|
|22    |LUT4            |   846|
|23    |LUT5            |   905|
|24    |LUT6            |  1808|
|25    |MUXF7           |    16|
|26    |RAM16X1D        |    32|
|27    |RAM16X1S        |    16|
|28    |RAM32X1D        |    12|
|29    |RAM64X1D        |   160|
|30    |RAMB18E2        |     7|
|32    |RAMB36E2        |    12|
|35    |SRL16E          |    75|
|36    |FDRE            |  3131|
|37    |FDSE            |    32|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 3863.977 ; gain = 1434.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 540 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:45 . Memory (MB): peak = 3863.977 ; gain = 1307.887
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:03:09 . Memory (MB): peak = 3863.977 ; gain = 1434.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 3876.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3916.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 409 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 189 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

Synth Design complete | Checksum: 43844871
INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 3916.188 ; gain = 2459.344
INFO: [Common 17-1381] The checkpoint 'F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 1500108059ee1ac8
INFO: [Coretcl 2-1174] Renamed 447 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 10:57:32 2024...
