scheduling:0.00439061704359
energy minimization:0.00102660788683
energy consumption:0.008319961334
scheduling algorithm:0.0034927115998
power analysis:0.0106405637478
circuit state:0.0114186640203
energy reduction:0.00851245099827
instruction sets:0.000924440148222
embedded dsp:0.0063843382487
functionality:0.000737259005959
special architectural feature:0.00464657401437
data transfer instruction:0.00464657401437
circuit state change:0.00309771600958
asl:0.0097724065656
embedded dsp:0.0063843382487
lab for different:0.00309771600958
chang kwanho kim:0.00309771600958
feature is studied:0.00309771600958
booth recodings:0.00294630850659
gyu lee cycle:0.00309771600958
lab instructions:0.00736577126647
packed:0.0196407671032
power scheduling:0.00403260350193
operand values:0.00537680466924
characteristics:0.0016740317196
ghosh:0.000784440919349
naehyuck chang:0.00294630850659
fujitsu:0.00505086633534
pipeline:0.000924513010604
dsp software:0.00333276479514
additions and subtractions:0.00425971025353
registers:0.0039257033282
weight:0.00317892807714
consecutive values:0.0072910836047
overhead cost reduction:0.00464657401437
energy consumed:0.00417759099864
jane:0.000880497945416
state change:0.00280368414033
reasonably:0.000719839776194
costs:0.00452930819601
kwanho:0.00268790253868
variation:0.00271758491761
cost reduction:0.00319216912435
reg specified implicitly:0.00309771600958
parentheses:0.00114930003843
microarchitecture model:0.00441946275988
recode:0.00113944045549
current drawn:0.0103120797731
p o:0.00317704427184
power cost:0.0088811831269
consumption:0.00637808984663
infinite loop:0.00303108330433
swapped:0.0022045297911
special architectural:0.00486072240313
hirohisa:0.00134395126934
mehta:0.00104420358759
electronics:0.00137911419035
placement of operands:0.00309771600958
different operand values:0.00309771600958
