Analysis & Synthesis report for butterfly
Mon Nov 20 15:41:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Parameter Settings for User Entity Instance: MULT3:iMULT31|lpm_mult:lpm_mult_component
 15. Parameter Settings for User Entity Instance: barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component
 16. Parameter Settings for User Entity Instance: barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "mux_xx2:imux_xx22"
 19. Port Connectivity Checks: "mux_xx2:imux_xx21"
 20. Port Connectivity Checks: "BKmodSUB:iBKmodSUB|GrayCell:genCout"
 21. Port Connectivity Checks: "BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1"
 22. Port Connectivity Checks: "BKmodSUB:iBKmodSUB|GrayCell:blockr1c1"
 23. Port Connectivity Checks: "BKmodADD:iBKmodADD|GrayCell:genCout"
 24. Port Connectivity Checks: "BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1"
 25. Port Connectivity Checks: "BKmodADD:iBKmodADD|GrayCell:blockr1c1"
 26. Port Connectivity Checks: "barrett:ibarrett|MULT6:iMULT63"
 27. Port Connectivity Checks: "barrett:ibarrett|MULT6:iMULT62"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 20 15:41:46 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; butterfly                                   ;
; Top-level Entity Name           ; butterfly                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 180                                         ;
; Total pins                      ; 84                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; butterfly          ; butterfly          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; butterfly.v                      ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/butterfly.v                                       ;         ;
; mux_xx2.v                        ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/mux_xx2.v                                         ;         ;
; BKmodSUB.v                       ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/BKmodSUB.v                                        ;         ;
; BKmodADD.v                       ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/BKmodADD.v                                        ;         ;
; barrett.v                        ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/barrett.v                                         ;         ;
; MULT3.v                          ; yes             ; User Wizard-Generated File   ; /home/doe/Downloads/BUKYBER/MULT3.v                                           ;         ;
; GrayCell.v                       ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/GrayCell.v                                        ;         ;
; BlackCell.v                      ; yes             ; User Verilog HDL File        ; /home/doe/Downloads/BUKYBER/BlackCell.v                                       ;         ;
; MULT6.v                          ; yes             ; User Wizard-Generated File   ; /home/doe/Downloads/BUKYBER/MULT6.v                                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_7vo.v                    ; yes             ; Auto-Generated Megafunction  ; /home/doe/Downloads/BUKYBER/db/mult_7vo.v                                     ;         ;
; db/mult_6vo.v                    ; yes             ; Auto-Generated Megafunction  ; /home/doe/Downloads/BUKYBER/db/mult_6vo.v                                     ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 178       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 257       ;
;     -- 7 input functions                    ; 2         ;
;     -- 6 input functions                    ; 77        ;
;     -- 5 input functions                    ; 40        ;
;     -- 4 input functions                    ; 58        ;
;     -- <=3 input functions                  ; 80        ;
;                                             ;           ;
; Dedicated logic registers                   ; 180       ;
;                                             ;           ;
; I/O pins                                    ; 84        ;
;                                             ;           ;
; Total DSP Blocks                            ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 1717      ;
; Average fan-out                             ; 2.82      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-------------+--------------+
; |butterfly                             ; 257 (45)            ; 180 (0)                   ; 0                 ; 4          ; 84   ; 0            ; |butterfly                                                                                    ; butterfly   ; work         ;
;    |BKmodADD:iBKmodADD|                ; 67 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD                                                                 ; BKmodADD    ; work         ;
;       |BlackCell:blockr1c3|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|BlackCell:blockr1c3                                             ; BlackCell   ; work         ;
;       |BlackCell:blockr2c11|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|BlackCell:blockr2c11                                            ; BlackCell   ; work         ;
;       |GrayCell:blockr2c3|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr2c3                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr3c7|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr3c7                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr5c13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr5c13                                             ; GrayCell    ; work         ;
;       |GrayCell:blockr5c5|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr5c5                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr5c9|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr5c9                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr6c11|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr6c11                                             ; GrayCell    ; work         ;
;       |GrayCell:blockr6c14|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr6c14                                             ; GrayCell    ; work         ;
;       |GrayCell:blockr6c6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|GrayCell:blockr6c6                                              ; GrayCell    ; work         ;
;       |pg16SUM:ipg16SUM1|              ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1                                               ; pg16SUM     ; work         ;
;       |xor16SUM:ixor16SUM_1|           ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1                                            ; xor16SUM    ; work         ;
;    |BKmodSUB:iBKmodSUB|                ; 62 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB                                                                 ; BKmodSUB    ; work         ;
;       |BlackCell:blockr1c3|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|BlackCell:blockr1c3                                             ; BlackCell   ; work         ;
;       |BlackCell:blockr2c11|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|BlackCell:blockr2c11                                            ; BlackCell   ; work         ;
;       |GrayCell:blockr2c3|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr2c3                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr3c7|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr3c7                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr4c15|            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr4c15                                             ; GrayCell    ; work         ;
;       |GrayCell:blockr5c9|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr5c9                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr6c4|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr6c4                                              ; GrayCell    ; work         ;
;       |GrayCell:blockr6c8|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|GrayCell:blockr6c8                                              ; GrayCell    ; work         ;
;       |pg16SUB:ipg16SUB1|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1                                               ; pg16SUB     ; work         ;
;       |xor16SUB:ixor16SUB_1|           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1                                            ; xor16SUB    ; work         ;
;    |MULT3:iMULT31|                     ; 0 (0)               ; 96 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |butterfly|MULT3:iMULT31                                                                      ; MULT3       ; work         ;
;       |lpm_mult:lpm_mult_component|    ; 0 (0)               ; 96 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |butterfly|MULT3:iMULT31|lpm_mult:lpm_mult_component                                          ; lpm_mult    ; work         ;
;          |mult_7vo:auto_generated|     ; 0 (0)               ; 96 (96)                   ; 0                 ; 1          ; 0    ; 0            ; |butterfly|MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_7vo:auto_generated                  ; mult_7vo    ; work         ;
;    |barrett:ibarrett|                  ; 36 (22)             ; 84 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |butterfly|barrett:ibarrett                                                                   ; barrett     ; work         ;
;       |MULT6:iMULT62|                  ; 14 (0)              ; 46 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT62                                                     ; MULT6       ; work         ;
;          |lpm_mult:lpm_mult_component| ; 14 (0)              ; 46 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component                         ; lpm_mult    ; work         ;
;             |mult_6vo:auto_generated|  ; 14 (14)             ; 46 (46)                   ; 0                 ; 2          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; mult_6vo    ; work         ;
;       |MULT6:iMULT63|                  ; 0 (0)               ; 38 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT63                                                     ; MULT6       ; work         ;
;          |lpm_mult:lpm_mult_component| ; 0 (0)               ; 38 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component                         ; lpm_mult    ; work         ;
;             |mult_6vo:auto_generated|  ; 0 (0)               ; 38 (38)                   ; 0                 ; 1          ; 0    ; 0            ; |butterfly|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; mult_6vo    ; work         ;
;    |mux_xx2:imux_xx21|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|mux_xx2:imux_xx21                                                                  ; mux_xx2     ; work         ;
;    |mux_xx2:imux_xx22|                 ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |butterfly|mux_xx2:imux_xx22                                                                  ; mux_xx2     ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 3           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |butterfly|MULT3:iMULT31                  ; MULT3.v         ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |butterfly|barrett:ibarrett|MULT6:iMULT62 ; MULT6.v         ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |butterfly|barrett:ibarrett|MULT6:iMULT63 ; MULT6.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------+
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[0]           ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[1..7]        ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[8]           ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[9]           ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[10,11]       ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[12..31]      ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[6..31]       ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[0..5]        ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[6]           ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[7]           ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[8]           ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[9..11]       ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[12,13]       ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[14]          ; Stuck at VCC due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[15..31]      ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62,63]     ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62,63]     ; Stuck at GND due to stuck port data_in ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[0]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[1]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[2]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[3]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[4]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[5]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[6]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[7]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[8]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[9]         ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[10]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[11]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[12]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[13]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[14]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[15]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[16]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[17..61]    ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][33] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][33] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][34] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][34] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][35] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][35] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][36] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][36] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][37] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][37] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[32]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[32]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[33]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[33]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[34]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[34]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[35]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[35]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[36]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[36]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[37]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[37]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[38]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[38]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[39]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[39]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[40]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[40]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[41]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[41]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[42]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[42]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[43]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[43]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[44]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[44]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[45]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[45]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[46]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[46]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[47]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[47]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[48]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[48]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[49]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[49]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[50]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[50]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[51]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[51]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[52]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[52]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[53]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[53]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[54]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[54]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[55]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[55]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[56]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[56]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[57]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[57]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[58]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[58]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[59]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[59]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[60]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[60]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[61]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[61]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17]        ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][0]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][0]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][1]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][1]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][2]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][2]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][3]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][3]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][4]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][4]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][5]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][5]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][6]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][6]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][7]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][7]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][8]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][8]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][9]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][9]  ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][28]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][10] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][10] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][29]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][11] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][11] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][30]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][12] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][12] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][31]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][13] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][13] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][32]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][32]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][14] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][14] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][33]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][33]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][15] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][15] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][34]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][34]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][16] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][16] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][35]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][35]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][17] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][17] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][0]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][18] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][18] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][1]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][19] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][19] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][2]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][20] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][20] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][3]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][21] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][21] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][4]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][22] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][22] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][5]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][23] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][23] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][6]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][24] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][24] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][7]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][25] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][25] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][8]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][26] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][26] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][9]       ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][27] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][27] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][10]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][28] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][28] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][11]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][29] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][29] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][12]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][30] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][30] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][13]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][31] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][31] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][14]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][15]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][16]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][17]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][18]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][19]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][20]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][21]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][22]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][23]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][24]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][25]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][26]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][27]      ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][32] ; Lost fanout                            ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][32] ; Lost fanout                            ;
; Total Number of Removed Registers = 538                                                                         ;                                        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[0]           ; Stuck at VCC              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62],       ;
;                                                                                                                 ; due to stuck port data_in ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63],       ;
;                                                                                                                 ;                           ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62],       ;
;                                                                                                                 ;                           ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][21]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][21]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][2]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][2]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][13] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][13] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][3]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][3]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][22]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][22]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][4]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][4]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][23]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][23]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][5]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][5]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][24]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][24]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][6]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][6]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][25]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][25]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][7]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][7]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][26]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][26]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][8]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][8]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][27]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][27]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][9]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][9]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][28]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][28]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][10] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][10] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][29]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][29]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][11] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][11] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][30]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][30]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][12] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][12] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][31]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][31]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][14] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][14] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][32]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][32]      ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[58]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[58]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[46]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[46]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[47]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[47]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[48]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[48]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[49]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[49]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[50]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[50]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[51]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[51]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[52]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[52]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[53]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[53]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[54]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[54]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[55]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[55]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[56]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[56]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[57]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[57]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][20]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][20]      ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[59]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[59]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[60]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[60]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[61]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[61]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][16]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][17]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][18]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][18]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][0]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][0]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][19]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][19]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][1]  ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][1]  ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][17]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][17]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][27] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][27] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][10]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][10]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][28] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][28] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][11]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][11]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][29] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][29] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][12]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][12]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][30] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][30] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][13]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][13]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][31] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][31] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][14]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][14]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][15]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][15]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][16]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][16]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][9]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][9]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][18]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][18]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][19]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][19]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][20]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][20]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][21]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][21]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][22]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][22]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][23]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][23]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][24]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][24]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][25]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][25]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][26]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][26]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][27]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][27]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][32] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][32] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][3]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][3]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][33]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][33]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][15] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][15] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][34]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][34]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][16] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][16] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][35]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][35]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][17] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][17] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][0]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][0]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][18] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][18] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][1]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][1]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][19] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][19] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][2]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][2]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][20] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][20] ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[44]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[44]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][21] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][21] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][4]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][4]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][22] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][22] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][5]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][5]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][23] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][23] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][6]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][6]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][24] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][24] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][7]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][7]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][25] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][25] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][8]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][8]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][26] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][26] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][9]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][9]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][3]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][3]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][4]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][4]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][4]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][4]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][5]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][5]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][5]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][5]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][6]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][6]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][6]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][6]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][7]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][7]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][7]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][7]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][8]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][8]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][8]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][8]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][9]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][9]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][3]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][3]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][10]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][10]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][10]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][10]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][11]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][11]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][11]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][11]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][12]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][12]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][12]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][12]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][13]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][13]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][13]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][13]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][14]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][14]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][14]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][14]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][15]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][15]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][12]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[12]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][0]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[0]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][1]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[1]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][2]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[2]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][3]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[3]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][4]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[4]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][5]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[5]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][6]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[6]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][7]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[7]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][8]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[8]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][9]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[9]         ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][10]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[10]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][11]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[11]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][15]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][15]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][13]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[13]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][14]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[14]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][15]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[15]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][16]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[16]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][17]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[17]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][0]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][0]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][0]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][0]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][1]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][1]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][1]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][1]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][2]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][2]       ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][2]       ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][2]       ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[32]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[32]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][28]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][28]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][29]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][29]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][29]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][29]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][30]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][30]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][30]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][30]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][31]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][31]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][31]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][31]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][33] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][33] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][34] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][34] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][35] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][35] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][36] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][36] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][37] ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][37] ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][28]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][28]      ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[33]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[33]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[34]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[34]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[35]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[35]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[36]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[36]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[37]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[37]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[38]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[38]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[39]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[39]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[40]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[40]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[41]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[41]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[42]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[42]        ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[43]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[43]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][22]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][22]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][16]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][16]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][16]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][16]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][17]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][17]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][17]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][17]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][18]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][18]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][18]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][18]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][19]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][19]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][19]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][19]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][20]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][20]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][20]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][20]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][21]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][21]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][21]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][21]      ;
; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[45]        ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[45]        ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][22]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][22]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][23]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][23]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][23]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][23]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][24]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][24]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][24]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][24]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][25]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][25]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][25]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][25]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][26]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][26]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][26]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][26]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][27]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][27]      ;
; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][27]      ; Lost Fanouts              ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][27]      ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 180   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |butterfly|mux_xx2:imux_xx22|Mux1 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |butterfly|mux_xx2:imux_xx21|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT3:iMULT31|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+---------------------------+
; Parameter Name                                 ; Value     ; Type                      ;
+------------------------------------------------+-----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer            ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer            ;
; LPM_WIDTHP                                     ; 32        ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1         ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                   ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer            ;
; LATENCY                                        ; 0         ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                   ;
; USE_EAB                                        ; OFF       ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_7vo  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                   ;
+------------------------------------------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                       ;
+------------------------------------------------+-----------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                             ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                             ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                             ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                    ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer                             ;
; LATENCY                                        ; 0         ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                    ;
; USE_EAB                                        ; OFF       ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_6vo  ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                    ;
+------------------------------------------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                       ;
+------------------------------------------------+-----------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                             ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                             ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                             ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                    ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer                             ;
; LATENCY                                        ; 0         ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                    ;
; USE_EAB                                        ; OFF       ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_6vo  ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                    ;
+------------------------------------------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 3                                                          ;
; Entity Instance                       ; MULT3:iMULT31|lpm_mult:lpm_mult_component                  ;
;     -- LPM_WIDTHA                     ; 16                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_xx2:imux_xx22" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; d    ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_xx2:imux_xx21" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; d    ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodSUB:iBKmodSUB|GrayCell:genCout"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pgo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodSUB:iBKmodSUB|GrayCell:blockr1c1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodADD:iBKmodADD|GrayCell:genCout"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pgo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BKmodADD:iBKmodADD|GrayCell:blockr1c1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "barrett:ibarrett|MULT6:iMULT63" ;
+---------------+-------+----------+-------------------------+
; Port          ; Type  ; Severity ; Details                 ;
+---------------+-------+----------+-------------------------+
; dataa[31..6]  ; Input ; Info     ; Stuck at GND            ;
; datab[11..10] ; Input ; Info     ; Stuck at VCC            ;
; datab[31..12] ; Input ; Info     ; Stuck at GND            ;
; datab[7..1]   ; Input ; Info     ; Stuck at GND            ;
; datab[9]      ; Input ; Info     ; Stuck at GND            ;
; datab[8]      ; Input ; Info     ; Stuck at VCC            ;
; datab[0]      ; Input ; Info     ; Stuck at VCC            ;
+---------------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "barrett:ibarrett|MULT6:iMULT62"                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[5..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[31..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[24..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 180                         ;
;     plain             ; 180                         ;
; arriav_lcell_comb     ; 257                         ;
;     arith             ; 68                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 16                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 171                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 40                          ;
;         6 data inputs ; 77                          ;
;     shared            ; 16                          ;
;         2 data inputs ; 16                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 9.20                        ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 20 15:41:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file butterfly.v
    Info (12023): Found entity 1: butterfly File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file mux_xx2.v
    Info (12023): Found entity 1: mux_xx2 File: /home/doe/Downloads/BUKYBER/mux_xx2.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file gray.v
    Info (12023): Found entity 1: gray File: /home/doe/Downloads/BUKYBER/gray.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file black.v
    Info (12023): Found entity 1: black File: /home/doe/Downloads/BUKYBER/black.v Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file BKmodSUB.v
    Info (12023): Found entity 1: BKmodSUB File: /home/doe/Downloads/BUKYBER/BKmodSUB.v Line: 22
    Info (12023): Found entity 2: xor16SUB File: /home/doe/Downloads/BUKYBER/BKmodSUB.v Line: 106
    Info (12023): Found entity 3: pg16SUB File: /home/doe/Downloads/BUKYBER/BKmodSUB.v Line: 126
Info (12021): Found 3 design units, including 3 entities, in source file BKmodADD.v
    Info (12023): Found entity 1: BKmodADD File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 21
    Info (12023): Found entity 2: xor16SUM File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 105
    Info (12023): Found entity 3: pg16SUM File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file barrett.v
    Info (12023): Found entity 1: barrett File: /home/doe/Downloads/BUKYBER/barrett.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file butb.v
    Info (12023): Found entity 1: butb File: /home/doe/Downloads/BUKYBER/butb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file MULT3.v
    Info (12023): Found entity 1: MULT3 File: /home/doe/Downloads/BUKYBER/MULT3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file GrayCell.v
    Info (12023): Found entity 1: GrayCell File: /home/doe/Downloads/BUKYBER/GrayCell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BlackCell.v
    Info (12023): Found entity 1: BlackCell File: /home/doe/Downloads/BUKYBER/BlackCell.v Line: 1
Warning (12090): Entity "MULT4" obtained from "MULT4.v" instead of from Quartus Prime megafunction library File: /home/doe/Downloads/BUKYBER/MULT4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file MULT4.v
    Info (12023): Found entity 1: MULT4 File: /home/doe/Downloads/BUKYBER/MULT4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file MULT6.v
    Info (12023): Found entity 1: MULT6 File: /home/doe/Downloads/BUKYBER/MULT6.v Line: 39
Info (12127): Elaborating entity "butterfly" for the top level hierarchy
Info (12128): Elaborating entity "MULT3" for hierarchy "MULT3:iMULT31" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 138
Info (12128): Elaborating entity "lpm_mult" for hierarchy "MULT3:iMULT31|lpm_mult:lpm_mult_component" File: /home/doe/Downloads/BUKYBER/MULT3.v Line: 61
Info (12130): Elaborated megafunction instantiation "MULT3:iMULT31|lpm_mult:lpm_mult_component" File: /home/doe/Downloads/BUKYBER/MULT3.v Line: 61
Info (12133): Instantiated megafunction "MULT3:iMULT31|lpm_mult:lpm_mult_component" with the following parameter: File: /home/doe/Downloads/BUKYBER/MULT3.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7vo.v
    Info (12023): Found entity 1: mult_7vo File: /home/doe/Downloads/BUKYBER/db/mult_7vo.v Line: 28
Info (12128): Elaborating entity "mult_7vo" for hierarchy "MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_7vo:auto_generated" File: /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "barrett" for hierarchy "barrett:ibarrett" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 139
Warning (10230): Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32) File: /home/doe/Downloads/BUKYBER/barrett.v Line: 74
Warning (10230): Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16) File: /home/doe/Downloads/BUKYBER/barrett.v Line: 77
Info (12128): Elaborating entity "MULT6" for hierarchy "barrett:ibarrett|MULT6:iMULT62" File: /home/doe/Downloads/BUKYBER/barrett.v Line: 73
Info (12128): Elaborating entity "lpm_mult" for hierarchy "barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" File: /home/doe/Downloads/BUKYBER/MULT6.v Line: 61
Info (12130): Elaborated megafunction instantiation "barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" File: /home/doe/Downloads/BUKYBER/MULT6.v Line: 61
Info (12133): Instantiated megafunction "barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" with the following parameter: File: /home/doe/Downloads/BUKYBER/MULT6.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6vo.v
    Info (12023): Found entity 1: mult_6vo File: /home/doe/Downloads/BUKYBER/db/mult_6vo.v Line: 28
Info (12128): Elaborating entity "mult_6vo" for hierarchy "barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated" File: /home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "BKmodADD" for hierarchy "BKmodADD:iBKmodADD" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 140
Info (12128): Elaborating entity "pg16SUM" for hierarchy "BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1" File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 35
Info (12128): Elaborating entity "GrayCell" for hierarchy "BKmodADD:iBKmodADD|GrayCell:blockr1c1" File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 41
Info (12128): Elaborating entity "BlackCell" for hierarchy "BKmodADD:iBKmodADD|BlackCell:blockr1c3" File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 42
Info (12128): Elaborating entity "xor16SUM" for hierarchy "BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" File: /home/doe/Downloads/BUKYBER/BKmodADD.v Line: 98
Info (12128): Elaborating entity "BKmodSUB" for hierarchy "BKmodSUB:iBKmodSUB" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 141
Info (12128): Elaborating entity "pg16SUB" for hierarchy "BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1" File: /home/doe/Downloads/BUKYBER/BKmodSUB.v Line: 36
Info (12128): Elaborating entity "xor16SUB" for hierarchy "BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" File: /home/doe/Downloads/BUKYBER/BKmodSUB.v Line: 99
Info (12128): Elaborating entity "mux_xx2" for hierarchy "mux_xx2:imux_xx21" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 163
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 444 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: /home/doe/Downloads/BUKYBER/butterfly.v Line: 100
Info (21057): Implemented 480 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 392 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1069 megabytes
    Info: Processing ended: Mon Nov 20 15:41:46 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:27


