LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY zero IS
PORT (

	a : IN  std_logic_vector(15 downto 0);
	x : OUT std_logic 
);
END zero;

ARCHITECTURE implements OF zero IS
BEGIN 

	process(a) begin
		if (a = "0000000000000000") then
			x <= '1';
		else 
			x <= '0';
		end if;
	end process;
END implements;