<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\TOP.v<br>
C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v<br>
C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v<br>
C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\gowin_rpll\gowin_rpll_90M_L.v<br>
C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\cordic.v<br>
C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\theta_rom.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 04 16:53:39 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 95.461MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.45s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.968s, Elapsed time = 0h 0m 1s, Peak memory usage = 103.656MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.16s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.104s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.203s, Peak memory usage = 103.656MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.606s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.137s, Peak memory usage = 103.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 106.918MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.34s, Peak memory usage = 106.918MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.44s, Peak memory usage = 107.520MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 107.520MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2420</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1736</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>617</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1269</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>247</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>364</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>658</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>2016</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>2016</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S2</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP2</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>60</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3357(1329 LUTs, 2016 ALUs, 2 SSRAMs) / 8640</td>
<td>39%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2420 / 6693</td>
<td>36%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2420 / 6693</td>
<td>36%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>16 / 26</td>
<td>62%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.111</td>
<td>90.0</td>
<td>0.000</td>
<td>5.556</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.111</td>
<td>90.0</td>
<td>0.000</td>
<td>5.556</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.0</td>
<td>0.000</td>
<td>11.111</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.0</td>
<td>0.000</td>
<td>16.667</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>90.0(MHz)</td>
<td>102.6(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[7]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[8]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/re[7]_12_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>D1/cscordic1/re[7]_12_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2252_s2/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2252_s2/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2252_s1/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/cscordic1/n2252_s1/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2243_s1/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2243_s1/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2243_s0/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>D1/cscordic1/n2243_s0/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2269_s/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2269_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2268_s/CIN</td>
</tr>
<tr>
<td>10.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2268_s/COUT</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2267_s/CIN</td>
</tr>
<tr>
<td>10.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2267_s/COUT</td>
</tr>
<tr>
<td>10.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2266_s/CIN</td>
</tr>
<tr>
<td>10.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2266_s/COUT</td>
</tr>
<tr>
<td>10.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2265_s/CIN</td>
</tr>
<tr>
<td>10.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2265_s/COUT</td>
</tr>
<tr>
<td>10.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2264_s/CIN</td>
</tr>
<tr>
<td>10.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2264_s/COUT</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2263_s/CIN</td>
</tr>
<tr>
<td>10.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2263_s/SUM</td>
</tr>
<tr>
<td>11.471</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/im[8]_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.869</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/im[8]_18_s0/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/cscordic1/im[8]_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.012, 64.297%; route: 2.880, 30.801%; tC2Q: 0.458, 4.902%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/im[7]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[8]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/im[7]_12_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>D1/cscordic1/im[7]_12_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2155_s2/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2155_s2/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2155_s1/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/cscordic1/n2155_s1/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2146_s1/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2146_s1/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2146_s0/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>D1/cscordic1/n2146_s0/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2191_s/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2191_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2190_s/CIN</td>
</tr>
<tr>
<td>10.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2190_s/COUT</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2189_s/CIN</td>
</tr>
<tr>
<td>10.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2189_s/COUT</td>
</tr>
<tr>
<td>10.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2188_s/CIN</td>
</tr>
<tr>
<td>10.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2188_s/COUT</td>
</tr>
<tr>
<td>10.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2187_s/CIN</td>
</tr>
<tr>
<td>10.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2187_s/COUT</td>
</tr>
<tr>
<td>10.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2186_s/CIN</td>
</tr>
<tr>
<td>10.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2186_s/COUT</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n2185_s/CIN</td>
</tr>
<tr>
<td>10.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n2185_s/SUM</td>
</tr>
<tr>
<td>11.471</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/re[8]_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.869</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/re[8]_18_s0/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/cscordic1/re[8]_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.012, 64.297%; route: 2.880, 30.801%; tC2Q: 0.458, 4.902%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/re[5]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/im[6]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/re[5]_7_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>D1/cscordic1/re[5]_7_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1651_s2/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>D1/cscordic1/n1651_s2/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1648_s1/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/cscordic1/n1648_s1/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1639_s2/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/cscordic1/n1639_s2/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1645_s0/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1645_s0/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1665_s/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1665_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1664_s/CIN</td>
</tr>
<tr>
<td>10.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1664_s/COUT</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1663_s/CIN</td>
</tr>
<tr>
<td>10.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1663_s/COUT</td>
</tr>
<tr>
<td>10.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1662_s/CIN</td>
</tr>
<tr>
<td>10.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1662_s/COUT</td>
</tr>
<tr>
<td>10.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1661_s/CIN</td>
</tr>
<tr>
<td>10.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1661_s/COUT</td>
</tr>
<tr>
<td>10.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1660_s/CIN</td>
</tr>
<tr>
<td>10.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1660_s/COUT</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1659_s/CIN</td>
</tr>
<tr>
<td>10.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1659_s/SUM</td>
</tr>
<tr>
<td>11.471</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/im[6]_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.869</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/im[6]_18_s0/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/cscordic1/im[6]_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.012, 64.297%; route: 2.880, 30.801%; tC2Q: 0.458, 4.902%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic1/im[5]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic1/re[6]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/im[5]_7_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>D1/cscordic1/im[5]_7_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1554_s2/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>D1/cscordic1/n1554_s2/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1551_s1/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/cscordic1/n1551_s1/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1542_s2/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/cscordic1/n1542_s2/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1548_s0/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1548_s0/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1587_s/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1587_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1586_s/CIN</td>
</tr>
<tr>
<td>10.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1586_s/COUT</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1585_s/CIN</td>
</tr>
<tr>
<td>10.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1585_s/COUT</td>
</tr>
<tr>
<td>10.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1584_s/CIN</td>
</tr>
<tr>
<td>10.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1584_s/COUT</td>
</tr>
<tr>
<td>10.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1583_s/CIN</td>
</tr>
<tr>
<td>10.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1583_s/COUT</td>
</tr>
<tr>
<td>10.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1582_s/CIN</td>
</tr>
<tr>
<td>10.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1582_s/COUT</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic1/n1581_s/CIN</td>
</tr>
<tr>
<td>10.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/n1581_s/SUM</td>
</tr>
<tr>
<td>11.471</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic1/re[6]_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.869</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic1/re[6]_18_s0/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/cscordic1/re[6]_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.012, 64.297%; route: 2.880, 30.801%; tC2Q: 0.458, 4.902%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/cscordic0/re[7]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/cscordic0/im[8]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.758</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.121</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic0/re[7]_12_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>D1/cscordic0/re[7]_12_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2252_s2/I1</td>
</tr>
<tr>
<td>4.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2252_s2/F</td>
</tr>
<tr>
<td>4.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2252_s1/I1</td>
</tr>
<tr>
<td>5.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/cscordic0/n2252_s1/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2243_s1/I2</td>
</tr>
<tr>
<td>7.039</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2243_s1/F</td>
</tr>
<tr>
<td>7.519</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2243_s0/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>D1/cscordic0/n2243_s0/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2269_s/I1</td>
</tr>
<tr>
<td>10.143</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2269_s/COUT</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2268_s/CIN</td>
</tr>
<tr>
<td>10.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2268_s/COUT</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2267_s/CIN</td>
</tr>
<tr>
<td>10.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2267_s/COUT</td>
</tr>
<tr>
<td>10.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2266_s/CIN</td>
</tr>
<tr>
<td>10.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2266_s/COUT</td>
</tr>
<tr>
<td>10.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2265_s/CIN</td>
</tr>
<tr>
<td>10.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2265_s/COUT</td>
</tr>
<tr>
<td>10.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2264_s/CIN</td>
</tr>
<tr>
<td>10.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2264_s/COUT</td>
</tr>
<tr>
<td>10.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>D1/cscordic0/n2263_s/CIN</td>
</tr>
<tr>
<td>10.991</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/n2263_s/SUM</td>
</tr>
<tr>
<td>11.471</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/cscordic0/im[8]_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.869</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>2454</td>
<td>chip_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/cscordic0/im[8]_18_s0/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/cscordic0/im[8]_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.012, 64.297%; route: 2.880, 30.801%; tC2Q: 0.458, 4.902%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
