<profile>

<section name = "Vitis HLS Report for 'rx_process_exh_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:13 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 5.622 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 32.000 ns, 32.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2965, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 199, 68, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 336, -</column>
<column name="Register">-, -, 1850, 352, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_33ns_35ns_66_3_1_U43">mul_33ns_35ns_66_3_1, 0, 3, 199, 68, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_fu_490_p2">+, 0, 0, 30, 23, 7</column>
<column name="add_ln67_1_fu_633_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln67_fu_784_p2">+, 0, 0, 23, 16, 1</column>
<column name="ret_V_fu_728_p2">+, 0, 0, 40, 33, 11</column>
<column name="and_ln368_3_fu_594_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln368_4_fu_600_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln368_fu_539_p2">and, 0, 0, 128, 128, 128</column>
<column name="ap_condition_315">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_373">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_406">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_488">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_490">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_502">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_529">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_540">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op12_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op144_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op167_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op171_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op174_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op178_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op184_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op189_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op21_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_164_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_178_p3">and, 0, 0, 2, 1, 0</column>
<column name="empty_149_fu_656_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="empty_150_fu_661_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="icmp_ln1019_fu_850_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln140_fu_428_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln58_fu_506_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="empty_151_fu_666_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_3_fu_554_p2">or, 0, 0, 128, 128, 128</column>
<column name="p_Result_4_fu_606_p2">or, 0, 0, 128, 128, 128</column>
<column name="p_Result_5_fu_612_p3">select, 0, 0, 128, 1, 128</column>
<column name="shl_ln368_4_fu_548_p2">shl, 0, 0, 423, 128, 128</column>
<column name="shl_ln368_5_fu_576_p2">shl, 0, 0, 423, 128, 128</column>
<column name="shl_ln368_6_fu_582_p2">shl, 0, 0, 423, 2, 128</column>
<column name="shl_ln368_fu_527_p2">shl, 0, 0, 423, 64, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln368_2_fu_588_p2">xor, 0, 0, 128, 128, 2</column>
<column name="xor_ln368_fu_533_p2">xor, 0, 0, 128, 128, 2</column>
<column name="xor_ln58_fu_620_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge1_i_phi_fu_218_p6">17, 4, 2, 8</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_318">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_4_reg_308">13, 3, 128, 384</column>
<column name="ap_phi_reg_pp0_iter4_p_Val2_3_reg_387">13, 3, 32, 96</column>
<column name="rx_exh2dropFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2drop_MetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_exh2drop_MetaFifo_din">17, 4, 241, 964</column>
<column name="rx_exhMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_exhMetaFifo_din">17, 4, 23, 92</column>
<column name="rx_ibh2exh_MetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_shift2exhFifo_blk_n">9, 2, 1, 2</column>
<column name="state_1">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ackHeader_header_V">32, 0, 32, 0</column>
<column name="ackHeader_idx">16, 0, 16, 0</column>
<column name="ackHeader_ready">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_318">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_3_reg_387">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_4_reg_308">128, 0, 128, 0</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_318">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_3_reg_387">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_4_reg_308">128, 0, 128, 0</column>
<column name="ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter3_p_Val2_3_reg_387">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter4_p_Val2_3_reg_387">32, 0, 32, 0</column>
<column name="currWord_data_V_reg_896">64, 0, 64, 0</column>
<column name="currWord_last_V_12_reg_910">1, 0, 1, 0</column>
<column name="currWord_last_V_13_reg_902">1, 0, 1, 0</column>
<column name="empty_151_reg_954">1, 0, 1, 0</column>
<column name="empty_reg_318">1, 0, 1, 0</column>
<column name="icmp_ln140_reg_914">1, 0, 1, 0</column>
<column name="metaWritten_1">1, 0, 1, 0</column>
<column name="metaWritten_1_load_reg_950">1, 0, 1, 0</column>
<column name="opCode">32, 0, 32, 0</column>
<column name="opCode_load_reg_886">32, 0, 32, 0</column>
<column name="opCode_load_reg_886_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="p_Val2_3_reg_387">32, 0, 32, 0</column>
<column name="p_Val2_4_reg_308">128, 0, 128, 0</column>
<column name="rdmaHeader_header_V">128, 0, 128, 0</column>
<column name="rdmaHeader_idx">16, 0, 16, 0</column>
<column name="rdmaHeader_ready">1, 0, 1, 0</column>
<column name="reg_405">128, 0, 128, 0</column>
<column name="state_1">2, 0, 2, 0</column>
<column name="state_1_load_reg_882">2, 0, 2, 0</column>
<column name="tmp_21_i_reg_918">1, 0, 1, 0</column>
<column name="tmp_22_i_reg_892">1, 0, 1, 0</column>
<column name="tmp_i_148_reg_906">1, 0, 1, 0</column>
<column name="tmp_i_reg_925">1, 0, 1, 0</column>
<column name="tmp_i_reg_925_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_976">22, 0, 22, 0</column>
<column name="currWord_last_V_12_reg_910">64, 32, 1, 0</column>
<column name="empty_151_reg_954">64, 32, 1, 0</column>
<column name="empty_reg_318">64, 32, 1, 0</column>
<column name="icmp_ln140_reg_914">64, 32, 1, 0</column>
<column name="metaWritten_1_load_reg_950">64, 32, 1, 0</column>
<column name="p_Val2_4_reg_308">64, 32, 128, 0</column>
<column name="reg_405">64, 32, 128, 0</column>
<column name="state_1_load_reg_882">64, 32, 2, 0</column>
<column name="tmp_21_i_reg_918">64, 32, 1, 0</column>
<column name="tmp_22_i_reg_892">64, 32, 1, 0</column>
<column name="tmp_i_148_reg_906">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_process_exh&lt;64&gt;, return value</column>
<column name="rx_shift2exhFifo_dout">in, 128, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_num_data_valid">in, 2, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_fifo_cap">in, 2, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_empty_n">in, 1, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_shift2exhFifo_read">out, 1, ap_fifo, rx_shift2exhFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_dout">in, 32, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_num_data_valid">in, 2, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_fifo_cap">in, 2, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_empty_n">in, 1, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_read">out, 1, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_exh2dropFifo_din">out, 128, ap_fifo, rx_exh2dropFifo, pointer</column>
<column name="rx_exh2dropFifo_num_data_valid">in, 6, ap_fifo, rx_exh2dropFifo, pointer</column>
<column name="rx_exh2dropFifo_fifo_cap">in, 6, ap_fifo, rx_exh2dropFifo, pointer</column>
<column name="rx_exh2dropFifo_full_n">in, 1, ap_fifo, rx_exh2dropFifo, pointer</column>
<column name="rx_exh2dropFifo_write">out, 1, ap_fifo, rx_exh2dropFifo, pointer</column>
<column name="rx_exhMetaFifo_din">out, 23, ap_fifo, rx_exhMetaFifo, pointer</column>
<column name="rx_exhMetaFifo_num_data_valid">in, 2, ap_fifo, rx_exhMetaFifo, pointer</column>
<column name="rx_exhMetaFifo_fifo_cap">in, 2, ap_fifo, rx_exhMetaFifo, pointer</column>
<column name="rx_exhMetaFifo_full_n">in, 1, ap_fifo, rx_exhMetaFifo, pointer</column>
<column name="rx_exhMetaFifo_write">out, 1, ap_fifo, rx_exhMetaFifo, pointer</column>
<column name="rx_exh2drop_MetaFifo_din">out, 241, ap_fifo, rx_exh2drop_MetaFifo, pointer</column>
<column name="rx_exh2drop_MetaFifo_num_data_valid">in, 4, ap_fifo, rx_exh2drop_MetaFifo, pointer</column>
<column name="rx_exh2drop_MetaFifo_fifo_cap">in, 4, ap_fifo, rx_exh2drop_MetaFifo, pointer</column>
<column name="rx_exh2drop_MetaFifo_full_n">in, 1, ap_fifo, rx_exh2drop_MetaFifo, pointer</column>
<column name="rx_exh2drop_MetaFifo_write">out, 1, ap_fifo, rx_exh2drop_MetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
