Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 13 10:58:15 2024
| Host         : DESKTOP-9VA6RTJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.338        0.000                      0                   54        0.260        0.000                      0                   54        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.338        0.000                      0                   54        0.260        0.000                      0                   54        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.019%)  route 2.493ns (77.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.817     8.274    d/col_select
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439    14.780    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[17]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y92         FDRE (Setup_fdre_C_R)       -0.429    14.613    d/scan_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.019%)  route 2.493ns (77.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.817     8.274    d/col_select
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439    14.780    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[18]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y92         FDRE (Setup_fdre_C_R)       -0.429    14.613    d/scan_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.019%)  route 2.493ns (77.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.817     8.274    d/col_select
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439    14.780    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y92         FDRE (Setup_fdre_C_R)       -0.429    14.613    d/scan_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.822%)  route 2.251ns (76.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.575     8.032    d/col_select
    SLICE_X12Y89         FDRE                                         r  d/scan_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    d/CLK
    SLICE_X12Y89         FDRE                                         r  d/scan_timer_reg[0]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524    14.492    d/scan_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.822%)  route 2.251ns (76.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.575     8.032    d/col_select
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[5]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y89         FDRE (Setup_fdre_C_R)       -0.429    14.587    d/scan_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.822%)  route 2.251ns (76.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.575     8.032    d/col_select
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[6]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y89         FDRE (Setup_fdre_C_R)       -0.429    14.587    d/scan_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.822%)  route 2.251ns (76.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.575     8.032    d/col_select
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[7]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y89         FDRE (Setup_fdre_C_R)       -0.429    14.587    d/scan_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.822%)  route 2.251ns (76.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.575     8.032    d/col_select
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[8]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y89         FDRE (Setup_fdre_C_R)       -0.429    14.587    d/scan_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.704ns (23.906%)  route 2.241ns (76.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.564     8.022    d/col_select
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.778    d/CLK
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[1]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y88         FDRE (Setup_fdre_C_R)       -0.429    14.586    d/scan_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 d/scan_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.704ns (23.906%)  route 2.241ns (76.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  d/scan_timer_reg[19]/Q
                         net (fo=3, routed)           0.841     6.374    d/scan_timer[19]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  d/scan_timer[19]_i_2/O
                         net (fo=3, routed)           0.835     7.333    d/scan_timer[19]_i_2_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  d/scan_timer[19]_i_1/O
                         net (fo=20, routed)          0.564     8.022    d/col_select
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.778    d/CLK
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[2]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y88         FDRE (Setup_fdre_C_R)       -0.429    14.586    d/scan_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  6.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 d/col_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.991%)  route 0.171ns (45.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/col_select_reg[0]/Q
                         net (fo=10, routed)          0.171     1.781    d/sel0[4]
    SLICE_X12Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  d/col_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    d/col_select[1]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.120     1.566    d/col_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d/col_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/col_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/col_select_reg[0]/Q
                         net (fo=10, routed)          0.175     1.785    d/sel0[4]
    SLICE_X12Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  d/col_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    d/col_select[0]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y90         FDRE                                         r  d/col_select_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.121     1.567    d/col_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    d/CLK
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d/scan_timer_reg[4]/Q
                         net (fo=3, routed)           0.120     1.707    d/scan_timer[4]
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  d/scan_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.815    d/p_1_in[4]
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.959    d/CLK
    SLICE_X13Y88         FDRE                                         r  d/scan_timer_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.105     1.550    d/scan_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d/scan_timer_reg[17]/Q
                         net (fo=3, routed)           0.117     1.705    d/scan_timer[17]
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  d/scan_timer0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.820    d/p_1_in[17]
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X13Y92         FDRE                                         r  d/scan_timer_reg[17]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.105     1.551    d/scan_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d/scan_timer_reg[16]/Q
                         net (fo=3, routed)           0.126     1.713    d/scan_timer[16]
    SLICE_X13Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  d/scan_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.821    d/p_1_in[16]
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[16]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.105     1.551    d/scan_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d/scan_timer_reg[5]/Q
                         net (fo=3, routed)           0.123     1.709    d/scan_timer[5]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  d/scan_timer0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.824    d/p_1_in[5]
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.959    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.105     1.550    d/scan_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.502%)  route 0.123ns (32.498%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d/scan_timer_reg[9]/Q
                         net (fo=3, routed)           0.123     1.710    d/scan_timer[9]
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  d/scan_timer0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.825    d/p_1_in[9]
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[9]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.105     1.551    d/scan_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d/scan_timer_reg[12]/Q
                         net (fo=3, routed)           0.130     1.718    d/scan_timer[12]
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  d/scan_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.826    d/p_1_in[12]
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X13Y90         FDRE                                         r  d/scan_timer_reg[12]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.105     1.551    d/scan_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.696%)  route 0.132ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d/scan_timer_reg[7]/Q
                         net (fo=3, routed)           0.132     1.718    d/scan_timer[7]
    SLICE_X13Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  d/scan_timer0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.829    d/p_1_in[7]
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.959    d/CLK
    SLICE_X13Y89         FDRE                                         r  d/scan_timer_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.105     1.550    d/scan_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 d/scan_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/scan_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.696%)  route 0.132ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d/scan_timer_reg[15]/Q
                         net (fo=3, routed)           0.132     1.719    d/scan_timer[15]
    SLICE_X13Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  d/scan_timer0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.830    d/p_1_in[15]
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X13Y91         FDRE                                         r  d/scan_timer_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.105     1.551    d/scan_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y96   d/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y96   d/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y96   d/col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y96   d/col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y90   d/col_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y90   d/col_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92   d/dec_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92   d/dec_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92   d/dec_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y90   d/col_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y90   d/col_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96   d/col_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y90   d/col_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y90   d/col_select_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d/dec_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.667ns  (logic 4.173ns (39.124%)  route 6.494ns (60.876%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  d/dec_out_reg[3]/Q
                         net (fo=7, routed)           0.879     6.474    s/seg[0][3]
    SLICE_X14Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.598 r  s/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.615    12.213    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.744 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.744    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 4.382ns (41.106%)  route 6.279ns (58.894%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  d/dec_out_reg[1]/Q
                         net (fo=7, routed)           1.006     6.600    s/seg[0][1]
    SLICE_X14Y92         LUT4 (Prop_lut4_I3_O)        0.153     6.753 r  s/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.273    12.027    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.738 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.738    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.561ns (43.399%)  route 5.948ns (56.601%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.833     6.388    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.323     6.711 r  s/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.115    11.826    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.585 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.585    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.462ns  (logic 4.162ns (39.782%)  route 6.300ns (60.218%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  d/dec_out_reg[1]/Q
                         net (fo=7, routed)           1.006     6.600    s/seg[0][1]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  s/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.294    12.019    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.539 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.539    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 4.514ns (43.361%)  route 5.896ns (56.639%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.843     6.398    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.321     6.719 r  s/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.053    11.772    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.487 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.487    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 4.302ns (42.065%)  route 5.925ns (57.935%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.843     6.398    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.295     6.693 r  s/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.082    11.775    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.304 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.304    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 4.308ns (42.763%)  route 5.766ns (57.237%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.556     5.077    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.833     6.388    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I3_O)        0.295     6.683 r  s/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.933    11.616    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.151 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.151    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 4.180ns (56.582%)  route 3.207ns (43.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     5.078    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  d/col_reg[2]/Q
                         net (fo=1, routed)           3.207     8.763    cols_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.702    12.465 r  cols_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.465    cols[2]
    B15                                                               r  cols[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.038ns (57.080%)  route 3.036ns (42.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     5.078    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  d/col_reg[0]/Q
                         net (fo=1, routed)           3.036     8.632    cols_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.152 r  cols_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.152    cols[0]
    A14                                                               r  cols[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.030ns (57.513%)  route 2.977ns (42.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     5.078    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  d/col_reg[1]/Q
                         net (fo=1, routed)           2.977     8.573    cols_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    12.085 r  cols_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.085    cols[1]
    A16                                                               r  cols[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d/col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.405ns (61.250%)  route 0.889ns (38.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  d/col_reg[3]/Q
                         net (fo=1, routed)           0.889     2.484    cols_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.257     3.742 r  cols_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.742    cols[3]
    B16                                                               r  cols[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.385ns (60.106%)  route 0.919ns (39.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  d/col_reg[0]/Q
                         net (fo=1, routed)           0.919     2.530    cols_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.751 r  cols_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    cols[0]
    A14                                                               r  cols[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.377ns (58.894%)  route 0.961ns (41.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  d/col_reg[1]/Q
                         net (fo=1, routed)           0.961     2.572    cols_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.785 r  cols_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.785    cols[1]
    A16                                                               r  cols[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cols[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.428ns (57.152%)  route 1.070ns (42.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    d/CLK
    SLICE_X12Y96         FDRE                                         r  d/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  d/col_reg[2]/Q
                         net (fo=1, routed)           1.070     2.666    cols_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.945 r  cols_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.945    cols[2]
    B15                                                               r  cols[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.503ns  (logic 1.445ns (41.255%)  route 2.058ns (58.745%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/dec_out_reg[1]/Q
                         net (fo=7, routed)           0.212     1.822    s/seg[0][1]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  s/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.845     3.713    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.949 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.949    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.439ns (40.966%)  route 2.074ns (59.034%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/dec_out_reg[0]/Q
                         net (fo=7, routed)           0.159     1.770    s/seg[0][0]
    SLICE_X14Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.815 r  s/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.914     3.729    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.959 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.959    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.552ns  (logic 1.490ns (41.938%)  route 2.063ns (58.062%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/dec_out_reg[0]/Q
                         net (fo=7, routed)           0.159     1.770    s/seg[0][0]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.048     1.818 r  s/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.903     3.721    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     4.999 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.999    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.467ns (40.479%)  route 2.157ns (59.521%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.166     1.760    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.858 r  s/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.991     3.849    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.070 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.070    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.670ns  (logic 1.520ns (41.433%)  route 2.149ns (58.567%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d/dec_out_reg[1]/Q
                         net (fo=7, routed)           0.212     1.822    s/seg[0][1]
    SLICE_X14Y92         LUT4 (Prop_lut4_I3_O)        0.047     1.869 r  s/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.937     3.806    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     5.116 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.116    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d/dec_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.675ns  (logic 1.524ns (41.461%)  route 2.151ns (58.539%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  d/dec_out_reg[2]/Q
                         net (fo=7, routed)           0.166     1.760    s/seg[0][2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.102     1.862 r  s/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.985     3.847    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     5.121 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.121    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rows[0]
                            (input port)
  Destination:            d/dec_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.696ns (28.727%)  route 4.208ns (71.273%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rows[0] (IN)
                         net (fo=0)                   0.000     0.000    rows[0]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rows_IBUF[0]_inst/O
                         net (fo=2, routed)           3.430     4.878    d/rows_IBUF[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.002 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.448     5.450    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.574 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.331     5.905    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C

Slack:                    inf
  Source:                 rows[0]
                            (input port)
  Destination:            d/dec_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.696ns (28.727%)  route 4.208ns (71.273%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rows[0] (IN)
                         net (fo=0)                   0.000     0.000    rows[0]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rows_IBUF[0]_inst/O
                         net (fo=2, routed)           3.430     4.878    d/rows_IBUF[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.002 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.448     5.450    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.574 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.331     5.905    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C

Slack:                    inf
  Source:                 rows[0]
                            (input port)
  Destination:            d/dec_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.696ns (28.727%)  route 4.208ns (71.273%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rows[0] (IN)
                         net (fo=0)                   0.000     0.000    rows[0]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rows_IBUF[0]_inst/O
                         net (fo=2, routed)           3.430     4.878    d/rows_IBUF[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.002 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.448     5.450    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.574 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.331     5.905    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C

Slack:                    inf
  Source:                 rows[0]
                            (input port)
  Destination:            d/dec_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.696ns (28.727%)  route 4.208ns (71.273%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rows[0] (IN)
                         net (fo=0)                   0.000     0.000    rows[0]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rows_IBUF[0]_inst/O
                         net (fo=2, routed)           3.430     4.878    d/rows_IBUF[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.002 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.448     5.450    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.574 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.331     5.905    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.587ns (35.638%)  route 2.867ns (64.362%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           2.867     4.304    d/rows_IBUF[3]
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.150     4.454 r  d/dec_out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.454    d/dec_out[2]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C

Slack:                    inf
  Source:                 rows[0]
                            (input port)
  Destination:            d/dec_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.572ns (35.504%)  route 2.856ns (64.496%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rows[0] (IN)
                         net (fo=0)                   0.000     0.000    rows[0]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rows_IBUF[0]_inst/O
                         net (fo=2, routed)           2.856     4.304    d/rows_IBUF[0]
    SLICE_X12Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.428 r  d/dec_out[3]_i_2/O
                         net (fo=1, routed)           0.000     4.428    d/dec_out[3]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.561ns (35.261%)  route 2.867ns (64.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 f  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 f  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           2.867     4.304    d/rows_IBUF[3]
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.428 r  d/dec_out[1]_i_1/O
                         net (fo=1, routed)           0.000     4.428    d/dec_out[1]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C

Slack:                    inf
  Source:                 rows[1]
                            (input port)
  Destination:            d/dec_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.120ns  (logic 1.577ns (38.285%)  route 2.542ns (61.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  rows[1] (IN)
                         net (fo=0)                   0.000     0.000    rows[1]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rows_IBUF[1]_inst/O
                         net (fo=4, routed)           2.542     3.996    d/rows_IBUF[1]
    SLICE_X12Y92         LUT3 (Prop_lut3_I1_O)        0.124     4.120 r  d/dec_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.120    d/dec_out[0]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.439     4.780    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.251ns (18.767%)  route 1.085ns (81.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.085     1.291    d/rows_IBUF[3]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.336 r  d/dec_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.336    d/dec_out[0]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C

Slack:                    inf
  Source:                 rows[2]
                            (input port)
  Destination:            d/dec_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.263ns (18.706%)  route 1.144ns (81.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  rows[2] (IN)
                         net (fo=0)                   0.000     0.000    rows[2]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rows_IBUF[2]_inst/O
                         net (fo=4, routed)           1.144     1.362    d/rows_IBUF[2]
    SLICE_X12Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.407 r  d/dec_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.407    d/dec_out[1]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C

Slack:                    inf
  Source:                 rows[2]
                            (input port)
  Destination:            d/dec_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.266ns (18.879%)  route 1.144ns (81.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  rows[2] (IN)
                         net (fo=0)                   0.000     0.000    rows[2]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rows_IBUF[2]_inst/O
                         net (fo=4, routed)           1.144     1.362    d/rows_IBUF[2]
    SLICE_X12Y92         LUT5 (Prop_lut5_I1_O)        0.048     1.410 r  d/dec_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.410    d/dec_out[2]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.251ns (17.402%)  route 1.190ns (82.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.190     1.395    d/rows_IBUF[3]
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.440 r  d/dec_out[3]_i_2/O
                         net (fo=1, routed)           0.000     1.440    d/dec_out[3]_i_2_n_0
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.296ns (18.482%)  route 1.304ns (81.518%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.022     1.227    d/rows_IBUF[3]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.171     1.443    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.488 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.112     1.600    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[0]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.296ns (18.482%)  route 1.304ns (81.518%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.022     1.227    d/rows_IBUF[3]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.171     1.443    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.488 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.112     1.600    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[1]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.296ns (18.482%)  route 1.304ns (81.518%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.022     1.227    d/rows_IBUF[3]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.171     1.443    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.488 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.112     1.600    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[2]/C

Slack:                    inf
  Source:                 rows[3]
                            (input port)
  Destination:            d/dec_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.296ns (18.482%)  route 1.304ns (81.518%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  rows[3] (IN)
                         net (fo=0)                   0.000     0.000    rows[3]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  rows_IBUF[3]_inst/O
                         net (fo=5, routed)           1.022     1.227    d/rows_IBUF[3]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  d/dec_out[3]_i_6/O
                         net (fo=1, routed)           0.171     1.443    d/dec_out[3]_i_6_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.488 r  d/dec_out[3]_i_1/O
                         net (fo=4, routed)           0.112     1.600    d/dec_out
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.960    d/CLK
    SLICE_X12Y92         FDRE                                         r  d/dec_out_reg[3]/C





