{COMPONENT C:\TMP\WINCUPL\WINCUPL\C128_MMU256K.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Jun 22 16:34:33 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P A0 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P A3 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CAS0 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CAS1 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P RAMCAS0 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P RAMCAS1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P D0 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P D1 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P D6 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P D7 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P Q7 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P Q8 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P Q9 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P Q10 {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P D0_IC5 {Pt "I/O"}{Lq 0}{Ploc 350 20}}
   {P D6_IC5 {Pt "I/O"}{Lq 0}{Ploc 350 40}}
   {P RAMCAS0_ {Pt "I/O"}{Lq 0}{Ploc 350 60}}
   {P RAMCAS1_ {Pt "I/O"}{Lq 0}{Ploc 350 80}}
   {P RAMCAS2 {Pt "I/O"}{Lq 0}{Ploc 350 100}}
   {P RAMCAS3 {Pt "I/O"}{Lq 0}{Ploc 350 120}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 225 370}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 350}
   [Ts 15][Tj "RC"]
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 330 30}
   {Pnl 330 50}
   {Pnl 330 70}
   {Pnl 330 90}
   {Pnl 330 110}
   {Pnl 330 130}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 20 21 22 23 14 15 16 17 18 19}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 360 320 0}
   {L 130 340 100 340}
   {L 130 350 140 340 130 330}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 320 20 350 20}
   {L 320 40 350 40}
   {L 320 60 350 60}
   {L 320 80 350 80}
   {L 320 100 350 100}
   {L 320 120 350 120}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "A0" 140 340}
   {T "A1" 140 300}
   {T "A2" 140 280}
   {T "A3" 140 260}
   {T "CAS0" 140 240}
   {T "CAS1" 140 220}
   {T "RAMCAS0" 140 200}
   {T "RAMCAS1" 140 180}
   {T "D0" 140 160}
   {T "D1" 140 140}
   {T "D6" 140 120}
   {T "D7" 140 100}
   {T "Q7" 140 80}
   {T "Q8" 140 60}
   {T "Q9" 140 40}
   {T "Q10" 140 20}
   [Tj "RC"]
   {T "D0_IC5" 310 20}
   {T "D6_IC5" 310 40}
   {T "RAMCAS0_" 310 60}
   {T "RAMCAS1_" 310 80}
   {T "RAMCAS2" 310 100}
   {T "RAMCAS3" 310 120}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 225 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\TMP\WINCUPL\WINCUPL\C128_MMU256K 225 360}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N A0
   }
   {N A1
   }
   {N A2
   }
   {N A3
   }
   {N CAS0
   }
   {N CAS1
   }
   {N RAMCAS0
   }
   {N RAMCAS1
   }
   {N D0
   }
   {N D1
   }
   {N D6
   }
   {N D7
   }
   {N Q7
   }
   {N Q8
   }
   {N Q9
   }
   {N Q10
   }
   {N D0_IC5
   }
   {N D6_IC5
   }
   {N RAMCAS0_
   }
   {N RAMCAS1_
   }
   {N RAMCAS2
   }
   {N RAMCAS3
   }
  }

  {SUBCOMP
  }
 }
}
