`timescale 1ns / 1ps
`include "para_define.vh"
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/11/23 11:47:03
// Design Name: 
// Module Name: data_process
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module internal_process(
	input clk_AD,
	input rstn,
	
	input [1:0]  trig_mode_sel,
	input [11:0] ADC1_Data,
	
	input trigger,
//    output trigger,
//	output no_signal,
	output reg [11:0] avg_result,
	output reg avg_done
);

reg trigger_d0;
reg trigger_d1;
wire trigger_rising;
wire trigger_falling;

assign trigger_rising  = trigger_d0 & (~trigger_d1);
assign trigger_falling = trigger_d1 & (~trigger_d0);

always@(posedge clk_AD or negedge rstn) begin
	if(!rstn) begin
		trigger_d0 <= 1'b0;
		trigger_d1 <= 1'b0;
	end
	else begin
		trigger_d0 <= trigger;
		trigger_d1 <= trigger_d0;
	end
end

(* DONT_TOUCH = "TRUE" *)reg [1:0] state;
(* DONT_TOUCH = "TRUE" *)reg [`DLY_CNT_MSB:0] dly_cnt;
(* DONT_TOUCH = "TRUE" *)reg [`SUM_CNT_MSB:0] sum_cnt;
(* DONT_TOUCH = "TRUE" *)reg [`TRIG_CNT_MSB:0] trigger_cnt;
(* DONT_TOUCH = "TRUE" *)reg [127:0] sum_result;

always@(posedge clk_AD or negedge rstn) begin
	if(!rstn) begin
		avg_done <= 1'b0;
		state <= 2'd0;
		dly_cnt <= 0;
		sum_cnt <= 0;
		trigger_cnt <= 0;
		sum_result <= 0;
		avg_result <= 0;
	end
	else begin
		case(state)
			2'd0: begin		
				if(trigger_rising == 1'b1) begin //æ£?æµ‹åˆ°trigger,å¼?å§‹è®¡ç®—å½“å‰é«˜ç”µå¹³
					state <= 2'd1;
					trigger_cnt <= trigger_cnt + 1'b1;//è„‰å†²é«˜ç”µå¹³è®¡æ•°å™¨åŠ?1
				end
				else begin
					state <= state;				
				end
			end
			2'd1:begin
				if(dly_cnt == 'd15) begin//å½“å‰é«˜ç”µå¹³å†…ï¼Œæ¯éš?2^DLY_CNT_MSBä¸ªç‚¹è®¡ç®—ä¸?æ¬?
				    if(ADC1_Data<`HIGH_NOISE & ADC1_Data>`LOW_NOISE) begin //å½“å‰é‡‡é›†åˆ°çš„ADCæ•°æ®åœ¨å™ªå£°èŒƒå›´å†…
                        dly_cnt <= 'd0;	
                        sum_result <= sum_result + ADC1_Data;						    
                        if(sum_cnt == 'd255) begin //åœ¨å½“å‰é«˜ç”µå¹³å†…å·²ç»è®¡ç®—äº†2^SUM_CNT_MSB-1ä¸ªç‚¹ 255
                            sum_cnt <= 'd0;
                            if(trigger_cnt == 'd31) begin //31
                                avg_result <= 'd0;                               
                                avg_done <= 1'b0;
                                state <= 2'd2;
                            end
                            else state <= 2'd0;
                        end
                        else 
                            sum_cnt <= sum_cnt + 1'b1;			
					end	
					else begin//å¦åˆ™é‡‡é›†ä¸‹ä¸€ä¸ªæ—¶é’Ÿä¸‹çš„ADCå€¼ï¼Œdly_cntä¿æŒä¸å˜
					    dly_cnt <= dly_cnt;
					    sum_result <= sum_result;					
					end
				end
				else begin
				    dly_cnt <= dly_cnt + 1'b1;
					state <= state;		
				end				
			end
			2'd2:begin //è®¡ç®—å¹³å‡å€?
				avg_result <= (sum_result >> (`SUM_CNT_MSB + `TRIG_CNT_MSB + 2));
				avg_done <= 1'b1;
				sum_result <= 'd0;
				sum_cnt <= 'd0;
				trigger_cnt <= 'd0;	
				state <= 2'd0;		
			end
		default : state <= 2'd0;
	    endcase
	end	
end


	
//int_trig internal_trigger(
// .sys_clk(sys_clk),
// .clk_AD(clk_AD),
// .rstn(rstn),
 
// .trig_mode_sel(trig_mode_sel),
// .ADC_Data(ADC1_Data),
 
// .no_signal(no_signal),
// .trigger(trigger)

//);
endmodule


