

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Apr 03 12:00:29 2022

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATB	set	3978
    48  0000                     _TRISB	set	3987
    49  0000                     _OSCCON	set	4051
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FBC                     __pcinit:
    55                           	callstack 0
    56  007FBC                     start_initialization:
    57                           	callstack 0
    58  007FBC                     __initialization:
    59                           	callstack 0
    60  007FBC                     end_of_initialization:
    61                           	callstack 0
    62  007FBC                     __end_of__initialization:
    63                           	callstack 0
    64  007FBC  0100               	movlb	0
    65  007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 19 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FC2                     __ptext0:
   108                           	callstack 0
   109  007FC2                     _main:
   110                           	callstack 31
   111  007FC2                     
   112                           ;main.c: 20:     OSCCON=0x72;
   113  007FC2  0E72               	movlw	114
   114  007FC4  6ED3               	movwf	211,c	;volatile
   115  007FC6                     
   116                           ;main.c: 21:     TRISB &=~(1<<0);
   117  007FC6  9093               	bcf	147,0,c	;volatile
   118  007FC8                     l696:
   119                           
   120                           ;main.c: 26:         LATB |= (1<<0);
   121  007FC8  808A               	bsf	138,0,c	;volatile
   122  007FCA                     
   123                           ;main.c: 27:         _delay((unsigned long)((500)*(8000000/4000.0)));
   124  007FCA  0E06               	movlw	6
   125  007FCC  6E02               	movwf	(??_main+1)^0,c
   126  007FCE  0E13               	movlw	19
   127  007FD0  6E01               	movwf	??_main^0,c
   128  007FD2  0EAE               	movlw	174
   129  007FD4                     u17:
   130  007FD4  2EE8               	decfsz	wreg,f,c
   131  007FD6  D7FE               	bra	u17
   132  007FD8  2E01               	decfsz	??_main^0,f,c
   133  007FDA  D7FC               	bra	u17
   134  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   135  007FDE  D7FA               	bra	u17
   136  007FE0                     
   137                           ;main.c: 28:         LATB &=~ (1<<0);
   138  007FE0  908A               	bcf	138,0,c	;volatile
   139  007FE2                     
   140                           ;main.c: 29:         _delay((unsigned long)((500)*(8000000/4000.0)));
   141  007FE2  0E06               	movlw	6
   142  007FE4  6E02               	movwf	(??_main+1)^0,c
   143  007FE6  0E13               	movlw	19
   144  007FE8  6E01               	movwf	??_main^0,c
   145  007FEA  0EAE               	movlw	174
   146  007FEC                     u27:
   147  007FEC  2EE8               	decfsz	wreg,f,c
   148  007FEE  D7FE               	bra	u27
   149  007FF0  2E01               	decfsz	??_main^0,f,c
   150  007FF2  D7FC               	bra	u27
   151  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   152  007FF6  D7FA               	bra	u27
   153  007FF8  EFE4  F03F         	goto	l696
   154  007FFC  EF00  F000         	goto	start
   155  008000                     __end_of_main:
   156                           	callstack 0
   157  0000                     
   158                           	psect	rparam
   159  0000                     
   160                           	psect	idloc
   161                           
   162                           ;Config register IDLOC0 @ 0x200000
   163                           ;	unspecified, using default values
   164  200000                     	org	2097152
   165  200000  FF                 	db	255
   166                           
   167                           ;Config register IDLOC1 @ 0x200001
   168                           ;	unspecified, using default values
   169  200001                     	org	2097153
   170  200001  FF                 	db	255
   171                           
   172                           ;Config register IDLOC2 @ 0x200002
   173                           ;	unspecified, using default values
   174  200002                     	org	2097154
   175  200002  FF                 	db	255
   176                           
   177                           ;Config register IDLOC3 @ 0x200003
   178                           ;	unspecified, using default values
   179  200003                     	org	2097155
   180  200003  FF                 	db	255
   181                           
   182                           ;Config register IDLOC4 @ 0x200004
   183                           ;	unspecified, using default values
   184  200004                     	org	2097156
   185  200004  FF                 	db	255
   186                           
   187                           ;Config register IDLOC5 @ 0x200005
   188                           ;	unspecified, using default values
   189  200005                     	org	2097157
   190  200005  FF                 	db	255
   191                           
   192                           ;Config register IDLOC6 @ 0x200006
   193                           ;	unspecified, using default values
   194  200006                     	org	2097158
   195  200006  FF                 	db	255
   196                           
   197                           ;Config register IDLOC7 @ 0x200007
   198                           ;	unspecified, using default values
   199  200007                     	org	2097159
   200  200007  FF                 	db	255
   201                           
   202                           	psect	config
   203                           
   204                           ;Config register CONFIG1L @ 0x300000
   205                           ;	PLL Prescaler Selection bits
   206                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   207                           ;	System Clock Postscaler Selection bits
   208                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   209                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   210                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   211  300000                     	org	3145728
   212  300000  00                 	db	0
   213                           
   214                           ;Config register CONFIG1H @ 0x300001
   215                           ;	Oscillator Selection bits
   216                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   217                           ;	Fail-Safe Clock Monitor Enable bit
   218                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   219                           ;	Internal/External Oscillator Switchover bit
   220                           ;	IESO = OFF, Oscillator Switchover mode disabled
   221  300001                     	org	3145729
   222  300001  09                 	db	9
   223                           
   224                           ;Config register CONFIG2L @ 0x300002
   225                           ;	Power-up Timer Enable bit
   226                           ;	PWRT = OFF, PWRT disabled
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   229                           ;	Brown-out Reset Voltage bits
   230                           ;	BORV = 3, Minimum setting 2.05V
   231                           ;	USB Voltage Regulator Enable bit
   232                           ;	VREGEN = OFF, USB voltage regulator disabled
   233  300002                     	org	3145730
   234  300002  1F                 	db	31
   235                           
   236                           ;Config register CONFIG2H @ 0x300003
   237                           ;	Watchdog Timer Enable bit
   238                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   239                           ;	Watchdog Timer Postscale Select bits
   240                           ;	WDTPS = 32768, 1:32768
   241  300003                     	org	3145731
   242  300003  1E                 	db	30
   243                           
   244                           ; Padding undefined space
   245  300004                     	org	3145732
   246  300004  FF                 	db	255
   247                           
   248                           ;Config register CONFIG3H @ 0x300005
   249                           ;	CCP2 MUX bit
   250                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   251                           ;	PORTB A/D Enable bit
   252                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   253                           ;	Low-Power Timer 1 Oscillator Enable bit
   254                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   255                           ;	MCLR Pin Enable bit
   256                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   257  300005                     	org	3145733
   258  300005  01                 	db	1
   259                           
   260                           ;Config register CONFIG4L @ 0x300006
   261                           ;	Stack Full/Underflow Reset Enable bit
   262                           ;	STVREN = ON, Stack full/underflow will cause Reset
   263                           ;	Single-Supply ICSP Enable bit
   264                           ;	LVP = OFF, Single-Supply ICSP disabled
   265                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   266                           ;	ICPRT = OFF, ICPORT disabled
   267                           ;	Extended Instruction Set Enable bit
   268                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   269                           ;	Background Debugger Enable bit
   270                           ;	DEBUG = 0x1, unprogrammed default
   271  300006                     	org	3145734
   272  300006  81                 	db	129
   273                           
   274                           ; Padding undefined space
   275  300007                     	org	3145735
   276  300007  FF                 	db	255
   277                           
   278                           ;Config register CONFIG5L @ 0x300008
   279                           ;	Code Protection bit
   280                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   283                           ;	Code Protection bit
   284                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   285                           ;	Code Protection bit
   286                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   287  300008                     	org	3145736
   288  300008  0F                 	db	15
   289                           
   290                           ;Config register CONFIG5H @ 0x300009
   291                           ;	Boot Block Code Protection bit
   292                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   293                           ;	Data EEPROM Code Protection bit
   294                           ;	CPD = OFF, Data EEPROM is not code-protected
   295  300009                     	org	3145737
   296  300009  C0                 	db	192
   297                           
   298                           ;Config register CONFIG6L @ 0x30000A
   299                           ;	Write Protection bit
   300                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   303                           ;	Write Protection bit
   304                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   305                           ;	Write Protection bit
   306                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   307  30000A                     	org	3145738
   308  30000A  0F                 	db	15
   309                           
   310                           ;Config register CONFIG6H @ 0x30000B
   311                           ;	Configuration Register Write Protection bit
   312                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   313                           ;	Boot Block Write Protection bit
   314                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   315                           ;	Data EEPROM Write Protection bit
   316                           ;	WRTD = OFF, Data EEPROM is not write-protected
   317  30000B                     	org	3145739
   318  30000B  E0                 	db	224
   319                           
   320                           ;Config register CONFIG7L @ 0x30000C
   321                           ;	Table Read Protection bit
   322                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   327                           ;	Table Read Protection bit
   328                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   329  30000C                     	org	3145740
   330  30000C  0F                 	db	15
   331                           
   332                           ;Config register CONFIG7H @ 0x30000D
   333                           ;	Boot Block Table Read Protection bit
   334                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   335  30000D                     	org	3145741
   336  30000D  40                 	db	64
   337                           tosu	equ	0xFFF
   338                           tosh	equ	0xFFE
   339                           tosl	equ	0xFFD
   340                           stkptr	equ	0xFFC
   341                           pclatu	equ	0xFFB
   342                           pclath	equ	0xFFA
   343                           pcl	equ	0xFF9
   344                           tblptru	equ	0xFF8
   345                           tblptrh	equ	0xFF7
   346                           tblptrl	equ	0xFF6
   347                           tablat	equ	0xFF5
   348                           prodh	equ	0xFF4
   349                           prodl	equ	0xFF3
   350                           indf0	equ	0xFEF
   351                           postinc0	equ	0xFEE
   352                           postdec0	equ	0xFED
   353                           preinc0	equ	0xFEC
   354                           plusw0	equ	0xFEB
   355                           fsr0h	equ	0xFEA
   356                           fsr0l	equ	0xFE9
   357                           wreg	equ	0xFE8
   358                           indf1	equ	0xFE7
   359                           postinc1	equ	0xFE6
   360                           postdec1	equ	0xFE5
   361                           preinc1	equ	0xFE4
   362                           plusw1	equ	0xFE3
   363                           fsr1h	equ	0xFE2
   364                           fsr1l	equ	0xFE1
   365                           bsr	equ	0xFE0
   366                           indf2	equ	0xFDF
   367                           postinc2	equ	0xFDE
   368                           postdec2	equ	0xFDD
   369                           preinc2	equ	0xFDC
   370                           plusw2	equ	0xFDB
   371                           fsr2h	equ	0xFDA
   372                           fsr2l	equ	0xFD9
   373                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Apr 03 12:00:29 2022

                     u17 7FD4                       u27 7FEC                      l700 7FE0  
                    l702 7FE2                      l692 7FC2                      l694 7FC6  
                    l696 7FC8                      l698 7FCA                      wreg 000FE8  
                   _LATB 000F8A                     _main 7FC2                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
        __initialization 7FBC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _OSCCON 000FD3               __accesstop 0060  
__end_of__initialization 7FBC            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FBC  
                __ramtop 0800                  __ptext0 7FC2     end_of_initialization 7FBC  
    start_initialization 7FBC                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 003E  
