<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HalfAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_latch_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HA_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HA_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Mux2x1_conditional.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adr_rcla_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adr_rcla_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adr_rcla_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comp_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="d_latch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dec_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dec_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ha_beh.tfi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_arr_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mult_arr_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mult_arr_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_arry_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux21tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux21tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1673848836" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1673848836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673928194" xil_pn:in_ck="718154631003093143" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1673928194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA_tb.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HA_TB.v"/>
      <outfile xil_pn:name="Mult2x2.v"/>
      <outfile xil_pn:name="adr_rcla_tb.v"/>
      <outfile xil_pn:name="comp_tb.v"/>
      <outfile xil_pn:name="d_latch.v"/>
      <outfile xil_pn:name="d_latch_tb.v"/>
      <outfile xil_pn:name="dec24_df.v"/>
      <outfile xil_pn:name="dec_tb.v"/>
      <outfile xil_pn:name="ha_beh.v"/>
      <outfile xil_pn:name="ha_df.v"/>
      <outfile xil_pn:name="lkahd_adder.v"/>
      <outfile xil_pn:name="lkahd_adder_tb.v"/>
      <outfile xil_pn:name="mag_comp2bit.v"/>
      <outfile xil_pn:name="mult_arr_tb.v"/>
      <outfile xil_pn:name="mux21_condop.v"/>
      <outfile xil_pn:name="mux21ale.v"/>
      <outfile xil_pn:name="mux21tb.v"/>
      <outfile xil_pn:name="ripple_car_adr_3bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1673927823" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4574419738916617956" xil_pn:start_ts="1673927823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673927823" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6097088369304998288" xil_pn:start_ts="1673927823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673876466" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2114153210184279447" xil_pn:start_ts="1673876466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673928194" xil_pn:in_ck="718154631003093143" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1673928194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA_tb.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HA_TB.v"/>
      <outfile xil_pn:name="Mult2x2.v"/>
      <outfile xil_pn:name="adr_rcla_tb.v"/>
      <outfile xil_pn:name="comp_tb.v"/>
      <outfile xil_pn:name="d_latch.v"/>
      <outfile xil_pn:name="d_latch_tb.v"/>
      <outfile xil_pn:name="dec24_df.v"/>
      <outfile xil_pn:name="dec_tb.v"/>
      <outfile xil_pn:name="ha_beh.v"/>
      <outfile xil_pn:name="ha_df.v"/>
      <outfile xil_pn:name="lkahd_adder.v"/>
      <outfile xil_pn:name="lkahd_adder_tb.v"/>
      <outfile xil_pn:name="mag_comp2bit.v"/>
      <outfile xil_pn:name="mult_arr_tb.v"/>
      <outfile xil_pn:name="mux21_condop.v"/>
      <outfile xil_pn:name="mux21ale.v"/>
      <outfile xil_pn:name="mux21tb.v"/>
      <outfile xil_pn:name="ripple_car_adr_3bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1673928196" xil_pn:in_ck="718154631003093143" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7114747133076333336" xil_pn:start_ts="1673928194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adr_rcla_tb_beh.prj"/>
      <outfile xil_pn:name="adr_rcla_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1673928197" xil_pn:in_ck="1298971896406372726" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3867190195143390501" xil_pn:start_ts="1673928196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adr_rcla_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
