.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_V_Ext_CP_Clk */
.set ADC_DelSig_V_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_V_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_V_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_V_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_V_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_V_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_V_theACLK */
.set ADC_DelSig_V_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_DelSig_V_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_DelSig_V_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_DelSig_V_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_V_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_DelSig_V_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_V_theACLK__INDEX, 0x01
.set ADC_DelSig_V_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_V_theACLK__PM_ACT_MSK, 0x02
.set ADC_DelSig_V_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_V_theACLK__PM_STBY_MSK, 0x02

/* Counter_2_CounterHW */
.set Counter_2_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_2_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_2_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_2_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_2_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_2_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_2_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_2_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_2_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_2_CounterHW__PM_ACT_MSK, 0x01
.set Counter_2_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_2_CounterHW__PM_STBY_MSK, 0x01
.set Counter_2_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_2_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_2_CounterHW__SR0, CYREG_TMR0_SR0

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* ADC_DelSig_V_DSM2 */
.set ADC_DelSig_V_DSM2__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_V_DSM2__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_V_DSM2__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_V_DSM2__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_V_DSM2__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_V_DSM2__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_V_DSM2__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_V_DSM2__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_V_DSM2__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_V_DSM2__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_V_DSM2__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_V_DSM2__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_V_DSM2__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_V_DSM2__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_V_DSM2__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_V_DSM2__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_V_DSM2__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_V_DSM2__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_V_DSM2__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_V_DSM2__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_V_DSM2__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_V_DSM2__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_V_DSM2__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_V_DSM2__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_V_DSM2__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_V_DSM2__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_V_DSM2__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_V_DSM2__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_V_DSM2__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_V_DSM2__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_V_DSM2__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_V_DSM2__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_V_DSM2__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_V_DSM2__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_V_DSM2__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_V_DSM2__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_V_DSM2__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_V_DSM2__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_V_DSM2__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_V_DSM2__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_V_DSM2__TST1, CYREG_DSM0_TST1

/* ADC_SAR_I_ADC_SAR */
.set ADC_SAR_I_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_I_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_I_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_I_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_I_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_I_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_I_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_I_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_I_ADC_SAR__CSR7, CYREG_SAR1_CSR7
.set ADC_SAR_I_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_I_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_I_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_I_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_I_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_I_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_I_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_I_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_I_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_I_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_I_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR1_TR0
.set ADC_SAR_I_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR1_TR1
.set ADC_SAR_I_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_I_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_I_theACLK */
.set ADC_SAR_I_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_I_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_I_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_I_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_I_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_I_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_I_theACLK__INDEX, 0x00
.set ADC_SAR_I_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_I_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_I_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_I_theACLK__PM_STBY_MSK, 0x01

/* ADC_DelSig_V_DEC */
.set ADC_DelSig_V_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_V_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_V_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_V_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_V_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_V_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_V_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_V_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_V_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_V_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_V_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_V_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_V_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_V_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_V_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_V_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_V_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_V_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_V_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_V_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_V_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_V_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_V_DEC__TRIM__16H, CYREG_FLSHID_CUST_TABLES_DEC_16H
.set ADC_DelSig_V_DEC__TRIM__16L, CYREG_FLSHID_CUST_TABLES_DEC_16L
.set ADC_DelSig_V_DEC__TRIM__1H, CYREG_FLSHID_CUST_TABLES_DEC_1H
.set ADC_DelSig_V_DEC__TRIM__1L, CYREG_FLSHID_CUST_TABLES_DEC_1L
.set ADC_DelSig_V_DEC__TRIM__4H, CYREG_FLSHID_CUST_TABLES_DEC_4H
.set ADC_DelSig_V_DEC__TRIM__4L, CYREG_FLSHID_CUST_TABLES_DEC_4L
.set ADC_DelSig_V_DEC__TRIM__P25H, CYREG_FLSHID_CUST_TABLES_DEC_P25H
.set ADC_DelSig_V_DEC__TRIM__P25L, CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_V_IRQ */
.set ADC_DelSig_V_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_V_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_V_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_V_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_V_IRQ__INTC_PRIOR_NUM, 2
.set ADC_DelSig_V_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_V_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_V_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_I_Bypass */
.set ADC_SAR_I_Bypass__0__MASK, 0x04
.set ADC_SAR_I_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_I_Bypass__0__PORT, 0
.set ADC_SAR_I_Bypass__0__SHIFT, 2
.set ADC_SAR_I_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_I_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_I_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_I_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_I_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_I_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_I_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_I_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_I_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_I_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_I_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_I_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_I_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_I_Bypass__MASK, 0x04
.set ADC_SAR_I_Bypass__PORT, 0
.set ADC_SAR_I_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_I_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_I_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_I_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_I_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_I_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_I_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_I_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_I_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_I_Bypass__SHIFT, 2
.set ADC_SAR_I_Bypass__SLW, CYREG_PRT0_SLW

/* PWM_BUCK_PWMUDB */
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK, 0x01
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS, 0
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK, 0x02
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS, 1
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK, 0x03
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* ADC_SAR_I_IRQ */
.set ADC_SAR_I_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_I_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_I_IRQ__INTC_MASK, 0x01
.set ADC_SAR_I_IRQ__INTC_NUMBER, 0
.set ADC_SAR_I_IRQ__INTC_PRIOR_NUM, 2
.set ADC_SAR_I_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_I_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_I_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_1 */
.set Control_Reg_1_Async_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Async_ctrl_reg__0__POS, 0
.set Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Control_Reg_1_Async_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Control_Reg_1_Async_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Control_Reg_1_Async_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Control_Reg_1_Async_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* isr_spark_drq */
.set isr_spark_drq__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_spark_drq__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_spark_drq__INTC_MASK, 0x02
.set isr_spark_drq__INTC_NUMBER, 1
.set isr_spark_drq__INTC_PRIOR_NUM, 1
.set isr_spark_drq__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_spark_drq__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_spark_drq__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIS_1_BSPIS */
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPIS_1_BSPIS_es2_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_REG, CYREG_B0_UDB05_A0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A1_REG, CYREG_B0_UDB05_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_REG, CYREG_B0_UDB05_D0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D1_REG, CYREG_B0_UDB05_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_REG, CYREG_B0_UDB05_F0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F1_REG, CYREG_B0_UDB05_F1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F1_REG, CYREG_B0_UDB04_F1

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1

/* Clock_LUT */
.set Clock_LUT__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_LUT__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_LUT__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_LUT__CFG2_SRC_SEL_MASK, 0x07
.set Clock_LUT__INDEX, 0x04
.set Clock_LUT__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_LUT__PM_ACT_MSK, 0x10
.set Clock_LUT__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_LUT__PM_STBY_MSK, 0x10

/* DFB_1_DFB */
.set DFB_1_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set DFB_1_DFB__COHER, CYREG_DFB0_COHER
.set DFB_1_DFB__CR, CYREG_DFB0_CR
.set DFB_1_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set DFB_1_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set DFB_1_DFB__DALIGN, CYREG_DFB0_DALIGN
.set DFB_1_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set DFB_1_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set DFB_1_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set DFB_1_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set DFB_1_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set DFB_1_DFB__HOLDA, CYREG_DFB0_HOLDA
.set DFB_1_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set DFB_1_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set DFB_1_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set DFB_1_DFB__HOLDB, CYREG_DFB0_HOLDB
.set DFB_1_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set DFB_1_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set DFB_1_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set DFB_1_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set DFB_1_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set DFB_1_DFB__PM_ACT_MSK, 0x10
.set DFB_1_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set DFB_1_DFB__PM_STBY_MSK, 0x10
.set DFB_1_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set DFB_1_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set DFB_1_DFB__SEMA, CYREG_DFB0_SEMA
.set DFB_1_DFB__SR, CYREG_DFB0_SR
.set DFB_1_DFB__STAGEA, CYREG_DFB0_STAGEA
.set DFB_1_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set DFB_1_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set DFB_1_DFB__STAGEB, CYREG_DFB0_STAGEB
.set DFB_1_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set DFB_1_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* DMA_OUT_A */
.set DMA_OUT_A__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_OUT_A__DRQ_NUMBER, 1
.set DMA_OUT_A__NUMBEROF_TDS, 0
.set DMA_OUT_A__PRIORITY, 2
.set DMA_OUT_A__TERMIN_EN, 0
.set DMA_OUT_A__TERMIN_SEL, 0
.set DMA_OUT_A__TERMOUT0_EN, 0
.set DMA_OUT_A__TERMOUT0_SEL, 0
.set DMA_OUT_A__TERMOUT1_EN, 0
.set DMA_OUT_A__TERMOUT1_SEL, 0

/* DMA_IN_A */
.set DMA_IN_A__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_IN_A__DRQ_NUMBER, 0
.set DMA_IN_A__NUMBEROF_TDS, 0
.set DMA_IN_A__PRIORITY, 2
.set DMA_IN_A__TERMIN_EN, 0
.set DMA_IN_A__TERMIN_SEL, 0
.set DMA_IN_A__TERMOUT0_EN, 0
.set DMA_IN_A__TERMOUT0_SEL, 0
.set DMA_IN_A__TERMOUT1_EN, 0
.set DMA_IN_A__TERMOUT1_SEL, 0

/* BUCK_HS */
.set BUCK_HS__0__MASK, 0x20
.set BUCK_HS__0__PC, CYREG_PRT5_PC5
.set BUCK_HS__0__PORT, 5
.set BUCK_HS__0__SHIFT, 5
.set BUCK_HS__AG, CYREG_PRT5_AG
.set BUCK_HS__AMUX, CYREG_PRT5_AMUX
.set BUCK_HS__BIE, CYREG_PRT5_BIE
.set BUCK_HS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BUCK_HS__BYP, CYREG_PRT5_BYP
.set BUCK_HS__CTL, CYREG_PRT5_CTL
.set BUCK_HS__DM0, CYREG_PRT5_DM0
.set BUCK_HS__DM1, CYREG_PRT5_DM1
.set BUCK_HS__DM2, CYREG_PRT5_DM2
.set BUCK_HS__DR, CYREG_PRT5_DR
.set BUCK_HS__INP_DIS, CYREG_PRT5_INP_DIS
.set BUCK_HS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BUCK_HS__LCD_EN, CYREG_PRT5_LCD_EN
.set BUCK_HS__MASK, 0x20
.set BUCK_HS__PORT, 5
.set BUCK_HS__PRT, CYREG_PRT5_PRT
.set BUCK_HS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BUCK_HS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BUCK_HS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BUCK_HS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BUCK_HS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BUCK_HS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BUCK_HS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BUCK_HS__PS, CYREG_PRT5_PS
.set BUCK_HS__SHIFT, 5
.set BUCK_HS__SLW, CYREG_PRT5_SLW

/* BUCK_LS */
.set BUCK_LS__0__MASK, 0x40
.set BUCK_LS__0__PC, CYREG_PRT5_PC6
.set BUCK_LS__0__PORT, 5
.set BUCK_LS__0__SHIFT, 6
.set BUCK_LS__AG, CYREG_PRT5_AG
.set BUCK_LS__AMUX, CYREG_PRT5_AMUX
.set BUCK_LS__BIE, CYREG_PRT5_BIE
.set BUCK_LS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BUCK_LS__BYP, CYREG_PRT5_BYP
.set BUCK_LS__CTL, CYREG_PRT5_CTL
.set BUCK_LS__DM0, CYREG_PRT5_DM0
.set BUCK_LS__DM1, CYREG_PRT5_DM1
.set BUCK_LS__DM2, CYREG_PRT5_DM2
.set BUCK_LS__DR, CYREG_PRT5_DR
.set BUCK_LS__INP_DIS, CYREG_PRT5_INP_DIS
.set BUCK_LS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BUCK_LS__LCD_EN, CYREG_PRT5_LCD_EN
.set BUCK_LS__MASK, 0x40
.set BUCK_LS__PORT, 5
.set BUCK_LS__PRT, CYREG_PRT5_PRT
.set BUCK_LS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BUCK_LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BUCK_LS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BUCK_LS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BUCK_LS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BUCK_LS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BUCK_LS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BUCK_LS__PS, CYREG_PRT5_PS
.set BUCK_LS__SHIFT, 6
.set BUCK_LS__SLW, CYREG_PRT5_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x02
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x04
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x04

/* I_SENSE */
.set I_SENSE__0__MASK, 0x40
.set I_SENSE__0__PC, CYREG_PRT1_PC6
.set I_SENSE__0__PORT, 1
.set I_SENSE__0__SHIFT, 6
.set I_SENSE__AG, CYREG_PRT1_AG
.set I_SENSE__AMUX, CYREG_PRT1_AMUX
.set I_SENSE__BIE, CYREG_PRT1_BIE
.set I_SENSE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I_SENSE__BYP, CYREG_PRT1_BYP
.set I_SENSE__CTL, CYREG_PRT1_CTL
.set I_SENSE__DM0, CYREG_PRT1_DM0
.set I_SENSE__DM1, CYREG_PRT1_DM1
.set I_SENSE__DM2, CYREG_PRT1_DM2
.set I_SENSE__DR, CYREG_PRT1_DR
.set I_SENSE__INP_DIS, CYREG_PRT1_INP_DIS
.set I_SENSE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I_SENSE__LCD_EN, CYREG_PRT1_LCD_EN
.set I_SENSE__MASK, 0x40
.set I_SENSE__PORT, 1
.set I_SENSE__PRT, CYREG_PRT1_PRT
.set I_SENSE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I_SENSE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I_SENSE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I_SENSE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I_SENSE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I_SENSE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I_SENSE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I_SENSE__PS, CYREG_PRT1_PS
.set I_SENSE__SHIFT, 6
.set I_SENSE__SLW, CYREG_PRT1_SLW

/* isr_DFB */
.set isr_DFB__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DFB__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DFB__INTC_MASK, 0x10000000
.set isr_DFB__INTC_NUMBER, 28
.set isr_DFB__INTC_PRIOR_NUM, 2
.set isr_DFB__INTC_PRIOR_REG, CYREG_NVIC_PRI_28
.set isr_DFB__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DFB__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* V_SENSE */
.set V_SENSE__0__MASK, 0x04
.set V_SENSE__0__PC, CYREG_PRT1_PC2
.set V_SENSE__0__PORT, 1
.set V_SENSE__0__SHIFT, 2
.set V_SENSE__AG, CYREG_PRT1_AG
.set V_SENSE__AMUX, CYREG_PRT1_AMUX
.set V_SENSE__BIE, CYREG_PRT1_BIE
.set V_SENSE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set V_SENSE__BYP, CYREG_PRT1_BYP
.set V_SENSE__CTL, CYREG_PRT1_CTL
.set V_SENSE__DM0, CYREG_PRT1_DM0
.set V_SENSE__DM1, CYREG_PRT1_DM1
.set V_SENSE__DM2, CYREG_PRT1_DM2
.set V_SENSE__DR, CYREG_PRT1_DR
.set V_SENSE__INP_DIS, CYREG_PRT1_INP_DIS
.set V_SENSE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set V_SENSE__LCD_EN, CYREG_PRT1_LCD_EN
.set V_SENSE__MASK, 0x04
.set V_SENSE__PORT, 1
.set V_SENSE__PRT, CYREG_PRT1_PRT
.set V_SENSE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set V_SENSE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set V_SENSE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set V_SENSE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set V_SENSE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set V_SENSE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set V_SENSE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set V_SENSE__PS, CYREG_PRT1_PS
.set V_SENSE__SHIFT, 2
.set V_SENSE__SLW, CYREG_PRT1_SLW

/* A_HS */
.set A_HS__0__MASK, 0x02
.set A_HS__0__PC, CYREG_PRT5_PC1
.set A_HS__0__PORT, 5
.set A_HS__0__SHIFT, 1
.set A_HS__AG, CYREG_PRT5_AG
.set A_HS__AMUX, CYREG_PRT5_AMUX
.set A_HS__BIE, CYREG_PRT5_BIE
.set A_HS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set A_HS__BYP, CYREG_PRT5_BYP
.set A_HS__CTL, CYREG_PRT5_CTL
.set A_HS__DM0, CYREG_PRT5_DM0
.set A_HS__DM1, CYREG_PRT5_DM1
.set A_HS__DM2, CYREG_PRT5_DM2
.set A_HS__DR, CYREG_PRT5_DR
.set A_HS__INP_DIS, CYREG_PRT5_INP_DIS
.set A_HS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set A_HS__LCD_EN, CYREG_PRT5_LCD_EN
.set A_HS__MASK, 0x02
.set A_HS__PORT, 5
.set A_HS__PRT, CYREG_PRT5_PRT
.set A_HS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set A_HS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set A_HS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set A_HS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set A_HS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set A_HS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set A_HS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set A_HS__PS, CYREG_PRT5_PS
.set A_HS__SHIFT, 1
.set A_HS__SLW, CYREG_PRT5_SLW

/* A_LS */
.set A_LS__0__MASK, 0x04
.set A_LS__0__PC, CYREG_PRT5_PC2
.set A_LS__0__PORT, 5
.set A_LS__0__SHIFT, 2
.set A_LS__AG, CYREG_PRT5_AG
.set A_LS__AMUX, CYREG_PRT5_AMUX
.set A_LS__BIE, CYREG_PRT5_BIE
.set A_LS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set A_LS__BYP, CYREG_PRT5_BYP
.set A_LS__CTL, CYREG_PRT5_CTL
.set A_LS__DM0, CYREG_PRT5_DM0
.set A_LS__DM1, CYREG_PRT5_DM1
.set A_LS__DM2, CYREG_PRT5_DM2
.set A_LS__DR, CYREG_PRT5_DR
.set A_LS__INP_DIS, CYREG_PRT5_INP_DIS
.set A_LS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set A_LS__LCD_EN, CYREG_PRT5_LCD_EN
.set A_LS__MASK, 0x04
.set A_LS__PORT, 5
.set A_LS__PRT, CYREG_PRT5_PRT
.set A_LS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set A_LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set A_LS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set A_LS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set A_LS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set A_LS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set A_LS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set A_LS__PS, CYREG_PRT5_PS
.set A_LS__SHIFT, 2
.set A_LS__SLW, CYREG_PRT5_SLW

/* B_HS */
.set B_HS__0__MASK, 0x08
.set B_HS__0__PC, CYREG_PRT5_PC3
.set B_HS__0__PORT, 5
.set B_HS__0__SHIFT, 3
.set B_HS__AG, CYREG_PRT5_AG
.set B_HS__AMUX, CYREG_PRT5_AMUX
.set B_HS__BIE, CYREG_PRT5_BIE
.set B_HS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set B_HS__BYP, CYREG_PRT5_BYP
.set B_HS__CTL, CYREG_PRT5_CTL
.set B_HS__DM0, CYREG_PRT5_DM0
.set B_HS__DM1, CYREG_PRT5_DM1
.set B_HS__DM2, CYREG_PRT5_DM2
.set B_HS__DR, CYREG_PRT5_DR
.set B_HS__INP_DIS, CYREG_PRT5_INP_DIS
.set B_HS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set B_HS__LCD_EN, CYREG_PRT5_LCD_EN
.set B_HS__MASK, 0x08
.set B_HS__PORT, 5
.set B_HS__PRT, CYREG_PRT5_PRT
.set B_HS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set B_HS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set B_HS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set B_HS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set B_HS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set B_HS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set B_HS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set B_HS__PS, CYREG_PRT5_PS
.set B_HS__SHIFT, 3
.set B_HS__SLW, CYREG_PRT5_SLW

/* B_LS */
.set B_LS__0__MASK, 0x10
.set B_LS__0__PC, CYREG_PRT5_PC4
.set B_LS__0__PORT, 5
.set B_LS__0__SHIFT, 4
.set B_LS__AG, CYREG_PRT5_AG
.set B_LS__AMUX, CYREG_PRT5_AMUX
.set B_LS__BIE, CYREG_PRT5_BIE
.set B_LS__BIT_MASK, CYREG_PRT5_BIT_MASK
.set B_LS__BYP, CYREG_PRT5_BYP
.set B_LS__CTL, CYREG_PRT5_CTL
.set B_LS__DM0, CYREG_PRT5_DM0
.set B_LS__DM1, CYREG_PRT5_DM1
.set B_LS__DM2, CYREG_PRT5_DM2
.set B_LS__DR, CYREG_PRT5_DR
.set B_LS__INP_DIS, CYREG_PRT5_INP_DIS
.set B_LS__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set B_LS__LCD_EN, CYREG_PRT5_LCD_EN
.set B_LS__MASK, 0x10
.set B_LS__PORT, 5
.set B_LS__PRT, CYREG_PRT5_PRT
.set B_LS__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set B_LS__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set B_LS__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set B_LS__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set B_LS__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set B_LS__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set B_LS__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set B_LS__PS, CYREG_PRT5_PS
.set B_LS__SHIFT, 4
.set B_LS__SLW, CYREG_PRT5_SLW

/* MISO */
.set MISO__0__MASK, 0x40
.set MISO__0__PC, CYREG_PRT0_PC6
.set MISO__0__PORT, 0
.set MISO__0__SHIFT, 6
.set MISO__AG, CYREG_PRT0_AG
.set MISO__AMUX, CYREG_PRT0_AMUX
.set MISO__BIE, CYREG_PRT0_BIE
.set MISO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO__BYP, CYREG_PRT0_BYP
.set MISO__CTL, CYREG_PRT0_CTL
.set MISO__DM0, CYREG_PRT0_DM0
.set MISO__DM1, CYREG_PRT0_DM1
.set MISO__DM2, CYREG_PRT0_DM2
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO__MASK, 0x40
.set MISO__PORT, 0
.set MISO__PRT, CYREG_PRT0_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 6
.set MISO__SLW, CYREG_PRT0_SLW

/* MOSI */
.set MOSI__0__MASK, 0x08
.set MOSI__0__PC, CYREG_PRT0_PC3
.set MOSI__0__PORT, 0
.set MOSI__0__SHIFT, 3
.set MOSI__AG, CYREG_PRT0_AG
.set MOSI__AMUX, CYREG_PRT0_AMUX
.set MOSI__BIE, CYREG_PRT0_BIE
.set MOSI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI__BYP, CYREG_PRT0_BYP
.set MOSI__CTL, CYREG_PRT0_CTL
.set MOSI__DM0, CYREG_PRT0_DM0
.set MOSI__DM1, CYREG_PRT0_DM1
.set MOSI__DM2, CYREG_PRT0_DM2
.set MOSI__DR, CYREG_PRT0_DR
.set MOSI__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI__MASK, 0x08
.set MOSI__PORT, 0
.set MOSI__PRT, CYREG_PRT0_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI__PS, CYREG_PRT0_PS
.set MOSI__SHIFT, 3
.set MOSI__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT0_PC0
.set Rx_1__0__PORT, 0
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT0_AG
.set Rx_1__AMUX, CYREG_PRT0_AMUX
.set Rx_1__BIE, CYREG_PRT0_BIE
.set Rx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_1__BYP, CYREG_PRT0_BYP
.set Rx_1__CTL, CYREG_PRT0_CTL
.set Rx_1__DM0, CYREG_PRT0_DM0
.set Rx_1__DM1, CYREG_PRT0_DM1
.set Rx_1__DM2, CYREG_PRT0_DM2
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 0
.set Rx_1__PRT, CYREG_PRT0_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT0_SLW

/* SCLK */
.set SCLK__0__MASK, 0x10
.set SCLK__0__PC, CYREG_PRT0_PC4
.set SCLK__0__PORT, 0
.set SCLK__0__SHIFT, 4
.set SCLK__AG, CYREG_PRT0_AG
.set SCLK__AMUX, CYREG_PRT0_AMUX
.set SCLK__BIE, CYREG_PRT0_BIE
.set SCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCLK__BYP, CYREG_PRT0_BYP
.set SCLK__CTL, CYREG_PRT0_CTL
.set SCLK__DM0, CYREG_PRT0_DM0
.set SCLK__DM1, CYREG_PRT0_DM1
.set SCLK__DM2, CYREG_PRT0_DM2
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCLK__MASK, 0x10
.set SCLK__PORT, 0
.set SCLK__PRT, CYREG_PRT0_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 4
.set SCLK__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT0_PC1
.set Tx_1__0__PORT, 0
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT0_AG
.set Tx_1__AMUX, CYREG_PRT0_AMUX
.set Tx_1__BIE, CYREG_PRT0_BIE
.set Tx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_1__BYP, CYREG_PRT0_BYP
.set Tx_1__CTL, CYREG_PRT0_CTL
.set Tx_1__DM0, CYREG_PRT0_DM0
.set Tx_1__DM1, CYREG_PRT0_DM1
.set Tx_1__DM2, CYREG_PRT0_DM2
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 0
.set Tx_1__PRT, CYREG_PRT0_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT0_SLW

/* SS */
.set SS__0__MASK, 0x20
.set SS__0__PC, CYREG_PRT0_PC5
.set SS__0__PORT, 0
.set SS__0__SHIFT, 5
.set SS__AG, CYREG_PRT0_AG
.set SS__AMUX, CYREG_PRT0_AMUX
.set SS__BIE, CYREG_PRT0_BIE
.set SS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS__BYP, CYREG_PRT0_BYP
.set SS__CTL, CYREG_PRT0_CTL
.set SS__DM0, CYREG_PRT0_DM0
.set SS__DM1, CYREG_PRT0_DM1
.set SS__DM2, CYREG_PRT0_DM2
.set SS__DR, CYREG_PRT0_DR
.set SS__INP_DIS, CYREG_PRT0_INP_DIS
.set SS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT0_LCD_EN
.set SS__MASK, 0x20
.set SS__PORT, 0
.set SS__PRT, CYREG_PRT0_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS__PS, CYREG_PRT0_PS
.set SS__SHIFT, 5
.set SS__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
