# IcarusVerilog

### How to make verilog files and perform simulation (After installing iverilog & gtkwave)

'''
1. Create .v & _tb.v files. (The Latter one is test bench file)

2. Go to the terminal and type in this format
(iverilog -o filename.vvp filename_tb.v filename.v)

3. execute vvp file (vvp filename.vvp)

4. If you want to check the result visually, execute gtkwave and drag your vvp file to the program.
'''
