# Task 1 - Simple sinewave generator
## Step 1 - Specifying a 256 x 8 bit ROM
Copy paste, straight forward.

## Step 2 - Create the sinegen module
Copy paste, straight forward

Note: frequency of output sinewave is f_clk * incr / 256.

## Step 3 - Create the testbench for sinegen
Change headers, make max number of cycles large.

## Step 4 - Modify the shell script
New shell script - change file names

    #!/bin/sh

    #cleanup
    rm -rf obj_dir
    rm -f sinegen.vcd

    # run Verilator to translate Verilog into C++, including C++ testbench
    verilator -Wall --cc --trace sinegen.sv rom.sv counter.sv --exe sinegen_tb.cpp

    # build C++ project via make automatically generated by Verilator
    make -j -C obj_dir/ -f Vsinegen.mk Vsinegen

    # run executable simulation file
    obj_dir/Vsinegen

# Test Yourself
change to `Top->incr = vbdValue()`