Timing Analyzer report for NeonFox
Thu Mar 10 19:45:17 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'mem_clk'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'mem_clk'
 21. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'mem_clk'
 33. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'mem_clk'
 38. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'mem_clk'
 49. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Hold: 'mem_clk'
 54. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NeonFox                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.84        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  12.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Mar 10 19:45:12 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 56.34 MHz  ; 56.34 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 70.37 MHz  ; 70.37 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 472.14 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.882  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.790  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.357 ; 0.000         ;
; mem_clk                                              ; 13.415 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.450 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.455 ; 0.000         ;
; mem_clk                                              ; 2.271 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.881 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.685 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.623  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.812  ; 0.000         ;
; clk                                                  ; 9.856  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.650 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.882 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.040      ;
; 1.911 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.011      ;
; 1.985 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.824      ;
; 2.004 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.199     ; 1.798      ;
; 2.023 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.199     ; 1.779      ;
; 2.024 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.898      ;
; 2.067 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.848      ;
; 2.082 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.087     ; 1.832      ;
; 2.082 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.087     ; 1.832      ;
; 2.082 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.087     ; 1.832      ;
; 2.095 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.820      ;
; 2.095 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.820      ;
; 2.095 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.820      ;
; 2.096 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.819      ;
; 2.097 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.818      ;
; 2.097 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.818      ;
; 2.098 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.817      ;
; 2.098 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.817      ;
; 2.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.816      ;
; 2.100 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.086     ; 1.815      ;
; 2.141 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.779      ;
; 2.152 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.768      ;
; 2.158 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.762      ;
; 2.159 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.761      ;
; 2.163 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.757      ;
; 2.168 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.752      ;
; 2.177 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.743      ;
; 2.240 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.682      ;
; 2.269 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.528      ;
; 2.272 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.525      ;
; 2.275 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.522      ;
; 2.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.520      ;
; 2.285 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.512      ;
; 2.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.614      ;
; 2.309 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.488      ;
; 2.320 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.477      ;
; 2.335 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.463      ;
; 2.335 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.463      ;
; 2.338 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.459      ;
; 2.340 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.580      ;
; 2.342 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.578      ;
; 2.343 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.577      ;
; 2.345 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.575      ;
; 2.347 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.573      ;
; 2.348 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.572      ;
; 2.350 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.570      ;
; 2.354 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.566      ;
; 2.355 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.565      ;
; 2.358 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.439      ;
; 2.374 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.548      ;
; 2.379 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.199     ; 1.423      ;
; 2.381 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.416      ;
; 2.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.390      ;
; 2.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.388      ;
; 2.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.386      ;
; 2.412 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.384      ;
; 2.416 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.380      ;
; 2.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.371      ;
; 2.440 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.358      ;
; 2.446 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.352      ;
; 2.452 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.344      ;
; 2.454 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.342      ;
; 2.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.350      ;
; 2.461 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.350      ;
; 2.461 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.205     ; 1.335      ;
; 2.464 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.346      ;
; 2.495 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.426      ;
; 2.544 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.378      ;
; 2.554 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.369      ;
; 2.590 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.332      ;
; 2.642 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.280      ;
; 2.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.274      ;
; 2.648 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.274      ;
; 2.649 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.271      ;
; 2.651 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.271      ;
; 2.652 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.270      ;
; 2.653 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.269      ;
; 2.657 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.264      ;
; 2.658 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.661 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.261      ;
; 2.681 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.241      ;
; 2.693 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.229      ;
; 2.713 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.209      ;
; 2.793 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.129      ;
; 2.819 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.103      ;
; 2.820 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.102      ;
; 2.820 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.102      ;
; 2.840 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.082      ;
; 2.854 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.067      ;
; 2.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.067      ;
; 2.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.065      ;
; 2.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.065      ;
; 2.857 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.065      ;
; 2.857 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.064      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.790 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 13.713     ;
; 5.802 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 13.702     ;
; 5.803 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 13.700     ;
; 5.805 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.498     ; 13.698     ;
; 5.815 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 13.689     ;
; 5.817 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 13.687     ;
; 5.915 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.007     ; 14.079     ;
; 5.915 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.007     ; 14.079     ;
; 5.915 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.007     ; 14.079     ;
; 5.927 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.006     ; 14.068     ;
; 5.927 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.006     ; 14.068     ;
; 5.927 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.006     ; 14.068     ;
; 5.964 ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.839      ;
; 5.969 ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.834      ;
; 5.998 ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.805      ;
; 5.999 ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.804      ;
; 6.024 ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.779      ;
; 6.048 ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.755      ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.052 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.437     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.063 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.426     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.095 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.394     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.101 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.387     ;
; 6.105 ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.198     ; 4.698      ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.106 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.383     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.112 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 13.376     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.117 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.356     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.119 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.354     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.124 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.370     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.128 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.345     ;
; 6.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 13.343     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.357 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 6.060      ;
; 13.866 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 5.551      ;
; 14.323 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 5.095      ;
; 14.427 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.991      ;
; 14.449 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.969      ;
; 14.451 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.967      ;
; 14.531 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.886      ;
; 14.546 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.871      ;
; 14.610 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.808      ;
; 14.619 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.799      ;
; 14.773 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 4.645      ;
; 14.816 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.601      ;
; 14.817 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.600      ;
; 14.884 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.533      ;
; 14.932 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.485      ;
; 15.064 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.353      ;
; 17.526 ; MSC:MSC_inst|data_page[3]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 2.264      ;
; 17.561 ; MSC:MSC_inst|data_page[1]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 2.229      ;
; 17.589 ; MSC:MSC_inst|data_page[2]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 2.201      ;
; 17.881 ; MSC:MSC_inst|data_page[0]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 1.918      ;
; 18.101 ; MSC:MSC_inst|data_page[7]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.689      ;
; 18.135 ; MSC:MSC_inst|data_page[6]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.655      ;
; 18.166 ; MSC:MSC_inst|data_page[4]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.624      ;
; 18.203 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 1.608      ;
; 18.252 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 1.559      ;
; 18.366 ; MSC:MSC_inst|program_page[0]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 1.433      ;
; 18.369 ; MSC:MSC_inst|program_page[2]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 1.430      ;
; 18.369 ; MSC:MSC_inst|program_page[1]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 1.430      ;
; 18.451 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 1.360      ;
; 18.460 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 1.350      ;
; 18.497 ; MSC:MSC_inst|program_page[3]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.305      ;
; 18.527 ; MSC:MSC_inst|data_page[5]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 1.272      ;
; 22.251 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 17.251     ;
; 22.281 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 17.221     ;
; 22.907 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.488     ; 16.606     ;
; 22.908 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 16.594     ;
; 22.928 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.488     ; 16.585     ;
; 23.068 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 16.443     ;
; 23.183 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 16.328     ;
; 23.314 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.488     ; 16.199     ;
; 23.784 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.499     ; 15.718     ;
; 23.845 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 15.666     ;
; 23.911 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.488     ; 15.602     ;
; 23.949 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.580     ;
; 24.088 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.441     ;
; 24.101 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.428     ;
; 24.140 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.389     ;
; 24.178 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 15.347     ;
; 24.289 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.240     ;
; 24.467 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 15.044     ;
; 24.652 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.873     ;
; 24.674 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.851     ;
; 24.773 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.756     ;
; 24.920 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.609     ;
; 25.006 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.523     ;
; 25.074 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.451     ;
; 25.164 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.489     ; 14.348     ;
; 25.295 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.230     ;
; 25.295 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.230     ;
; 25.296 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.229     ;
; 25.300 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.225     ;
; 25.301 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 14.223     ;
; 25.335 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.194     ;
; 25.353 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.176     ;
; 25.383 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.146     ;
; 25.385 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.144     ;
; 25.419 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.106     ;
; 25.526 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 13.998     ;
; 25.768 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 13.743     ;
; 25.771 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 13.740     ;
; 25.772 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.490     ; 13.739     ;
; 29.673 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 9.856      ;
; 30.685 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 8.840      ;
; 30.781 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 8.744      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.491 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.410      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.576 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 6.325      ;
; 33.621 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.284      ;
; 33.630 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.275      ;
; 33.651 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.254      ;
; 33.660 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.245      ;
; 33.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.131      ;
; 33.804 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.101      ;
; 33.834 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.071      ;
; 33.888 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.034      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.415 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.799      ;
; 13.461 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.213      ; 7.232      ;
; 13.507 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.213      ; 7.186      ;
; 13.523 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 7.188      ;
; 13.580 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 7.131      ;
; 13.616 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.213      ; 7.077      ;
; 13.618 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 7.093      ;
; 13.653 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.555      ;
; 13.653 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.555      ;
; 13.673 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 7.038      ;
; 13.685 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.523      ;
; 13.685 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.523      ;
; 13.721 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 6.990      ;
; 13.725 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.483      ;
; 13.771 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.231      ; 6.940      ;
; 13.875 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.339      ;
; 13.875 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 6.838      ;
; 13.927 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.281      ;
; 13.952 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.266      ;
; 13.976 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.242      ;
; 13.977 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.241      ;
; 13.978 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.240      ;
; 13.978 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 6.735      ;
; 13.994 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.220      ;
; 13.995 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.214      ;
; 13.995 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.219      ;
; 13.999 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.215      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.204      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.204      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.214      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.204      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.204      ;
; 14.005 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.203      ;
; 14.005 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.203      ;
; 14.005 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.203      ;
; 14.006 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.208      ;
; 14.006 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.195      ; 6.669      ;
; 14.011 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.207      ;
; 14.021 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.187      ;
; 14.031 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.187      ;
; 14.056 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.152      ;
; 14.056 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.152      ;
; 14.066 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.148      ;
; 14.068 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 7.136      ;
; 14.092 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.117      ;
; 14.118 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.734      ; 7.096      ;
; 14.129 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.725      ; 7.076      ;
; 14.131 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.087      ;
; 14.162 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 7.042      ;
; 14.295 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 6.909      ;
; 14.301 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 6.905      ;
; 14.448 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 6.756      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.450 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.196      ;
; 0.453 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard      ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p2_active                                     ; MSC:MSC_inst|p2_active                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|wren_hold                      ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|prev_int_rq                               ; NeonFox:CPU_inst|prev_int_rq                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|gate_out                     ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                  ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_active                                     ; MSC:MSC_inst|p1_active                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_HIT                    ; cache_8K_2S_16:p_cache_inst|state.S_HIT                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_flag                    ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_req                     ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren        ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER     ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]        ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx           ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|lru_hold                       ; cache_8K_2S_16:p_cache_inst|lru_hold                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER     ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]               ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER         ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                    ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER         ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH               ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p1_prefetch_req                               ; MSC:MSC_inst|p1_prefetch_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[5]                ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[3]                ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_active                ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_overwrite                            ; serial:serial_inst|tx_overwrite                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|full                 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_active                               ; serial:serial_inst|tx_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|tx_overwrite                        ; keyboard:keyboard_inst|tx_overwrite                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[1]              ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p2_flush_req                                  ; MSC:MSC_inst|p2_flush_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|full                 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:d_cache_inst|state.S_HIT                    ; cache_8K_2S_16:d_cache_inst|state.S_HIT                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|rx_active                ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full             ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[0]                ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full             ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                   ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                   ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[8]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[7]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute         ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern           ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]             ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[3]              ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[2]              ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                       ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[9]              ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[8]              ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[7]              ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[6]              ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[5]              ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p2_control_enable                             ; MSC:MSC_inst|p2_control_enable                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p1_control_enable                             ; MSC:MSC_inst|p1_control_enable                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; XenonGecko:XG_inst|active_render_area                                                ; XenonGecko:XG_inst|active_render_area                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|active_render_rows                                                ; XenonGecko:XG_inst|active_render_rows                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|active_rows                                                       ; XenonGecko:XG_inst|active_rows                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; XenonGecko:XG_inst|area_render_delay[4]                                              ; XenonGecko:XG_inst|area_render_delay[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|area_render_delay[6]                                              ; XenonGecko:XG_inst|area_render_delay[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|bg_shift7[1]                                                      ; XenonGecko:XG_inst|bg_shift7[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|vsync                                                             ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; XenonGecko:XG_inst|bg_shift7[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[6]                                             ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[5]                                             ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|area_render_delay[5]                                              ; XenonGecko:XG_inst|area_render_delay[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; XenonGecko:XG_inst|area_render_delay[7]                                              ; XenonGecko:XG_inst|area_render_delay[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; XenonGecko:XG_inst|bg_shift4[1]                                                      ; XenonGecko:XG_inst|bg_shift4[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; XenonGecko:XG_inst|bg_shift5[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; XenonGecko:XG_inst|bg_shift5[5]                                                      ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|bg_shift5[3]                                                      ; XenonGecko:XG_inst|bg_shift5[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|hsync_render_delay[3]                                             ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[7]                                             ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[6]                                             ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[3]                                             ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|bg_shift5[2]                                                      ; XenonGecko:XG_inst|bg_shift5[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; XenonGecko:XG_inst|bg_shift6[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|bg_shift6[3]                                                      ; XenonGecko:XG_inst|bg_shift6[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; XenonGecko:XG_inst|bg_shift4[6]                                                      ; XenonGecko:XG_inst|bg_shift4[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko:XG_inst|vsync_render_delay[5]                                             ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko:XG_inst|vsync_render_delay[1]                                             ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; XenonGecko:XG_inst|bg_shift5[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.507 ; XenonGecko:XG_inst|bg_shift4[5]                                                      ; XenonGecko:XG_inst|bg_shift4[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.798      ;
; 0.564 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.855      ;
; 0.623 ; MSC:MSC_inst|data_page[5]                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.034      ;
; 0.644 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; XenonGecko:XG_inst|bg_shift2[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.646 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; XenonGecko:XG_inst|bg_shift2[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; XenonGecko:XG_inst|bg_shift0[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.647 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; XenonGecko:XG_inst|bg_shift3[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.681 ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; XenonGecko:XG_inst|bg_shift4[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.973      ;
; 0.683 ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; XenonGecko:XG_inst|bg_shift4[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.685 ; XenonGecko:XG_inst|bg_shift6[6]                                                      ; XenonGecko:XG_inst|bg_shift6[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.686 ; XenonGecko:XG_inst|hsync_render_delay[2]                                             ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.689 ; XenonGecko:XG_inst|bg_shift5[6]                                                      ; XenonGecko:XG_inst|bg_shift5[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.689 ; XenonGecko:XG_inst|bg_shift5[1]                                                      ; XenonGecko:XG_inst|bg_shift5[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.690 ; XenonGecko:XG_inst|bg_shift6[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.444      ;
; 0.698 ; XenonGecko:XG_inst|bg_shift4[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.452      ;
; 0.700 ; XenonGecko:XG_inst|bg_shift4[2]                                                      ; XenonGecko:XG_inst|bg_shift4[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; XenonGecko:XG_inst|vsync_render_delay[2]                                             ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; XenonGecko:XG_inst|bg_shift7[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.455      ;
; 0.701 ; XenonGecko:XG_inst|bg_shift7[3]                                                      ; XenonGecko:XG_inst|bg_shift7[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|bg_shift4[3]                                                      ; XenonGecko:XG_inst|bg_shift4[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; XenonGecko:XG_inst|bg_shift6[5]                                                      ; XenonGecko:XG_inst|bg_shift6[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|hsync_render_delay[4]                                             ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; XenonGecko:XG_inst|area_render_delay[3]                                              ; XenonGecko:XG_inst|area_render_delay[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; XenonGecko:XG_inst|bg_shift7[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko:XG_inst|bg_shift7[6]                                                      ; XenonGecko:XG_inst|bg_shift7[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; XenonGecko:XG_inst|area_render_delay[2]                                              ; XenonGecko:XG_inst|area_render_delay[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.703 ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; XenonGecko:XG_inst|bg_shift6[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.703 ; XenonGecko:XG_inst|bg_shift6[1]                                                      ; XenonGecko:XG_inst|bg_shift6[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.710 ; XenonGecko:XG_inst|bg_shift6[2]                                                      ; XenonGecko:XG_inst|bg_shift6[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.712 ; XenonGecko:XG_inst|bg_shift7[5]                                                      ; XenonGecko:XG_inst|bg_shift7[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.716 ; XenonGecko:XG_inst|bg_shift5[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.470      ;
; 0.746 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; XenonGecko:XG_inst|hsync_render_delay[7]                                             ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.057      ;
; 0.754 ; XenonGecko:XG_inst|vesa_line[3]                                                      ; XenonGecko:XG_inst|vesa_line[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; XenonGecko:XG_inst|vesa_line[2]                                                      ; XenonGecko:XG_inst|vsync                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.756 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.758 ; XenonGecko:XG_inst|vesa_line[6]                                                      ; XenonGecko:XG_inst|vesa_line[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.763 ; XenonGecko:XG_inst|vesa_col[3]                                                       ; XenonGecko:XG_inst|vesa_col[3]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|vesa_line[9]                                                      ; XenonGecko:XG_inst|vesa_line[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|next_row_base[5]                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|next_row_base[7]                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; XenonGecko:XG_inst|next_row_base[6]                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; XenonGecko:XG_inst|vesa_col[4]                                                       ; XenonGecko:XG_inst|vesa_col[4]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; XenonGecko:XG_inst|vesa_line[7]                                                      ; XenonGecko:XG_inst|vesa_line[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; XenonGecko:XG_inst|vesa_col[7]                                                       ; XenonGecko:XG_inst|vesa_col[7]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[11]                                                 ; XenonGecko:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[9]                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[8]                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; XenonGecko:XG_inst|vesa_line[8]                                                      ; XenonGecko:XG_inst|vesa_line[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; XenonGecko:XG_inst|vesa_col[6]                                                       ; XenonGecko:XG_inst|vesa_col[6]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.758      ;
; 0.495 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.786      ;
; 0.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.796      ;
; 0.511 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.802      ;
; 0.519 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.521 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.812      ;
; 0.530 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.822      ;
; 0.636 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.927      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.939      ;
; 0.654 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.945      ;
; 0.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.970      ;
; 0.720 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.011      ;
; 0.720 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.011      ;
; 0.720 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.011      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.763 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.058      ;
; 0.775 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.067      ;
; 0.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.082      ;
; 0.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.083      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.084      ;
; 0.793 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.085      ;
; 0.810 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.221      ;
; 0.811 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.235      ;
; 0.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.235      ;
; 0.814 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.225      ;
; 0.819 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.230      ;
; 0.820 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.243      ;
; 0.836 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.247      ;
; 0.838 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.249      ;
; 0.857 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.268      ;
; 0.859 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.270      ;
; 0.862 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.273      ;
; 0.867 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.278      ;
; 0.870 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.281      ;
; 0.870 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.281      ;
; 0.881 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.292      ;
; 0.884 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.295      ;
; 0.900 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.311      ;
; 0.906 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 1.321      ;
; 0.963 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.374      ;
; 0.963 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.374      ;
; 0.979 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.272      ;
; 0.979 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.390      ;
; 0.992 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.283      ;
; 0.992 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.282      ;
; 0.993 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.404      ;
; 1.001 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.412      ;
; 1.004 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.415      ;
; 1.007 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.418      ;
; 1.014 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.425      ;
; 1.016 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.427      ;
; 1.156 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.447      ;
; 1.163 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.452      ;
; 1.164 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.453      ;
; 1.167 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.456      ;
; 1.169 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.458      ;
; 1.170 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.459      ;
; 1.173 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.462      ;
; 1.175 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.464      ;
; 1.175 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.464      ;
; 1.190 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.479      ;
; 1.208 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 1.624      ;
; 1.229 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.515      ;
; 1.236 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 1.652      ;
; 1.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.576      ;
; 1.288 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.577      ;
; 1.292 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.581      ;
; 1.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.592      ;
; 1.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.726      ;
; 1.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.596      ;
; 1.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.607      ;
; 1.321 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.610      ;
; 1.361 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.652      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.269      ;
; 2.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.180      ; 6.402      ;
; 2.444 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.442      ;
; 2.469 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.179      ; 6.468      ;
; 2.494 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.506      ;
; 2.526 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.538      ;
; 2.541 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.549      ;
; 2.545 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.553      ;
; 2.550 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.553      ;
; 2.570 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.573      ;
; 2.570 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.573      ;
; 2.586 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.598      ;
; 2.596 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.599      ;
; 2.600 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.612      ;
; 2.613 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.616      ;
; 2.613 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.616      ;
; 2.613 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.616      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.617      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.617      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.617      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.617      ;
; 2.615 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.627      ;
; 2.630 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.638      ;
; 2.639 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.651      ;
; 2.646 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.649      ;
; 2.662 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.180      ; 6.662      ;
; 2.675 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.687      ;
; 2.705 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.708      ;
; 2.718 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.671      ; 6.209      ;
; 2.728 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.736      ;
; 2.741 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.753      ;
; 2.741 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.268      ;
; 2.745 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.743      ;
; 2.788 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.796      ;
; 2.792 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.800      ;
; 2.803 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 6.811      ;
; 2.844 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.847      ;
; 2.882 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.407      ;
; 2.906 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.909      ;
; 2.906 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.909      ;
; 2.924 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.927      ;
; 2.924 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.927      ;
; 2.925 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.450      ;
; 2.985 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.510      ;
; 2.997 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.522      ;
; 3.082 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.609      ;
; 3.101 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.688      ; 6.609      ;
; 3.132 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.688      ; 6.640      ;
; 3.154 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.679      ;
; 3.190 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.705      ; 6.715      ;
; 3.234 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.688      ; 6.742      ;
; 3.246 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.188      ; 7.254      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.945      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.923      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.941      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.941      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; MSC:MSC_inst|prev_p1_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.935      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; MSC:MSC_inst|p1_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.935      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.882 ; rst       ; MSC:MSC_inst|prev_p1_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.935      ;
; 15.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.944      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; MSC:MSC_inst|p1_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.935      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.211     ; 3.907      ;
; 15.883 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.935      ;
; 15.883 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.935      ;
; 15.883 ; rst       ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.935      ;
; 15.883 ; rst       ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.935      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 3.928      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 3.928      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 3.920      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.924      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 3.905      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 3.920      ;
; 15.883 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 3.917      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 3.928      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 3.928      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.924      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.915      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 3.930      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 3.919      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 3.928      ;
; 15.883 ; rst       ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 3.929      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.915      ;
; 15.883 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.915      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.685 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.742      ; 3.659      ;
; 2.738 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 3.657      ;
; 2.771 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.664      ; 3.667      ;
; 2.771 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.665      ; 3.668      ;
; 2.771 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.664      ; 3.667      ;
; 2.771 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.665      ; 3.668      ;
; 2.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.650      ; 3.666      ;
; 2.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.650      ; 3.666      ;
; 2.784 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.650      ; 3.666      ;
; 2.794 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.650      ; 3.676      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.213 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 3.658      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.668      ;
; 3.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 3.669      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|pc_ret1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.666      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 3.665      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.666      ;
; 3.228 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.662      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|pc_call1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 3.654      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.666      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 3.654      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 3.654      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|address_select2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.662      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|data_select1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.662      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 3.665      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|data_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|regf_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|address_select1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|take_brx1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 3.665      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.666      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|data_wren2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|IO_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 3.667      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.664      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|IO_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.228 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 3.668      ;
; 3.229 ; rst       ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 3.656      ;
; 3.229 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 3.657      ;
; 3.229 ; rst       ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.646      ;
; 3.230 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 3.658      ;
; 3.230 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 3.658      ;
; 3.230 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 3.658      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                   ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; 60.92 MHz ; 60.92 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 76.1 MHz  ; 76.1 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 516.0 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.062  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.859  ; 0.000         ;
; mem_clk                                              ; 13.709 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.861 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.402 ; 0.000         ;
; mem_clk                                              ; 1.906 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.225 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.374 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.607  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.807  ; 0.000         ;
; clk                                                  ; 9.846  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.656 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.062 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.868      ;
; 2.095 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.177     ; 1.730      ;
; 2.116 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.814      ;
; 2.117 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.177     ; 1.708      ;
; 2.130 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.171     ; 1.701      ;
; 2.162 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.759      ;
; 2.178 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.742      ;
; 2.179 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.741      ;
; 2.179 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.741      ;
; 2.197 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.726      ;
; 2.197 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.726      ;
; 2.197 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.726      ;
; 2.198 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.725      ;
; 2.198 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.725      ;
; 2.199 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.724      ;
; 2.200 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.723      ;
; 2.200 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.723      ;
; 2.201 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.722      ;
; 2.201 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.722      ;
; 2.212 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.718      ;
; 2.242 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.685      ;
; 2.247 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.680      ;
; 2.252 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.674      ;
; 2.281 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.646      ;
; 2.285 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.642      ;
; 2.288 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.638      ;
; 2.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.630      ;
; 2.360 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.461      ;
; 2.362 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.459      ;
; 2.373 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.448      ;
; 2.375 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.446      ;
; 2.380 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.441      ;
; 2.392 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.533      ;
; 2.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.418      ;
; 2.412 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.518      ;
; 2.423 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.398      ;
; 2.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.395      ;
; 2.426 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.394      ;
; 2.445 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.482      ;
; 2.446 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.481      ;
; 2.447 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.480      ;
; 2.448 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.479      ;
; 2.452 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.474      ;
; 2.453 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.473      ;
; 2.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.471      ;
; 2.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.468      ;
; 2.459 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.471      ;
; 2.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.466      ;
; 2.463 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.178     ; 1.361      ;
; 2.482 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.339      ;
; 2.500 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.320      ;
; 2.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.319      ;
; 2.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.318      ;
; 2.509 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.312      ;
; 2.511 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.181     ; 1.310      ;
; 2.521 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.299      ;
; 2.524 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.296      ;
; 2.527 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.293      ;
; 2.535 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.285      ;
; 2.539 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.281      ;
; 2.581 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.239      ;
; 2.583 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.250      ;
; 2.586 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.234      ;
; 2.588 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.245      ;
; 2.588 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.182     ; 1.232      ;
; 2.591 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.168     ; 1.243      ;
; 2.630 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.300      ;
; 2.635 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.069     ; 1.298      ;
; 2.658 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.272      ;
; 2.728 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.202      ;
; 2.773 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.157      ;
; 2.779 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.151      ;
; 2.780 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.151      ;
; 2.781 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.150      ;
; 2.781 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.149      ;
; 2.782 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.148      ;
; 2.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.147      ;
; 2.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.788 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.142      ;
; 2.788 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.143      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.140      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.140      ;
; 2.808 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.123      ;
; 2.829 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.101      ;
; 2.840 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.090      ;
; 2.907 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.023      ;
; 2.913 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.017      ;
; 2.914 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.016      ;
; 2.914 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.016      ;
; 2.949 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.981      ;
; 2.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.967      ;
; 2.965 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.966      ;
; 2.966 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.965      ;
; 2.966 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.965      ;
; 2.966 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.965      ;
; 2.967 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.964      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.859 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 12.704     ;
; 6.865 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 13.158     ;
; 6.865 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 13.158     ;
; 6.865 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 13.158     ;
; 6.874 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 12.691     ;
; 6.876 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 12.689     ;
; 6.876 ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.282      ;
; 6.878 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 12.685     ;
; 6.879 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.437     ; 12.686     ;
; 6.880 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 12.683     ;
; 6.885 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.023      ; 13.140     ;
; 6.885 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.023      ; 13.140     ;
; 6.885 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.023      ; 13.140     ;
; 6.890 ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.268      ;
; 6.907 ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.251      ;
; 6.932 ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.226      ;
; 6.934 ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.224      ;
; 6.938 ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.220      ;
; 6.943 ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.215      ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.964 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.586     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 6.973 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.577     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.011 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.539     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.017 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.519     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.020 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.530     ;
; 7.021 ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.844     ; 4.137      ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.022 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.513     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 12.510     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.026 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.526     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.031 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.504     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
; 7.035 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.517     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.709 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 7.184      ;
; 13.713 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.924      ; 6.691      ;
; 13.759 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.662      ;
; 13.765 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.924      ; 6.639      ;
; 13.809 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.612      ;
; 13.825 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.596      ;
; 13.858 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.924      ; 6.546      ;
; 13.896 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.525      ;
; 13.915 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.973      ;
; 13.915 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.973      ;
; 13.944 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.944      ;
; 13.944 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.944      ;
; 13.952 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.469      ;
; 13.988 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.900      ;
; 14.011 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.941      ; 6.410      ;
; 14.114 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.779      ;
; 14.132 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.295      ;
; 14.179 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.717      ;
; 14.186 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.710      ;
; 14.188 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.700      ;
; 14.191 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.705      ;
; 14.202 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.694      ;
; 14.214 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.682      ;
; 14.219 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.674      ;
; 14.223 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.670      ;
; 14.225 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.668      ;
; 14.226 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.667      ;
; 14.232 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.656      ;
; 14.232 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.195      ;
; 14.240 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.904      ; 6.144      ;
; 14.242 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.654      ;
; 14.250 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.638      ;
; 14.250 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.638      ;
; 14.250 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.638      ;
; 14.250 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.638      ;
; 14.252 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.636      ;
; 14.252 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.636      ;
; 14.252 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.636      ;
; 14.254 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.642      ;
; 14.268 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.620      ;
; 14.280 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.402      ; 6.602      ;
; 14.288 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.605      ;
; 14.307 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.581      ;
; 14.307 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.581      ;
; 14.316 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.569      ;
; 14.324 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.564      ;
; 14.340 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.413      ; 6.553      ;
; 14.351 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.545      ;
; 14.383 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.402      ; 6.499      ;
; 14.524 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.402      ; 6.358      ;
; 14.536 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.406      ; 6.350      ;
; 14.657 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.402      ; 6.225      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.861 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 5.628      ;
; 14.337 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 5.152      ;
; 14.789 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.703      ;
; 14.888 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.604      ;
; 14.905 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.587      ;
; 14.905 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.587      ;
; 14.999 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 4.489      ;
; 15.007 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.482      ;
; 15.066 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.426      ;
; 15.074 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.418      ;
; 15.216 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.510     ; 4.276      ;
; 15.266 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 4.222      ;
; 15.267 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 4.221      ;
; 15.329 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 4.159      ;
; 15.379 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 4.109      ;
; 15.493 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 3.995      ;
; 17.665 ; MSC:MSC_inst|data_page[3]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.150      ;
; 17.703 ; MSC:MSC_inst|data_page[1]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.112      ;
; 17.723 ; MSC:MSC_inst|data_page[2]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.092      ;
; 18.003 ; MSC:MSC_inst|data_page[0]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.821      ;
; 18.198 ; MSC:MSC_inst|data_page[7]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 1.617      ;
; 18.237 ; MSC:MSC_inst|data_page[6]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 1.578      ;
; 18.269 ; MSC:MSC_inst|data_page[4]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 1.546      ;
; 18.305 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 1.530      ;
; 18.369 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 1.466      ;
; 18.519 ; MSC:MSC_inst|program_page[0]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 1.306      ;
; 18.520 ; MSC:MSC_inst|program_page[1]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 1.305      ;
; 18.520 ; MSC:MSC_inst|program_page[2]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 1.305      ;
; 18.567 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 1.268      ;
; 18.582 ; MSC:MSC_inst|program_page[3]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 1.246      ;
; 18.615 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 1.220      ;
; 18.675 ; MSC:MSC_inst|data_page[5]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.149      ;
; 23.586 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 15.974     ;
; 23.625 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 15.935     ;
; 24.166 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 15.394     ;
; 24.189 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 15.382     ;
; 24.228 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 15.343     ;
; 24.414 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 15.153     ;
; 24.434 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 15.133     ;
; 24.561 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 15.010     ;
; 24.991 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.442     ; 14.569     ;
; 25.018 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.567     ;
; 25.019 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 14.548     ;
; 25.025 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 14.546     ;
; 25.141 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.444     ;
; 25.187 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.398     ;
; 25.228 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.357     ;
; 25.252 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 14.329     ;
; 25.361 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.224     ;
; 25.622 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 13.945     ;
; 25.699 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.882     ;
; 25.727 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.854     ;
; 25.853 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.732     ;
; 25.976 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.609     ;
; 26.087 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.498     ;
; 26.134 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.448     ;
; 26.206 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.433     ; 13.363     ;
; 26.329 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.253     ;
; 26.330 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.252     ;
; 26.331 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.251     ;
; 26.335 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.247     ;
; 26.338 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 13.242     ;
; 26.350 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.235     ;
; 26.418 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.167     ;
; 26.446 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.135     ;
; 26.449 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.136     ;
; 26.451 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.134     ;
; 26.540 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 13.040     ;
; 26.787 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 12.780     ;
; 26.789 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 12.778     ;
; 26.790 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.435     ; 12.777     ;
; 30.494 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 9.091      ;
; 31.442 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 8.140      ;
; 31.459 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 8.122      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.794 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.117      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 33.895 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.016      ;
; 34.077 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.839      ;
; 34.084 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.832      ;
; 34.116 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.800      ;
; 34.123 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.793      ;
; 34.231 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.685      ;
; 34.270 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.646      ;
; 34.314 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.617      ;
; 34.332 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.599      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; XenonGecko:XG_inst|active_render_area                                                ; XenonGecko:XG_inst|active_render_area                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|active_render_rows                                                ; XenonGecko:XG_inst|active_render_rows                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|active_rows                                                       ; XenonGecko:XG_inst|active_rows                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.470 ; XenonGecko:XG_inst|vsync                                                             ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; XenonGecko:XG_inst|bg_shift5[5]                                                      ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; XenonGecko:XG_inst|bg_shift5[3]                                                      ; XenonGecko:XG_inst|bg_shift5[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; XenonGecko:XG_inst|area_render_delay[4]                                              ; XenonGecko:XG_inst|area_render_delay[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|area_render_delay[5]                                              ; XenonGecko:XG_inst|area_render_delay[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|area_render_delay[6]                                              ; XenonGecko:XG_inst|area_render_delay[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|bg_shift7[1]                                                      ; XenonGecko:XG_inst|bg_shift7[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|vsync_render_delay[6]                                             ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|bg_shift5[2]                                                      ; XenonGecko:XG_inst|bg_shift5[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; XenonGecko:XG_inst|bg_shift6[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; XenonGecko:XG_inst|bg_shift6[3]                                                      ; XenonGecko:XG_inst|bg_shift6[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[7]                                              ; XenonGecko:XG_inst|area_render_delay[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; XenonGecko:XG_inst|bg_shift4[6]                                                      ; XenonGecko:XG_inst|bg_shift4[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[7]                                             ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; XenonGecko:XG_inst|bg_shift4[1]                                                      ; XenonGecko:XG_inst|bg_shift4[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; XenonGecko:XG_inst|bg_shift5[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; XenonGecko:XG_inst|bg_shift7[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[6]                                             ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[5]                                             ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[3]                                             ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko:XG_inst|vsync_render_delay[5]                                             ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; XenonGecko:XG_inst|vsync_render_delay[3]                                             ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; XenonGecko:XG_inst|bg_shift5[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; XenonGecko:XG_inst|bg_shift4[5]                                                      ; XenonGecko:XG_inst|bg_shift4[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; XenonGecko:XG_inst|vsync_render_delay[1]                                             ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.740      ;
; 0.528 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.794      ;
; 0.583 ; MSC:MSC_inst|data_page[5]                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 0.956      ;
; 0.599 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; XenonGecko:XG_inst|bg_shift2[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; XenonGecko:XG_inst|bg_shift2[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; XenonGecko:XG_inst|bg_shift0[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; XenonGecko:XG_inst|bg_shift3[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.604 ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; XenonGecko:XG_inst|bg_shift4[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.871      ;
; 0.605 ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; XenonGecko:XG_inst|bg_shift4[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.607 ; XenonGecko:XG_inst|bg_shift6[6]                                                      ; XenonGecko:XG_inst|bg_shift6[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; XenonGecko:XG_inst|hsync_render_delay[2]                                             ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.875      ;
; 0.611 ; XenonGecko:XG_inst|bg_shift5[6]                                                      ; XenonGecko:XG_inst|bg_shift5[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.611 ; XenonGecko:XG_inst|bg_shift5[1]                                                      ; XenonGecko:XG_inst|bg_shift5[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.627 ; XenonGecko:XG_inst|bg_shift6[2]                                                      ; XenonGecko:XG_inst|bg_shift6[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.629 ; XenonGecko:XG_inst|bg_shift7[5]                                                      ; XenonGecko:XG_inst|bg_shift7[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.642 ; XenonGecko:XG_inst|bg_shift6[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.315      ;
; 0.646 ; XenonGecko:XG_inst|bg_shift7[3]                                                      ; XenonGecko:XG_inst|bg_shift7[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; XenonGecko:XG_inst|bg_shift4[2]                                                      ; XenonGecko:XG_inst|bg_shift4[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; XenonGecko:XG_inst|bg_shift6[5]                                                      ; XenonGecko:XG_inst|bg_shift6[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|bg_shift4[3]                                                      ; XenonGecko:XG_inst|bg_shift4[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; XenonGecko:XG_inst|vsync_render_delay[2]                                             ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; XenonGecko:XG_inst|area_render_delay[3]                                              ; XenonGecko:XG_inst|area_render_delay[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; XenonGecko:XG_inst|bg_shift4[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.321      ;
; 0.648 ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; XenonGecko:XG_inst|bg_shift7[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; XenonGecko:XG_inst|hsync_render_delay[4]                                             ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; XenonGecko:XG_inst|area_render_delay[2]                                              ; XenonGecko:XG_inst|area_render_delay[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.649 ; XenonGecko:XG_inst|bg_shift6[1]                                                      ; XenonGecko:XG_inst|bg_shift6[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.649 ; XenonGecko:XG_inst|bg_shift7[6]                                                      ; XenonGecko:XG_inst|bg_shift7[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.915      ;
; 0.650 ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; XenonGecko:XG_inst|bg_shift6[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.653 ; XenonGecko:XG_inst|bg_shift7[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.326      ;
; 0.664 ; XenonGecko:XG_inst|bg_shift5[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.337      ;
; 0.664 ; XenonGecko:XG_inst|hsync_render_delay[7]                                             ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.944      ;
; 0.672 ; XenonGecko:XG_inst|vesa_line[2]                                                      ; XenonGecko:XG_inst|vsync                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.938      ;
; 0.694 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; MSC:MSC_inst|program_page[3]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.074      ;
; 0.697 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.700 ; XenonGecko:XG_inst|vesa_line[3]                                                      ; XenonGecko:XG_inst|vesa_line[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.702 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.707 ; XenonGecko:XG_inst|next_row_base[5]                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; XenonGecko:XG_inst|next_row_base[7]                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; XenonGecko:XG_inst|vesa_line[6]                                                      ; XenonGecko:XG_inst|vesa_line[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; XenonGecko:XG_inst|vesa_col[4]                                                       ; XenonGecko:XG_inst|vesa_col[4]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; XenonGecko:XG_inst|next_row_base[6]                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; XenonGecko:XG_inst|vesa_col[7]                                                       ; XenonGecko:XG_inst|vesa_col[7]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; XenonGecko:XG_inst|next_row_base[8]                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; XenonGecko:XG_inst|vesa_line[7]                                                      ; XenonGecko:XG_inst|vesa_line[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; XenonGecko:XG_inst|next_row_base[11]                                                 ; XenonGecko:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; XenonGecko:XG_inst|next_row_base[9]                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; XenonGecko:XG_inst|active_rows                                                       ; XenonGecko:XG_inst|active_render_rows                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; XenonGecko:XG_inst|vesa_line[9]                                                      ; XenonGecko:XG_inst|vesa_line[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; XenonGecko:XG_inst|vesa_col[3]                                                       ; XenonGecko:XG_inst|vesa_col[3]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; XenonGecko:XG_inst|vesa_col[6]                                                       ; XenonGecko:XG_inst|vesa_col[6]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard      ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[3]                ; interrupt_controller:intcon_inst|prev_in[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_active                                     ; MSC:MSC_inst|p2_active                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|wren_hold                      ; cache_8K_2S_16:d_cache_inst|wren_hold                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[0]                ; interrupt_controller:intcon_inst|prev_in[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[5]                ; interrupt_controller:intcon_inst|prev_in[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|prev_int_rq                               ; NeonFox:CPU_inst|prev_int_rq                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                   ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                   ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute         ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern           ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]             ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                  ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                  ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag    ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]              ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE   ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]              ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_req                     ; SDRAM_TP16_I:SDRAM_controller|init_req                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren        ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER     ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[4]                ; interrupt_controller:intcon_inst|prev_in[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]        ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx           ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER     ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|lru_hold                       ; cache_8K_2S_16:p_cache_inst|lru_hold                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]        ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]        ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]               ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER         ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                    ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; interrupt_controller:intcon_inst|prev_in[6]                ; interrupt_controller:intcon_inst|prev_in[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER         ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|full                 ; serial:serial_inst|queue_8_8:tx_queue|full                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|tx_active                               ; serial:serial_inst|tx_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:d_cache_inst|state.S_HIT                    ; cache_8K_2S_16:d_cache_inst|state.S_HIT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH               ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p1_prefetch_req                               ; MSC:MSC_inst|p1_prefetch_req                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[4]              ; serial:serial_inst|UART:UART_inst|tx_frame[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|rx_active                ; serial:serial_inst|UART:UART_inst|rx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full             ; keyboard:keyboard_inst|queue_8_8:tx_queue|full             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full             ; keyboard:keyboard_inst|queue_8_8:rx_queue|full             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|full                 ; serial:serial_inst|queue_8_8:rx_queue|full                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]                  ; SDRAM_TP16_I:SDRAM_controller|data_out[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|gate_out                     ; SDRAM_TP16_I:SDRAM_controller|gate_out                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_active                ; serial:serial_inst|UART:UART_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_flush_req                                  ; MSC:MSC_inst|p2_flush_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|tx_overwrite                            ; serial:serial_inst|tx_overwrite                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]        ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]         ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[3]              ; serial:serial_inst|UART:UART_inst|tx_frame[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]         ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[2]              ; serial:serial_inst|UART:UART_inst|tx_frame[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                       ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[9]              ; serial:serial_inst|UART:UART_inst|tx_frame[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[8]              ; serial:serial_inst|UART:UART_inst|tx_frame[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[7]              ; serial:serial_inst|UART:UART_inst|tx_frame[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[6]              ; serial:serial_inst|UART:UART_inst|tx_frame[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[5]              ; serial:serial_inst|UART:UART_inst|tx_frame[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p1_active                                     ; MSC:MSC_inst|p1_active                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_control_enable                             ; MSC:MSC_inst|p2_control_enable                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p1_control_enable                             ; MSC:MSC_inst|p1_control_enable                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_HIT                    ; cache_8K_2S_16:p_cache_inst|state.S_HIT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.723      ;
; 0.464 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.731      ;
; 0.464 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.731      ;
; 0.471 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.739      ;
; 0.479 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.745      ;
; 0.486 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.753      ;
; 0.496 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.762      ;
; 0.589 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.856      ;
; 0.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.870      ;
; 0.610 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.877      ;
; 0.638 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.905      ;
; 0.654 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.921      ;
; 0.687 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.983      ;
; 0.723 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.992      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.115      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.999      ;
; 0.734 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.000      ;
; 0.734 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.104      ;
; 0.735 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.118      ;
; 0.737 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.003      ;
; 0.737 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.004      ;
; 0.738 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.121      ;
; 0.740 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.110      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.111      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.009      ;
; 0.745 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.116      ;
; 0.746 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.117      ;
; 0.761 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.131      ;
; 0.770 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.140      ;
; 0.772 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.143      ;
; 0.773 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.143      ;
; 0.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.160      ;
; 0.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.161      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.163      ;
; 0.796 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.167      ;
; 0.804 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.175      ;
; 0.809 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 1.184      ;
; 0.858 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.229      ;
; 0.859 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.230      ;
; 0.873 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.142      ;
; 0.877 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.248      ;
; 0.885 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.256      ;
; 0.896 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.161      ;
; 0.900 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.271      ;
; 0.902 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.273      ;
; 0.905 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.276      ;
; 0.907 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.278      ;
; 0.909 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.280      ;
; 0.913 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.180      ;
; 1.034 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.300      ;
; 1.047 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.310      ;
; 1.049 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.312      ;
; 1.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.315      ;
; 1.054 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.317      ;
; 1.056 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.319      ;
; 1.059 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.322      ;
; 1.060 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.323      ;
; 1.064 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.327      ;
; 1.079 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.161      ; 1.455      ;
; 1.079 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.342      ;
; 1.101 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.161      ; 1.477      ;
; 1.102 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 1.363      ;
; 1.145 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.408      ;
; 1.154 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.417      ;
; 1.154 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.417      ;
; 1.159 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.422      ;
; 1.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.424      ;
; 1.173 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.436      ;
; 1.178 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.441      ;
; 1.183 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.563      ;
; 1.225 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.484      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.906 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.826      ; 5.552      ;
; 2.048 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.697      ;
; 2.066 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.826      ; 5.712      ;
; 2.112 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.771      ;
; 2.120 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.826      ; 5.766      ;
; 2.178 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.837      ;
; 2.183 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.834      ;
; 2.183 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.834      ;
; 2.185 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.842      ;
; 2.188 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.840      ;
; 2.193 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.850      ;
; 2.210 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.861      ;
; 2.214 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.873      ;
; 2.227 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.878      ;
; 2.227 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.878      ;
; 2.227 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.878      ;
; 2.228 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.879      ;
; 2.228 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.879      ;
; 2.228 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.879      ;
; 2.228 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.879      ;
; 2.247 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.906      ;
; 2.255 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.914      ;
; 2.266 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.830      ; 5.916      ;
; 2.267 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 5.924      ;
; 2.274 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.933      ;
; 2.287 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.939      ;
; 2.307 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 5.958      ;
; 2.314 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.973      ;
; 2.326 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.348      ; 5.494      ;
; 2.335 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.544      ;
; 2.349 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.006      ;
; 2.359 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 6.018      ;
; 2.374 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.826      ; 6.020      ;
; 2.397 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.054      ;
; 2.410 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.067      ;
; 2.412 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.069      ;
; 2.426 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 6.077      ;
; 2.468 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.671      ;
; 2.491 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 6.142      ;
; 2.491 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 6.142      ;
; 2.507 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 6.158      ;
; 2.507 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.831      ; 6.158      ;
; 2.512 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.715      ;
; 2.554 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.757      ;
; 2.558 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.761      ;
; 2.654 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.863      ;
; 2.708 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.367      ; 5.895      ;
; 2.718 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.921      ;
; 2.724 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.367      ; 5.911      ;
; 2.788 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.383      ; 5.991      ;
; 2.818 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.367      ; 6.005      ;
; 2.853 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.837      ; 6.510      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.620      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.620      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.623      ;
; 16.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.612      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 3.602      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|p1_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.590      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 3.607      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 3.607      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 3.602      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 3.603      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.598      ;
; 16.226 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 3.607      ;
; 16.226 ; rst       ; MSC:MSC_inst|prev_p1_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.616      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 3.607      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 3.604      ;
; 16.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.592      ;
; 16.226 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 3.603      ;
; 16.226 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 3.597      ;
; 16.226 ; rst       ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 3.611      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.374 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.688      ; 3.277      ;
; 2.431 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.630      ; 3.276      ;
; 2.462 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 3.285      ;
; 2.462 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 3.285      ;
; 2.465 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.286      ;
; 2.465 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.286      ;
; 2.471 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 3.284      ;
; 2.471 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 3.284      ;
; 2.471 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.598      ; 3.284      ;
; 2.482 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.291      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.874 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.277      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|data_select1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.281      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.281      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|regf_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.281      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.281      ;
; 2.884 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.281      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|pc_ret1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|address_select2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 3.281      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 3.279      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 3.279      ;
; 2.885 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 3.279      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|data_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|address_select1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 3.281      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|take_brx1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|data_wren2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|IO_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|pc_call1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.284      ;
; 2.885 ; rst       ; NeonFox:CPU_inst|IO_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 3.285      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 3.272      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.283      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 3.272      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 3.272      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.283      ;
; 2.886 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.283      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 3.275      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.286      ;
; 2.887 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.887 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 3.276      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 3.275      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 3.275      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.287      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 3.275      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 3.275      ;
; 2.888 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 3.275      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 3.048  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.559  ; 0.000         ;
; mem_clk                                              ; 15.922 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.285 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.167 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.187 ; 0.000         ;
; mem_clk                                              ; 0.652 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.067 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.229 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.764  ; 0.000         ;
; clk                                                  ; 9.412  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.968  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.048 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.847      ;
; 3.075 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.093     ; 0.819      ;
; 3.082 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.869      ;
; 3.091 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.093     ; 0.803      ;
; 3.097 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.854      ;
; 3.100 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.843      ;
; 3.100 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.843      ;
; 3.101 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.842      ;
; 3.101 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.842      ;
; 3.126 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.818      ;
; 3.126 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.818      ;
; 3.126 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.818      ;
; 3.127 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.817      ;
; 3.128 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.816      ;
; 3.128 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.816      ;
; 3.129 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.815      ;
; 3.130 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.814      ;
; 3.130 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.814      ;
; 3.131 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.043     ; 0.813      ;
; 3.140 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.811      ;
; 3.151 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.798      ;
; 3.156 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.793      ;
; 3.158 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.791      ;
; 3.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.788      ;
; 3.165 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.783      ;
; 3.165 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.783      ;
; 3.175 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.773      ;
; 3.226 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.725      ;
; 3.226 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.720      ;
; 3.233 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.658      ;
; 3.234 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.657      ;
; 3.236 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.654      ;
; 3.239 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.651      ;
; 3.240 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.650      ;
; 3.241 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.708      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.706      ;
; 3.244 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.705      ;
; 3.245 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.704      ;
; 3.246 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.645      ;
; 3.248 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.700      ;
; 3.249 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.642      ;
; 3.249 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.641      ;
; 3.250 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.698      ;
; 3.252 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.696      ;
; 3.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.637      ;
; 3.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.635      ;
; 3.256 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.692      ;
; 3.257 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.633      ;
; 3.257 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.093     ; 0.637      ;
; 3.257 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.691      ;
; 3.263 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.628      ;
; 3.269 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.622      ;
; 3.272 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.096     ; 0.619      ;
; 3.276 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.674      ;
; 3.286 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.603      ;
; 3.288 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.601      ;
; 3.289 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.600      ;
; 3.293 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.597      ;
; 3.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.588      ;
; 3.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.585      ;
; 3.305 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.098     ; 0.584      ;
; 3.306 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.591      ;
; 3.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.589      ;
; 3.309 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.588      ;
; 3.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.579      ;
; 3.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.579      ;
; 3.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.618      ;
; 3.355 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.596      ;
; 3.371 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.034     ; 0.582      ;
; 3.376 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.575      ;
; 3.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.549      ;
; 3.404 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.547      ;
; 3.405 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.546      ;
; 3.407 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.544      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.540      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.421 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.530      ;
; 3.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.527      ;
; 3.441 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.510      ;
; 3.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.479      ;
; 3.475 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.476      ;
; 3.476 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.475      ;
; 3.476 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.475      ;
; 3.494 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.457      ;
; 3.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.448      ;
; 3.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.447      ;
; 3.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.447      ;
; 3.505 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.446      ;
; 3.507 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.445      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.559  ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.767      ;
; 9.579  ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.747      ;
; 9.586  ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.740      ;
; 9.595  ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.731      ;
; 9.597  ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.729      ;
; 9.606  ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.720      ;
; 9.636  ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.690      ;
; 9.649  ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.677      ;
; 9.658  ; sdram_dq[5]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.668      ;
; 9.679  ; sdram_dq[3]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.647      ;
; 9.680  ; sdram_dq[4]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.646      ;
; 9.693  ; sdram_dq[15]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.633      ;
; 9.705  ; sdram_dq[8]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.621      ;
; 9.712  ; sdram_dq[6]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.614      ;
; 9.744  ; sdram_dq[9]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                  ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.582      ;
; 9.748  ; sdram_dq[10]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.661     ; 2.578      ;
; 14.065 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.686      ;
; 14.068 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.683      ;
; 14.069 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.682      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.081 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.661      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.103 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r0[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.639      ;
; 14.111 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.641      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.620      ;
; 14.114 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.835      ;
; 14.115 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.835      ;
; 14.115 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 5.835      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.115 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.628      ;
; 14.116 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.833      ;
; 14.116 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.833      ;
; 14.116 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.833      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[12]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.116 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|cal[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 5.634      ;
; 14.118 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.634      ;
; 14.121 ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.631      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.130 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a4~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r8[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.605      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r11[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.598      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
; 14.136 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a31~portb_address_reg0 ; NeonFox:CPU_inst|reg_file:reg_file_inst|r2[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.606      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.922 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 4.007      ;
; 16.076 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.651      ;
; 16.117 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.610      ;
; 16.117 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.237      ; 3.600      ;
; 16.120 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.808      ;
; 16.120 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.808      ;
; 16.126 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.802      ;
; 16.126 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.802      ;
; 16.147 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.580      ;
; 16.151 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.237      ; 3.566      ;
; 16.174 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.237      ; 3.543      ;
; 16.186 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.541      ;
; 16.192 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.736      ;
; 16.222 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.505      ;
; 16.231 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.496      ;
; 16.247 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.480      ;
; 16.248 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.674      ;
; 16.256 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.672      ;
; 16.264 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.665      ;
; 16.269 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.660      ;
; 16.273 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.656      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.642      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.642      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.638      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.642      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.642      ;
; 16.290 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.638      ;
; 16.290 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.638      ;
; 16.290 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.638      ;
; 16.298 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.631      ;
; 16.304 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.624      ;
; 16.307 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.625      ;
; 16.313 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.619      ;
; 16.321 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.607      ;
; 16.322 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.405      ;
; 16.328 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.600      ;
; 16.328 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.600      ;
; 16.341 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.237      ; 3.376      ;
; 16.352 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.580      ;
; 16.356 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.573      ;
; 16.363 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.569      ;
; 16.364 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.565      ;
; 16.369 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.563      ;
; 16.386 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.546      ;
; 16.388 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.544      ;
; 16.393 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.529      ;
; 16.403 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.449      ; 3.526      ;
; 16.415 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.448      ; 3.513      ;
; 16.430 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.493      ;
; 16.480 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.452      ;
; 16.495 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.429      ;
; 16.520 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.402      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.285 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 2.427      ;
; 17.558 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 2.154      ;
; 17.745 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.968      ;
; 17.773 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.940      ;
; 17.788 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.925      ;
; 17.807 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.905      ;
; 17.808 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.905      ;
; 17.833 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.879      ;
; 17.860 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.853      ;
; 17.868 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.845      ;
; 17.937 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 1.776      ;
; 17.942 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.770      ;
; 17.943 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.769      ;
; 17.978 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.734      ;
; 18.007 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.705      ;
; 18.074 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.638      ;
; 18.905 ; MSC:MSC_inst|data_page[3]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.983      ;
; 18.924 ; MSC:MSC_inst|data_page[1]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.964      ;
; 18.933 ; MSC:MSC_inst|data_page[2]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.955      ;
; 19.067 ; MSC:MSC_inst|data_page[0]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.823      ;
; 19.158 ; MSC:MSC_inst|data_page[7]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.730      ;
; 19.170 ; MSC:MSC_inst|data_page[6]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.718      ;
; 19.177 ; MSC:MSC_inst|data_page[4]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 0.711      ;
; 19.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 0.709      ;
; 19.205 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 0.691      ;
; 19.268 ; MSC:MSC_inst|program_page[0]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.622      ;
; 19.269 ; MSC:MSC_inst|program_page[2]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.621      ;
; 19.270 ; MSC:MSC_inst|program_page[1]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.620      ;
; 19.300 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 0.596      ;
; 19.307 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 0.589      ;
; 19.326 ; MSC:MSC_inst|program_page[3]                                                                                                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.568      ;
; 19.348 ; MSC:MSC_inst|data_page[5]                                                                                                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 0.542      ;
; 32.584 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.234     ; 7.169      ;
; 32.597 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.234     ; 7.156      ;
; 32.821 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.939      ;
; 32.830 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.234     ; 6.923      ;
; 32.849 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.911      ;
; 32.860 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 6.897      ;
; 32.916 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.844      ;
; 32.985 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 6.772      ;
; 33.166 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.234     ; 6.587      ;
; 33.194 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 6.563      ;
; 33.201 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.559      ;
; 33.208 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.560      ;
; 33.272 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.496      ;
; 33.292 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.476      ;
; 33.294 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.474      ;
; 33.327 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.437      ;
; 33.357 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.411      ;
; 33.478 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 6.279      ;
; 33.510 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.254      ;
; 33.524 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.240      ;
; 33.548 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.220      ;
; 33.609 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.159      ;
; 33.675 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.093      ;
; 33.684 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.081      ;
; 33.769 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.996      ;
; 33.769 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 5.989      ;
; 33.770 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.995      ;
; 33.771 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.994      ;
; 33.776 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.989      ;
; 33.810 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 5.954      ;
; 33.811 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 5.957      ;
; 33.830 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 5.938      ;
; 33.833 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 5.931      ;
; 33.840 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 5.928      ;
; 33.841 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 5.927      ;
; 33.903 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 5.861      ;
; 33.989 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 5.768      ;
; 33.992 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 5.765      ;
; 33.993 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.230     ; 5.764      ;
; 35.699 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 4.069      ;
; 36.181 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 3.583      ;
; 36.252 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 3.513      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.038 ; XenonGecko:XG_inst|vesa_col[1]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.899      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.083 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.854      ;
; 37.315 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.637      ;
; 37.369 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.572      ;
; 37.375 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.566      ;
; 37.382 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.559      ;
; 37.387 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.550      ;
; 37.387 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.550      ;
; 37.387 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.550      ;
; 37.387 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 2.550      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.167 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                     ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                      ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~portb_datain_reg0          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.493      ;
; 0.171 ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                      ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~portb_datain_reg0          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.496      ;
; 0.178 ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                      ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a0~portb_datain_reg0          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.503      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard          ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cache_8K_2S_16:d_cache_inst|wren_hold                          ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|prev_int_rq                                   ; NeonFox:CPU_inst|prev_int_rq                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren            ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]            ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx               ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                        ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_active                                         ; MSC:MSC_inst|p2_active                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_flush_req                                      ; MSC:MSC_inst|p2_flush_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]             ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                   ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_prefetch_req                                   ; MSC:MSC_inst|p1_prefetch_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[0]                    ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_HIT                        ; cache_8K_2S_16:d_cache_inst|state.S_HIT                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_overwrite                                ; serial:serial_inst|tx_overwrite                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|full                     ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_active                                   ; serial:serial_inst|tx_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[5]                    ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[3]                    ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|tx_overwrite                            ; keyboard:keyboard_inst|tx_overwrite                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                       ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[6]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[5]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[4]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[3]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[2]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[1]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_active                    ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[0]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute             ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern               ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                     ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                  ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                  ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                           ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                  ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                  ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                  ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                  ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                  ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                      ; SDRAM_TP16_I:SDRAM_controller|p1_req_flag                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_active                                         ; MSC:MSC_inst|p1_active                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_HIT                        ; cache_8K_2S_16:p_cache_inst|state.S_HIT                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag          ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_flag                        ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                   ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                   ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                  ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE       ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                  ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC              ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_req                         ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p3_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|p3_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[4]                    ; interrupt_controller:intcon_inst|prev_in[4]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_prefetch_req                                   ; MSC:MSC_inst|p2_prefetch_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER         ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_ACTIVATE                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                  ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_reset_req                                      ; MSC:MSC_inst|p1_reset_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                       ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET            ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                     ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|lru_hold                           ; cache_8K_2S_16:d_cache_inst|lru_hold                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                   ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER             ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                     ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[6]                    ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                  ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                       ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_reset_req                                      ; MSC:MSC_inst|p2_reset_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]      ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|rx_overwrite                            ; keyboard:keyboard_inst|rx_overwrite                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]         ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; XenonGecko:XG_inst|active_render_area                                                ; XenonGecko:XG_inst|active_render_area                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_render_rows                                                ; XenonGecko:XG_inst|active_render_rows                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_rows                                                       ; XenonGecko:XG_inst|active_rows                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; XenonGecko:XG_inst|vsync                                                             ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[4]                                              ; XenonGecko:XG_inst|area_render_delay[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[5]                                              ; XenonGecko:XG_inst|area_render_delay[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[6]                                              ; XenonGecko:XG_inst|area_render_delay[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift7[1]                                                      ; XenonGecko:XG_inst|bg_shift7[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[6]                                             ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift5[7]                                                      ; XenonGecko:XG_inst|bg_shift5[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift5[5]                                                      ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift5[3]                                                      ; XenonGecko:XG_inst|bg_shift5[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift5[2]                                                      ; XenonGecko:XG_inst|bg_shift5[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; XenonGecko:XG_inst|bg_shift6[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift6[3]                                                      ; XenonGecko:XG_inst|bg_shift6[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|bg_shift7[7]                                                      ; XenonGecko:XG_inst|bg_shift7[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|area_render_delay[7]                                              ; XenonGecko:XG_inst|area_render_delay[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; XenonGecko:XG_inst|vsync_render_delay[7]                                             ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; XenonGecko:XG_inst|bg_shift4[1]                                                      ; XenonGecko:XG_inst|bg_shift4[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; XenonGecko:XG_inst|hsync_render_delay[6]                                             ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|hsync_render_delay[5]                                             ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|hsync_render_delay[3]                                             ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; XenonGecko:XG_inst|bg_shift4[6]                                                      ; XenonGecko:XG_inst|bg_shift4[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; XenonGecko:XG_inst|vsync_render_delay[5]                                             ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; XenonGecko:XG_inst|vsync_render_delay[3]                                             ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; XenonGecko:XG_inst|bg_shift5[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; XenonGecko:XG_inst|bg_shift4[5]                                                      ; XenonGecko:XG_inst|bg_shift4[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; XenonGecko:XG_inst|vsync_render_delay[1]                                             ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.226 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; MSC:MSC_inst|data_page[5]                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.415      ;
; 0.253 ; XenonGecko:XG_inst|bg_shift2[2]                                                      ; XenonGecko:XG_inst|bg_shift2[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; XenonGecko:XG_inst|bg_shift2[3]                                                      ; XenonGecko:XG_inst|bg_shift2[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|bg_shift3[2]                                                      ; XenonGecko:XG_inst|bg_shift3[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; XenonGecko:XG_inst|bg_shift0[3]                                                      ; XenonGecko:XG_inst|bg_shift0[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; XenonGecko:XG_inst|bg_shift4[7]                                                      ; XenonGecko:XG_inst|bg_shift4[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; XenonGecko:XG_inst|bg_shift4[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; XenonGecko:XG_inst|bg_shift6[6]                                                      ; XenonGecko:XG_inst|bg_shift6[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; XenonGecko:XG_inst|bg_shift5[6]                                                      ; XenonGecko:XG_inst|bg_shift5[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; XenonGecko:XG_inst|bg_shift5[1]                                                      ; XenonGecko:XG_inst|bg_shift5[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; XenonGecko:XG_inst|hsync_render_delay[2]                                             ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.267 ; XenonGecko:XG_inst|bg_shift7[3]                                                      ; XenonGecko:XG_inst|bg_shift7[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|bg_shift4[2]                                                      ; XenonGecko:XG_inst|bg_shift4[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|bg_shift6[5]                                                      ; XenonGecko:XG_inst|bg_shift6[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|bg_shift6[2]                                                      ; XenonGecko:XG_inst|bg_shift6[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; XenonGecko:XG_inst|bg_shift4[3]                                                      ; XenonGecko:XG_inst|bg_shift4[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko:XG_inst|vsync_render_delay[2]                                             ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; XenonGecko:XG_inst|area_render_delay[3]                                              ; XenonGecko:XG_inst|area_render_delay[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; XenonGecko:XG_inst|bg_shift7[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; XenonGecko:XG_inst|bg_shift7[6]                                                      ; XenonGecko:XG_inst|bg_shift7[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; XenonGecko:XG_inst|hsync_render_delay[4]                                             ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; XenonGecko:XG_inst|bg_shift7[5]                                                      ; XenonGecko:XG_inst|bg_shift7[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; XenonGecko:XG_inst|area_render_delay[2]                                              ; XenonGecko:XG_inst|area_render_delay[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; XenonGecko:XG_inst|bg_shift6[7]                                                      ; XenonGecko:XG_inst|bg_shift6[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; XenonGecko:XG_inst|bg_shift6[1]                                                      ; XenonGecko:XG_inst|bg_shift6[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; XenonGecko:XG_inst|bg_shift6[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.612      ;
; 0.276 ; XenonGecko:XG_inst|bg_shift4[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.615      ;
; 0.279 ; XenonGecko:XG_inst|bg_shift7[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.618      ;
; 0.285 ; XenonGecko:XG_inst|bg_shift5[0]                                                      ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.624      ;
; 0.285 ; XenonGecko:XG_inst|hsync_render_delay[7]                                             ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.413      ;
; 0.289 ; XenonGecko:XG_inst|vesa_line[2]                                                      ; XenonGecko:XG_inst|vsync                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.289 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                             ; XenonGecko:XG_inst|bg_shift6[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.484      ;
; 0.293 ; MSC:MSC_inst|program_page[3]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.484      ;
; 0.296 ; MSC:MSC_inst|program_page[1]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.484      ;
; 0.296 ; MSC:MSC_inst|program_page[2]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.484      ;
; 0.297 ; MSC:MSC_inst|program_page[0]                                                         ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.485      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                             ; XenonGecko:XG_inst|bg_shift5[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.495      ;
; 0.300 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; XenonGecko:XG_inst|vesa_line[3]                                                      ; XenonGecko:XG_inst|vesa_line[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|next_row_base[5]                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|next_row_base[7]                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; XenonGecko:XG_inst|next_row_base[6]                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vesa_col[4]                                                       ; XenonGecko:XG_inst|vesa_col[4]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vesa_line[6]                                                      ; XenonGecko:XG_inst|vesa_line[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; XenonGecko:XG_inst|vesa_col[7]                                                       ; XenonGecko:XG_inst|vesa_col[7]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|next_row_base[9]                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|next_row_base[8]                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; XenonGecko:XG_inst|active_rows                                                       ; XenonGecko:XG_inst|active_render_rows                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]               ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; XenonGecko:XG_inst|vesa_col[6]                                                       ; XenonGecko:XG_inst|vesa_col[6]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.318      ;
; 0.203 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.323      ;
; 0.206 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.328      ;
; 0.253 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.380      ;
; 0.276 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.398      ;
; 0.288 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.482      ;
; 0.289 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.484      ;
; 0.290 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.478      ;
; 0.291 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.485      ;
; 0.292 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.480      ;
; 0.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.482      ;
; 0.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.417      ;
; 0.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.493      ;
; 0.305 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.494      ;
; 0.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.495      ;
; 0.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.496      ;
; 0.310 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.498      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.506      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.509      ;
; 0.319 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.509      ;
; 0.322 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.442      ;
; 0.334 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.524      ;
; 0.335 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.525      ;
; 0.339 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.529      ;
; 0.344 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.537      ;
; 0.350 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.539      ;
; 0.351 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.540      ;
; 0.357 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.547      ;
; 0.357 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.546      ;
; 0.366 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.555      ;
; 0.367 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.556      ;
; 0.367 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.557      ;
; 0.367 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.557      ;
; 0.368 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.557      ;
; 0.382 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.504      ;
; 0.385 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.504      ;
; 0.386 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.506      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.574      ;
; 0.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.575      ;
; 0.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.577      ;
; 0.463 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.580      ;
; 0.465 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.582      ;
; 0.466 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.583      ;
; 0.468 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.586      ;
; 0.468 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.586      ;
; 0.469 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.587      ;
; 0.470 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.588      ;
; 0.480 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.673      ;
; 0.491 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.031      ; 0.606      ;
; 0.495 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.688      ;
; 0.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.697      ;
; 0.510 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.627      ;
; 0.510 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.627      ;
; 0.513 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.630      ;
; 0.514 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.632      ;
; 0.522 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.640      ;
; 0.523 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.641      ;
; 0.527 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.645      ;
; 0.546 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.666      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.652 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.124      ;
; 0.700 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.174      ;
; 0.720 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.201      ;
; 0.725 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.202      ;
; 0.725 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.202      ;
; 0.741 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.219      ;
; 0.741 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.214      ;
; 0.746 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.223      ;
; 0.752 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.224      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.237      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.237      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.237      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.240      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.240      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.240      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.240      ;
; 0.767 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.246      ;
; 0.772 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.253      ;
; 0.782 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.263      ;
; 0.782 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.259      ;
; 0.784 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.263      ;
; 0.796 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.277      ;
; 0.799 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.280      ;
; 0.807 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.286      ;
; 0.807 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.288      ;
; 0.814 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.295      ;
; 0.814 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.295      ;
; 0.816 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.658      ; 3.294      ;
; 0.817 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.291      ;
; 0.822 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.301      ;
; 0.822 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.455      ; 3.097      ;
; 0.833 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.310      ;
; 0.843 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.322      ;
; 0.844 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.323      ;
; 0.851 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.330      ;
; 0.854 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.139      ;
; 0.862 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.334      ;
; 0.868 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.153      ;
; 0.890 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.367      ;
; 0.890 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.367      ;
; 0.893 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.370      ;
; 0.893 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.657      ; 3.370      ;
; 0.900 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.185      ;
; 0.917 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.202      ;
; 0.920 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.205      ;
; 0.954 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.239      ;
; 0.974 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.259      ;
; 0.975 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.455      ; 3.250      ;
; 0.978 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.455      ; 3.253      ;
; 1.004 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.455      ; 3.279      ;
; 1.005 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.290      ;
; 1.131 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.659      ; 3.610      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.067 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.830      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.836      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 1.835      ;
; 18.068 ; rst       ; MSC:MSC_inst|data_page[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 1.823      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.830      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.825      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.830      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.830      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.825      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.825      ;
; 18.068 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.839      ;
; 18.068 ; rst       ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 1.823      ;
; 18.068 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.830      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; MSC:MSC_inst|p1_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|prev_p1_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[27]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 1.819      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|p1_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|data_page[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.832      ;
; 18.069 ; rst       ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|prev_p1_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.069 ; rst       ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.825      ;
; 18.069 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 1.830      ;
; 18.070 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 1.823      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 1.816      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 1.825      ;
; 18.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 1.818      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.229 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.645      ;
; 1.249 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.644      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.649      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 1.650      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 1.649      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 1.650      ;
; 1.263 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.647      ;
; 1.263 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.647      ;
; 1.263 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.647      ;
; 1.269 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.275      ; 1.648      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.645      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.645      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.645      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|address_select2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.646      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; MSC:MSC_inst|program_page[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.634      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; MSC:MSC_inst|program_page[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.634      ;
; 1.444 ; rst       ; MSC:MSC_inst|program_page[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.634      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|pc_ret1                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|address_select1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.651      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.646      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.646      ;
; 1.444 ; rst       ; NeonFox:CPU_inst|pc_call1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.649      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.641      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.649      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.646      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.641      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.643      ;
; 1.445 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.634      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.650      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.648      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
; 1.445 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.644      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.882  ; 0.167 ; 15.881   ; 1.229   ; 1.513               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.357 ; 0.187 ; N/A      ; N/A     ; 19.650              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.790  ; 0.167 ; 15.881   ; 1.229   ; 9.607               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.807               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.882  ; 0.187 ; N/A      ; N/A     ; 1.513               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  mem_clk                                              ; 13.415 ; 0.652 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 235331   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2134     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 319522   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 235331   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2134     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 319522   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 276      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 276      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 10 19:45:09 2022
Info: Command: quartus_sta NeonFox_SDRAM -c NeonFox
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.882               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.790               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.357               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.415               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.271               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.881
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.881               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.685               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.623               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 clk 
    Info (332119):    19.650               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.062               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.859               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.709               0.000 mem_clk 
    Info (332119):    13.861               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.906               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.225               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.374               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.607               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.807               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 clk 
    Info (332119):    19.656               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.048               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.559               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.922               0.000 mem_clk 
    Info (332119):    17.285               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.652               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 18.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.067               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.229               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.968               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 726 megabytes
    Info: Processing ended: Thu Mar 10 19:45:17 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


