
@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 32767
	IDEX:
		instruction noop 0 0 0
		pcPlus1 32685
		readRegA 32660418
		readRegB 0
		offset 630239088
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1138571665
		aluResult 32685
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1140763992
	WBEND:
		instruction noop 0 0 0
		writeData 1140761792

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 12
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 32767
		readRegA 32660418
		readRegB 0
		offset 630239088
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1138571665
		aluResult 32685
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 32685
	WBEND:
		instruction noop 0 0 0
		writeData 1140763992

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 13
		pcPlus1 2
	IDEX:
		instruction lw 0 1 12
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 12
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1138571665
		aluResult 32685
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 32685
	WBEND:
		instruction noop 0 0 0
		writeData 32685

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 3
	IDEX:
		instruction lw 0 2 13
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 13
	EXMEM:
		instruction lw 0 1 12
		branchTarget 1138571665
		aluResult 12
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 32685
	WBEND:
		instruction noop 0 0 0
		writeData 32685

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 4
	IDEX:
		instruction noop 0 0 0
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 13
	EXMEM:
		instruction lw 0 2 13
		branchTarget 1138571665
		aluResult 13
		readRegB 0
	MEMWB:
		instruction lw 0 1 12
		writeData 12
	WBEND:
		instruction noop 0 0 0
		writeData 32685

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nand 1 2 4
		pcPlus1 4
	IDEX:
		instruction add 1 2 3
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 13
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1138571665
		aluResult 13
		readRegB 0
	MEMWB:
		instruction lw 0 2 13
		writeData 10
	WBEND:
		instruction lw 0 1 12
		writeData 12

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 4 1 5
		pcPlus1 5
	IDEX:
		instruction nand 1 2 4
		pcPlus1 4
		readRegA 12
		readRegB 0
		offset 13
	EXMEM:
		instruction add 1 2 3
		branchTarget 1138571665
		aluResult 22
		readRegB 10
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction lw 0 2 13
		writeData 10

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 0
		pcPlus1 6
	IDEX:
		instruction add 4 1 5
		pcPlus1 5
		readRegA 0
		readRegB 12
		offset 13
	EXMEM:
		instruction nand 1 2 4
		branchTarget 1138571665
		aluResult -9
		readRegB 10
	MEMWB:
		instruction add 1 2 3
		writeData 22
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 1
		pcPlus1 7
	IDEX:
		instruction sw 0 5 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 4 1 5
		branchTarget 1138571665
		aluResult 3
		readRegB 12
	MEMWB:
		instruction nand 1 2 4
		writeData -9
	WBEND:
		instruction add 1 2 3
		writeData 22

@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 2 1 2
		pcPlus1 8
	IDEX:
		instruction sw 0 5 1
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction sw 0 5 0
		branchTarget 1138571665
		aluResult 0
		readRegB 3
	MEMWB:
		instruction add 4 1 5
		writeData 3
	WBEND:
		instruction nand 1 2 4
		writeData -9

@@@
state before cycle 10 starts
	pc 9
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 8519693
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 9
	IDEX:
		instruction beq 2 1 2
		pcPlus1 8
		readRegA 10
		readRegB 12
		offset 2
	EXMEM:
		instruction sw 0 5 1
		branchTarget 1138571665
		aluResult 1
		readRegB 3
	MEMWB:
		instruction sw 0 5 0
		writeData 0
	WBEND:
		instruction add 4 1 5
		writeData 3

@@@
state before cycle 11 starts
	pc 10
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 10
	IDEX:
		instruction noop 0 0 0
		pcPlus1 9
		readRegA 10
		readRegB 12
		offset 2
	EXMEM:
		instruction beq 2 1 2
		branchTarget 10
		aluResult 2
		readRegB 12
	MEMWB:
		instruction sw 0 5 1
		writeData 1
	WBEND:
		instruction sw 0 5 0
		writeData 0

@@@
state before cycle 12 starts
	pc 11
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 5 1 6
		pcPlus1 11
	IDEX:
		instruction noop 0 0 0
		pcPlus1 10
		readRegA 10
		readRegB 12
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 10
		aluResult 2
		readRegB 12
	MEMWB:
		instruction beq 2 1 2
		writeData 2
	WBEND:
		instruction sw 0 5 1
		writeData 1

@@@
state before cycle 13 starts
	pc 12
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 12
	IDEX:
		instruction add 5 1 6
		pcPlus1 11
		readRegA 3
		readRegB 12
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 10
		aluResult 2
		readRegB 12
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction beq 2 1 2
		writeData 2

@@@
state before cycle 14 starts
	pc 13
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 12
		pcPlus1 13
	IDEX:
		instruction halt 0 0 0
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 5 1 6
		branchTarget 10
		aluResult 15
		readRegB 12
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 15 starts
	pc 14
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 10
		pcPlus1 14
	IDEX:
		instruction add 0 0 12
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt 0 0 0
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 5 1 6
		writeData 15
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 16 starts
	pc 15
	data memory:
		dataMem[ 0 ] 3
		dataMem[ 1 ] 3
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 4849668
		dataMem[ 4 ] 2162693
		dataMem[ 5 ] 12910592
		dataMem[ 6 ] 12910593
		dataMem[ 7 ] 17891330
		dataMem[ 8 ] 29360128
		dataMem[ 9 ] 29360128
		dataMem[ 10 ] 2686982
		dataMem[ 11 ] 25165824
		dataMem[ 12 ] 12
		dataMem[ 13 ] 10
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 12
		reg[ 2 ] 10
		reg[ 3 ] 22
		reg[ 4 ] -9
		reg[ 5 ] 3
		reg[ 6 ] 15
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 15
	IDEX:
		instruction add 0 0 10
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 12
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 0
	WBEND:
		instruction add 5 1 6
		writeData 15
machine halted
total of 16 cycles executed
