

================================================================
== Vitis HLS Report for 'count1'
================================================================
* Date:           Tue Jul 19 19:36:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      264|      264|  2.903 us|  2.903 us|  264|  264|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_count1_Pipeline_APPEARANCES_fu_99  |count1_Pipeline_APPEARANCES  |      259|      259|  2.848 us|  2.848 us|  259|  259|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|   2096|  14829|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     88|    -|
|Register         |        -|   -|     16|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   2112|  14919|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      6|     84|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+------+-------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------+-----------------------------+---------+----+------+-------+-----+
    |grp_count1_Pipeline_APPEARANCES_fu_99  |count1_Pipeline_APPEARANCES  |        0|   0|  2096|  14829|    0|
    +---------------------------------------+-----------------------------+---------+----+------+-------+-----+
    |Total                                  |                             |        0|   0|  2096|  14829|    0|
    +---------------------------------------+-----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |ap_done        |   9|          2|    1|          2|
    |in_r_address0  |  14|          3|    9|         27|
    |in_r_ce0       |  14|          3|    1|          3|
    |in_r_read      |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  88|         18|   13|         42|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                           |  6|   0|    6|          0|
    |ap_done_reg                                         |  1|   0|    1|          0|
    |grp_count1_Pipeline_APPEARANCES_fu_99_ap_start_reg  |  1|   0|    1|          0|
    |prev_reg_188                                        |  8|   0|    8|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 16|   0|   16|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------+-----+------+------------+--------------+--------------+
|ap_clk         |   in|     1|  ap_ctrl_hs|        count1|  return value|
|ap_rst         |   in|     1|  ap_ctrl_hs|        count1|  return value|
|ap_start       |   in|     1|  ap_ctrl_hs|        count1|  return value|
|ap_done        |  out|     1|  ap_ctrl_hs|        count1|  return value|
|ap_continue    |   in|     1|  ap_ctrl_hs|        count1|  return value|
|ap_idle        |  out|     1|  ap_ctrl_hs|        count1|  return value|
|ap_ready       |  out|     1|  ap_ctrl_hs|        count1|  return value|
|in_r_empty_n   |   in|     1|  ap_ctrl_hs|        count1|  return value|
|in_r_read      |  out|     1|  ap_ctrl_hs|        count1|  return value|
|out_r_write    |  out|     1|  ap_ctrl_hs|        count1|  return value|
|out_r_full_n   |   in|     1|  ap_ctrl_hs|        count1|  return value|
|in_r_address0  |  out|     9|    mem_fifo|          in_r|         array|
|in_r_ce0       |  out|     1|    mem_fifo|          in_r|         array|
|in_r_q0        |   in|     8|    mem_fifo|          in_r|         array|
|out_r          |  out|  2048|    mem_fifo|         out_r|       pointer|
+---------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_01_loc = alloca i32 1"   --->   Operation 7 'alloca' 'count_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%prev_02_loc = alloca i32 1"   --->   Operation 8 'alloca' 'prev_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i32 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%writereq_ln115 = writereq void @_ssdm_op_WriteReq, i2048 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:115]   --->   Operation 10 'writereq' 'writereq_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i8 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 11 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 0" [byte_count_stream/src/byte_count_stream.cpp:100]   --->   Operation 12 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%prev = load i9 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:100]   --->   Operation 13 'load' 'prev' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/2] (3.25ns)   --->   "%prev = load i9 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:100]   --->   Operation 14 'load' 'prev' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 15 [2/2] (1.58ns)   --->   "%call_ln100 = call void @count1_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_02_loc, i8 %count_01_loc" [byte_count_stream/src/byte_count_stream.cpp:100]   --->   Operation 15 'call' 'call_ln100' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln100 = call void @count1_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_02_loc, i8 %count_01_loc" [byte_count_stream/src/byte_count_stream.cpp:100]   --->   Operation 16 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc_load = load i2048 %p_loc"   --->   Operation 17 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%prev_02_loc_load = load i8 %prev_02_loc"   --->   Operation 18 'load' 'prev_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%count_01_loc_load = load i8 %count_01_loc"   --->   Operation 19 'load' 'count_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %prev_02_loc_load, i3 0" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i11 %shl_ln" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 21 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%shl_ln115 = shl i2048 255, i2048 %zext_ln115" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 22 'shl' 'shl_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%zext_ln115_1 = zext i8 %count_01_loc_load" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 23 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%shl_ln115_1 = shl i2048 %zext_ln115_1, i2048 %zext_ln115" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 24 'shl' 'shl_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%xor_ln115 = xor i2048 %shl_ln115, i2048 32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230655" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 25 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%and_ln115 = and i2048 %p_loc_load, i2048 %xor_ln115" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 26 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (3.46ns) (out node of the LUT)   --->   "%or_ln115 = or i2048 %and_ln115, i2048 %shl_ln115_1" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 27 'or' 'or_ln115' <Predicate = true> <Delay = 3.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.mem_fifo.i2048P0A, i2048 %out_r, i2048 %or_ln115" [byte_count_stream/src/byte_count_stream.cpp:115]   --->   Operation 28 'write' 'write_ln115' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i2048 %out_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:286]   --->   Operation 29 'specinterface' 'specinterface_ln286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 30 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i8 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 31 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write, i2048 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:131]   --->   Operation 32 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [byte_count_stream/src/byte_count_stream.cpp:116]   --->   Operation 33 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=1; private_global=0; MemPort=[13]; IO mode=mem_fifo:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=5; pingpong=0; private_global=0; IO mode=mem_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count_01_loc        (alloca        ) [ 0011110]
prev_02_loc         (alloca        ) [ 0011110]
p_loc               (alloca        ) [ 0011110]
writereq_ln115      (writereq      ) [ 0000000]
readreq_ln82        (readreq       ) [ 0000000]
in_addr             (getelementptr ) [ 0010000]
prev                (load          ) [ 0001100]
call_ln100          (call          ) [ 0000000]
p_loc_load          (load          ) [ 0000000]
prev_02_loc_load    (load          ) [ 0000000]
count_01_loc_load   (load          ) [ 0000000]
shl_ln              (bitconcatenate) [ 0000000]
zext_ln115          (zext          ) [ 0000000]
shl_ln115           (shl           ) [ 0000000]
zext_ln115_1        (zext          ) [ 0000000]
shl_ln115_1         (shl           ) [ 0000000]
xor_ln115           (xor           ) [ 0000000]
and_ln115           (and           ) [ 0000000]
or_ln115            (or            ) [ 0000000]
write_ln115         (write         ) [ 0000000]
specinterface_ln286 (specinterface ) [ 0000000]
specinterface_ln267 (specinterface ) [ 0000000]
read_ln102          (read          ) [ 0000000]
write_ln131         (write         ) [ 0000000]
ret_ln116           (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count1_Pipeline_APPEARANCES"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.mem_fifo.i2048P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="count_01_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_01_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="prev_02_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev_02_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="writereq_ln115_writereq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="2048" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="writereq_ln115/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="readreq_ln82_readreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln82/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="2048" slack="0"/>
<pin id="71" dir="0" index="2" bw="2048" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln115/5 write_ln131/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="read_ln102_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln102/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_count1_Pipeline_APPEARANCES_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="1"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="0" index="3" bw="2048" slack="2"/>
<pin id="104" dir="0" index="4" bw="8" slack="2"/>
<pin id="105" dir="0" index="5" bw="8" slack="2"/>
<pin id="106" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_loc_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2048" slack="4"/>
<pin id="111" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="prev_02_loc_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="4"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_02_loc_load/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="count_01_loc_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="4"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_01_loc_load/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="shl_ln_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln115_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln115_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln115/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln115_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln115_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln115_1/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="xor_ln115_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2048" slack="0"/>
<pin id="148" dir="0" index="1" bw="2048" slack="0"/>
<pin id="149" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln115_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2048" slack="0"/>
<pin id="154" dir="0" index="1" bw="2048" slack="0"/>
<pin id="155" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln115_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2048" slack="0"/>
<pin id="160" dir="0" index="1" bw="2048" slack="0"/>
<pin id="161" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="count_01_loc_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2"/>
<pin id="167" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="count_01_loc "/>
</bind>
</comp>

<comp id="171" class="1005" name="prev_02_loc_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2"/>
<pin id="173" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="prev_02_loc "/>
</bind>
</comp>

<comp id="177" class="1005" name="p_loc_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2048" slack="2"/>
<pin id="179" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="183" class="1005" name="in_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="prev_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="130" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="109" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="140" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="168"><net_src comp="40" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="174"><net_src comp="44" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="180"><net_src comp="48" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="186"><net_src comp="85" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="191"><net_src comp="93" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 5 6 }
 - Input state : 
	Port: count1 : in_r | {1 2 3 4 6 }
  - Chain level:
	State 1
		prev : 1
	State 2
	State 3
	State 4
	State 5
		shl_ln : 1
		zext_ln115 : 2
		shl_ln115 : 3
		zext_ln115_1 : 1
		shl_ln115_1 : 3
		xor_ln115 : 4
		and_ln115 : 4
		or_ln115 : 4
		write_ln115 : 4
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   call   | grp_count1_Pipeline_APPEARANCES_fu_99 |  1.588  |   2100  |  10479  |
|----------|---------------------------------------|---------|---------|---------|
|    xor   |            xor_ln115_fu_146           |    0    |    0    |   2048  |
|----------|---------------------------------------|---------|---------|---------|
|    and   |            and_ln115_fu_152           |    0    |    0    |   2048  |
|----------|---------------------------------------|---------|---------|---------|
|    or    |            or_ln115_fu_158            |    0    |    0    |   2048  |
|----------|---------------------------------------|---------|---------|---------|
|    shl   |            shl_ln115_fu_130           |    0    |    0    |    24   |
|          |           shl_ln115_1_fu_140          |    0    |    0    |    24   |
|----------|---------------------------------------|---------|---------|---------|
| writereq |     writereq_ln115_writereq_fu_52     |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |       readreq_ln82_readreq_fu_60      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |            grp_write_fu_68            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   read   |         read_ln102_read_fu_75         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|             shl_ln_fu_118             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   zext   |           zext_ln115_fu_126           |    0    |    0    |    0    |
|          |          zext_ln115_1_fu_136          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |  1.588  |   2100  |  16671  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|count_01_loc_reg_165|    8   |
|   in_addr_reg_183  |    9   |
|    p_loc_reg_177   |  2048  |
| prev_02_loc_reg_171|    8   |
|    prev_reg_188    |    8   |
+--------------------+--------+
|        Total       |  2081  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p0  |   2  |   0  |    0   |
|  grp_write_fu_68 |  p2  |   2  | 2048 |  4096  ||    9    |
| grp_access_fu_93 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  4114  ||  4.764  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  2100  |  16671 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |  2081  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  4181  |  16689 |
+-----------+--------+--------+--------+
