From: Dinh Nguyen <dinguyen@opensource.altera.com>
Subject: Re: [PATCH 0/3] clk: socfpga: Add clock driver for Arria10
Date: Tue, 14 Apr 2015 11:07:00 -0500
Message-ID: <552D3B24.501@opensource.altera.com>
References: <1428036055-27607-1-git-send-email-dinguyen@opensource.altera.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="windows-1252"
Content-Transfer-Encoding: 7bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <1428036055-27607-1-git-send-email-dinguyen@opensource.altera.com>
Sender: linux-kernel-owner@vger.kernel.org
To: sboyd@codeaurora.org, mturquette@linaro.org
Cc: dinh.linux@gmail.com, robh+dt@kernel.org, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, mark.rutland@arm.com, pawel.moll@arm.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
List-Id: devicetree@vger.kernel.org

Hi Mike, Stephen,

On 04/02/2015 11:40 PM, dinguyen@opensource.altera.com wrote:
> From: Dinh Nguyen <dinguyen@opensource.altera.com>
> 
> Hi,
> 
> This patch series add the clock driver for the Arria10 platform. Although the
> Arria10 SoC's clock framework has some similarities the Cyclone/Arria 5, the
> differences are enough to warrant it's own driver, rather than polluting the
> existing driver with platform lookups.
> 
> Dinh Nguyen (3):
>   clk: socfpga: update clk.h so for Arria10 platform to use
>   clk: socfpga: add a clock driver for the Arria 10 platform
>   ARM: socfpga: dts: add clocks to the Arria10 platform
> 
>  arch/arm/boot/dts/socfpga_arria10.dtsi | 298 ++++++++++++++++++++++++++++++++-
>  drivers/clk/socfpga/Makefile           |   1 +
>  drivers/clk/socfpga/clk-gate-a10.c     | 187 +++++++++++++++++++++
>  drivers/clk/socfpga/clk-gate.c         |   4 -
>  drivers/clk/socfpga/clk-periph-a10.c   | 131 +++++++++++++++
>  drivers/clk/socfpga/clk-pll-a10.c      | 132 +++++++++++++++
>  drivers/clk/socfpga/clk.c              |   7 +-
>  drivers/clk/socfpga/clk.h              |  10 +-
>  8 files changed, 760 insertions(+), 10 deletions(-)
>  create mode 100644 drivers/clk/socfpga/clk-gate-a10.c
>  create mode 100644 drivers/clk/socfpga/clk-periph-a10.c
>  create mode 100644 drivers/clk/socfpga/clk-pll-a10.c
> 

Just wondering if you have had a chance to look over this patch series?

Thanks,
Dinh
