Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\AutoCatFeederPCBrev2\Test Footprints.PcbDoc
Date     : 1/3/2025
Time     : 12:15:29 AM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
   Violation between Clearance Constraint: (1.752mil < 5mil) Between Pad MD1-39(5545.827mil,1483.032mil) on Top Layer And Via (5545mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.957mil < 5mil) Between Pad MD1-39(5545.827mil,1483.032mil) on Top Layer And Via (5575mil,1485mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.933mil < 5mil) Between Pad MD1-39(5545.827mil,1538.15mil) on Top Layer And Via (5545mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.634mil < 5mil) Between Pad MD1-39(5545.827mil,1538.15mil) on Top Layer And Via (5545mil,1565mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.957mil < 5mil) Between Pad MD1-39(5545.827mil,1538.15mil) on Top Layer And Via (5575mil,1540mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.051mil < 5mil) Between Pad MD1-39(5545.827mil,1593.268mil) on Top Layer And Via (5545mil,1565mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.957mil < 5mil) Between Pad MD1-39(5545.827mil,1593.268mil) on Top Layer And Via (5575mil,1595mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.728mil < 5mil) Between Pad MD1-39(5600.945mil,1483.032mil) on Top Layer And Via (5575mil,1485mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.752mil < 5mil) Between Pad MD1-39(5600.945mil,1483.032mil) on Top Layer And Via (5600mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.839mil < 5mil) Between Pad MD1-39(5600.945mil,1483.032mil) on Top Layer And Via (5630mil,1485mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.728mil < 5mil) Between Pad MD1-39(5600.945mil,1538.15mil) on Top Layer And Via (5575mil,1540mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.933mil < 5mil) Between Pad MD1-39(5600.945mil,1538.15mil) on Top Layer And Via (5600mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.634mil < 5mil) Between Pad MD1-39(5600.945mil,1538.15mil) on Top Layer And Via (5600mil,1565mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.839mil < 5mil) Between Pad MD1-39(5600.945mil,1538.15mil) on Top Layer And Via (5630mil,1540mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.728mil < 5mil) Between Pad MD1-39(5600.945mil,1593.268mil) on Top Layer And Via (5575mil,1595mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.051mil < 5mil) Between Pad MD1-39(5600.945mil,1593.268mil) on Top Layer And Via (5600mil,1565mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.839mil < 5mil) Between Pad MD1-39(5600.945mil,1593.268mil) on Top Layer And Via (5630mil,1595mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.846mil < 5mil) Between Pad MD1-39(5656.063mil,1483.032mil) on Top Layer And Via (5630mil,1485mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.752mil < 5mil) Between Pad MD1-39(5656.063mil,1483.032mil) on Top Layer And Via (5655mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.846mil < 5mil) Between Pad MD1-39(5656.063mil,1538.15mil) on Top Layer And Via (5630mil,1540mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.933mil < 5mil) Between Pad MD1-39(5656.063mil,1538.15mil) on Top Layer And Via (5655mil,1510mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.634mil < 5mil) Between Pad MD1-39(5656.063mil,1538.15mil) on Top Layer And Via (5655mil,1565mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.846mil < 5mil) Between Pad MD1-39(5656.063mil,1593.268mil) on Top Layer And Via (5630mil,1595mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (3.051mil < 5mil) Between Pad MD1-39(5656.063mil,1593.268mil) on Top Layer And Via (5655mil,1565mil) from Top Layer to Bottom Layer 
Rule Violations :24

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad MD1-39(5600.945mil,1538.15mil) on Top Layer And Track (5658.913mil,1541mil)(5664.941mil,1541mil) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=500mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=15mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=800mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=5mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 5mil) Between Pad C13-1(2020mil,3177.323mil) on Top Layer And Pad C13-2(2020mil,3142.677mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 5mil) Between Pad C15-1(2645mil,3175mil) on Top Layer And Pad C15-2(2645mil,3140.354mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 5mil) Between Pad R23-1(2725mil,1804.252mil) on Top Layer And Pad R23-2(2725mil,1835.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.001mil < 5mil) Between Pad U3-1(2858.465mil,3178.386mil) on Top Layer And Via (2810mil,3190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.001mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Arc (5180mil,4924.724mil) on Top Overlay And Pad R4-1(5180mil,4891.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
Rule Violations :1

Processing Rule : Silk to Silk (Clearance=5mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25mil) (InNetClass('mSATARx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=5mil) (InNetClass('I210Tx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=5mil) (InNetClass('I210Rx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=5mil) (InNetClass('PCIETx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=5mil) (InNetClass('PCIERx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25mil) (InNetClass('mSATATx'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25mil) (InNetClass('PCIECLK'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)
Rule Violations :0


Violations Detected : 30
Waived Violations : 0
Time Elapsed        : 00:00:00