*************************************************************

  Device    [devAPMULT9A18A]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
gate
device devAPMULT9A18A : device APM
{
    parameter
    (
        config bit CTRL_IRBYP_0_OP0 = 1'b0,
        config bit CTRL_IRBYP_1_OP7 = 1'b0,
        config bit CTRL_IRBYP_2_OPA = 1'b0,
        config bit CTRL_IRBYP_4_OP8 = 1'b0,
        config bit SYNC_CTIR[3:0]   = 4'b0000,
        config bit CE_CTIR[7:0]     = 8'h00,
        config bit CLK_CTIR[7:0]    = 8'h00,
        config bit RST_CTIR[7:0]    = 8'h00,
        config bit IR_BYP_0_XA = 1'b0,
        config bit IR_BYP_1_XA = 1'b0,
        config bit IR_BYP_2_YA = 1'b0,
        config bit IR_BYP_3_YA = 1'b0,
        config bit IR_BYP_4_ZA = 1'b0,
        config bit IR_BYP_5_ZA = 1'b0,
        config bit SYNC_IR_0_XA = 1'b0,
        config bit SYNC_IR_1_XA = 1'b0,
        config bit SYNC_IR_2_YA = 1'b0,
        config bit SYNC_IR_3_YA = 1'b0,
        config bit SYNC_IR_4_ZA = 1'b0,
        config bit SYNC_IR_5_ZA = 1'b0,
        config bit CLK_IR_0_XA[1:0] = 2'b00,
        config bit CLK_IR_1_XA[1:0] = 2'b00,
        config bit CLK_IR_2_YA[1:0] = 2'b00,
        config bit CLK_IR_3_YA[1:0] = 2'b00,
        config bit CLK_IR_4_ZA[1:0] = 2'b00,
        config bit CLK_IR_5_ZA[1:0] = 2'b00,
        config bit CE_IR_0_XA [1:0] = 2'b00,
        config bit CE_IR_1_XA [1:0] = 2'b00,
        config bit CE_IR_2_YA [1:0] = 2'b00,
        config bit CE_IR_3_YA [1:0] = 2'b00,
        config bit CE_IR_4_ZA [1:0] = 2'b00,
        config bit CE_IR_5_ZA [1:0] = 2'b00,
        config bit RST_IR_0_XA[1:0] = 2'b00,
        config bit RST_IR_1_XA[1:0] = 2'b00,
        config bit RST_IR_2_YA[1:0] = 2'b00,
        config bit RST_IR_3_YA[1:0] = 2'b00,
        config bit RST_IR_4_ZA[1:0] = 2'b00,
        config bit RST_IR_5_ZA[1:0] = 2'b00,
        config bit PRADOR_BYP_0_XA = 1'b0,
        config bit PRADOR_BYP_1_XA = 1'b0,
        config bit PRADOR_BYP_2_YA = 1'b0,
        config bit PRADOR_BYP_3_YA = 1'b0,
        config bit SYNC_PRAD_0_XA  = 1'b0,
        config bit SYNC_PRAD_1_XA  = 1'b0,
        config bit SYNC_PRAD_2_YA  = 1'b0,
        config bit SYNC_PRAD_3_YA  = 1'b0,
        config bit CLK_PRAD_0_XA[1:0] = 2'b00,
        config bit CLK_PRAD_1_XA[1:0] = 2'b00,
        config bit CLK_PRAD_2_YA[1:0] = 2'b00,
        config bit CLK_PRAD_3_YA[1:0] = 2'b00,
        config bit CE_PRAD_0_XA [1:0] = 2'b00,
        config bit CE_PRAD_1_XA [1:0] = 2'b00,
        config bit CE_PRAD_2_YA [1:0] = 2'b00,
        config bit CE_PRAD_3_YA [1:0] = 2'b00,
        config bit RST_PRAD_0_XA[1:0] = 2'b00,
        config bit RST_PRAD_1_XA[1:0] = 2'b00,
        config bit RST_PRAD_2_YA[1:0] = 2'b00,
        config bit RST_PRAD_3_YA[1:0] = 2'b00,
        config bit PR_BYP_0_MA  = 1'b0,
        config bit PR_BYP_1_MA  = 1'b0,
        config bit PR_BYP_4_XA  = 1'b0,
        config bit PR_BYP_6_YA  = 1'b0,
        config bit PR_BYP_8_ZA  = 1'b0,
        config bit SYNC_PR_0_MA = 1'b0,
        config bit SYNC_PR_1_MA = 1'b0,
        config bit SYNC_PR_4_XA = 1'b0,
        config bit SYNC_PR_6_YA = 1'b0,
        config bit SYNC_PR_8_ZA = 1'b0,
        config bit CLK_PR_0_MA[1:0] = 2'b00,
        config bit CLK_PR_1_MA[1:0] = 2'b00,
        config bit CLK_PR_4_XA[1:0] = 2'b00,
        config bit CLK_PR_6_YA[1:0] = 2'b00,
        config bit CLK_PR_8_ZA[1:0] = 2'b00,
        config bit CE_PR_0_MA [1:0] = 2'b00,
        config bit CE_PR_1_MA [1:0] = 2'b00,
        config bit CE_PR_4_XA [1:0] = 2'b00,
        config bit CE_PR_6_YA [1:0] = 2'b00,
        config bit CE_PR_8_ZA [1:0] = 2'b00,
        config bit RST_PR_0_MA[1:0] = 2'b00,
        config bit RST_PR_1_MA[1:0] = 2'b00,
        config bit RST_PR_4_XA[1:0] = 2'b00,
        config bit RST_PR_6_YA[1:0] = 2'b00,
        config bit RST_PR_8_ZA[1:0] = 2'b00,
        config bit OR_BYP_0_A  = 1'b0,
        config bit OR_BYP_1_A  = 1'b0,
        config bit SYNC_OR_0_A = 1'b0,
        config bit SYNC_OR_1_A = 1'b0,
        config bit CLK_OR_0_A[1:0] = 2'b00,
        config bit CLK_OR_1_A[1:0] = 2'b00,
        config bit CE_OR_0_A [1:0] = 2'b00,
        config bit CE_OR_1_A [1:0] = 2'b00,
        config bit RST_OR_0_A[1:0] = 2'b00,
        config bit RST_OR_1_A[1:0] = 2'b00,
        config bit DXIA_SIGNED_POL = 1'b0,
        config bit DYIA_SIGNED_POL = 1'b0,
        config bit DZIA_SIGNED_POL = 1'b0,
        config bit OP_PRAD_A_POL = 1'b0,
        config int OP_PRAD_A = 0,
        config int OP_MULT_A = 9,
        config bit OR2CIM_EN_1_A = 1'b0,
        config bit GRS_DIS = 1'b0
    );

    port
    (
        input CLK[0:0],
        input CE [0:0],
        input RST[0:0],
        input APM_OP_PRAD[0:0],
        input DXIA[17:9],
        input DYIA[17:9],
        input DZIA[16:9],
        input DXIA_SIGNED,
        input DYIA_SIGNED,
        input DZIA_SIGNED,
        output DPO[35:18]
    );
};

/***************************************************************************

  Device    [devAPMULT9A18A]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
structure netlist of devAPMULT9A18A
{
    device DUM_INST APM9A18A ;
};

