--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/flash_audio_recording/flash_audio_recording.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.714(F)|    2.263(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_down   |    0.769(R)|    0.374(R)|clock_27mhz_BUFGP |   0.000|
button_up     |    1.205(R)|    0.154(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.286(R)|    0.193(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    1.641(R)|   -0.154(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |    0.407(R)|    0.454(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |    0.426(R)|    0.563(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.938(R)|    0.062(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    1.497(R)|   -0.100(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    2.079(R)|   -0.324(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    1.718(R)|   -0.316(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |    0.428(R)|    0.014(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    1.713(R)|   -0.412(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|    0.054(R)|    0.525(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|    0.618(R)|    1.038(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|    0.832(R)|   -0.371(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|    0.758(R)|   -0.314(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    0.555(R)|    0.343(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    1.463(R)|   -0.395(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.620(R)|    0.143(R)|clock_27mhz_BUFGP |   0.000|
switch<0>     |    1.700(R)|    0.461(R)|clock_27mhz_BUFGP |   0.000|
switch<1>     |    1.357(R)|    0.415(R)|clock_27mhz_BUFGP |   0.000|
switch<2>     |    1.862(R)|    0.853(R)|clock_27mhz_BUFGP |   0.000|
switch<3>     |    1.443(R)|    0.860(R)|clock_27mhz_BUFGP |   0.000|
switch<5>     |    2.132(R)|    0.369(R)|clock_27mhz_BUFGP |   0.000|
switch<6>     |    1.230(R)|    0.591(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.285(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.575(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.755(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   19.180(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.861(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   18.767(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.934(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   16.182(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   15.693(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   17.248(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.571(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   17.245(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.981(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   17.255(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   11.723(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   11.689(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   11.855(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   12.058(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   11.979(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   12.157(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   13.059(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   11.917(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.442(R)|clock_27mhz_BUFGP |   0.000|
disp_ce_b        |    9.445(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |   10.298(R)|clock_27mhz_BUFGP |   0.000|
disp_data_out    |    9.348(R)|clock_27mhz_BUFGP |   0.000|
disp_reset_b     |    9.512(R)|clock_27mhz_BUFGP |   0.000|
disp_rs          |    8.669(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   11.004(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.428(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.747(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.440(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.503(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.774(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.505(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.808(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |    9.893(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.743(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.198(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.499(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.184(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.507(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.811(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.850(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.512(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|    9.828(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|   10.623(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.400(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.244(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.468(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.949(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   10.888(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |   10.103(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.910(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.310(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.488(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.921(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.920(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.931(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   10.932(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |   10.896(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.824(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |    9.669(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |    9.675(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |    9.984(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.611(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.613(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   12.151(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    8.851(R)|clock_27mhz_BUFGP |   0.000|
flash_reset_b    |    9.050(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    8.947(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   10.981(R)|clock_27mhz_BUFGP |   0.000|
led<1>           |   10.782(R)|clock_27mhz_BUFGP |   0.000|
led<2>           |   11.875(R)|clock_27mhz_BUFGP |   0.000|
led<3>           |   10.947(R)|clock_27mhz_BUFGP |   0.000|
led<4>           |   11.080(R)|clock_27mhz_BUFGP |   0.000|
led<5>           |   12.520(R)|clock_27mhz_BUFGP |   0.000|
led<6>           |   11.671(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   12.572(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.333|         |   10.326|    3.283|
clock_27mhz    |    3.326|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.951|    2.213|         |         |
clock_27mhz    |   15.408|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.071|
ac97_sdata_in  |analyzer1_data<2>|   14.667|
---------------+-----------------+---------+


Analysis completed Tue Nov 21 21:39:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



