
Tail_Light_Control_Board_Personal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f48  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002054  08002054  00003054  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002078  08002078  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002078  08002078  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002078  08002078  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002078  08002078  00003078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800207c  0800207c  0000307c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002080  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003100  2000000c  0800208c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000310c  0800208c  0000410c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d22a  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000214b  00000000  00000000  0001125f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000596a  00000000  00000000  000133aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a78  00000000  00000000  00018d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a74  00000000  00000000  00019790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017440  00000000  00000000  0001a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc29  00000000  00000000  00031644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088bf8  00000000  00000000  0003f26d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c7e65  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000019f0  00000000  00000000  000c7ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  000c9898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800203c 	.word	0x0800203c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800203c 	.word	0x0800203c

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
void SetPixelColor(PixelRGB_t* p, const uint8_t color[]){
	(*p).color.r = color [0];
	(*p).color.g = color [1];
	(*p).color.b = color [2];
}
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800014c:	b538      	push	{r3, r4, r5, lr}
	// Extract the LED status update bits
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 800014e:	4c0e      	ldr	r4, [pc, #56]	@ (8000188 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000150:	4d0e      	ldr	r5, [pc, #56]	@ (800018c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000152:	4623      	mov	r3, r4
 8000154:	462a      	mov	r2, r5
 8000156:	2100      	movs	r1, #0
 8000158:	f000 fd90 	bl	8000c7c <HAL_CAN_GetRxMessage>
	if(datasentFlag == 2){
 800015c:	4b0c      	ldr	r3, [pc, #48]	@ (8000190 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800015e:	781b      	ldrb	r3, [r3, #0]
 8000160:	2b02      	cmp	r3, #2
 8000162:	d108      	bne.n	8000176 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
		if(RxHeader.StdId == DASHLIGHT_ID){
 8000164:	682b      	ldr	r3, [r5, #0]
 8000166:	2b05      	cmp	r3, #5
 8000168:	d106      	bne.n	8000178 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
			// Dashboard only controls the blinking of the lights
			// Hazard or Left or Right
			updateDashFlag = 1;
 800016a:	2201      	movs	r2, #1
 800016c:	4b09      	ldr	r3, [pc, #36]	@ (8000194 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800016e:	701a      	strb	r2, [r3, #0]
			blinkData = RxData[0];
 8000170:	7822      	ldrb	r2, [r4, #0]
 8000172:	4b09      	ldr	r3, [pc, #36]	@ (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
		}
		else if(RxHeader.StdId == BRAKEBOARD_ID){
			// Brakeboard only controls the Red portion of the lights
			// Bright Red / Dim Red
			brakeData = RxData[0];
			updatePedalFlag = 1;
 8000174:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000176:	bd38      	pop	{r3, r4, r5, pc}
		else if(RxHeader.StdId == BRAKEBOARD_ID){
 8000178:	2b02      	cmp	r3, #2
 800017a:	d1fc      	bne.n	8000176 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
			brakeData = RxData[0];
 800017c:	7822      	ldrb	r2, [r4, #0]
 800017e:	4b07      	ldr	r3, [pc, #28]	@ (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000180:	701a      	strb	r2, [r3, #0]
			updatePedalFlag = 1;
 8000182:	2201      	movs	r2, #1
 8000184:	4b06      	ldr	r3, [pc, #24]	@ (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000186:	e7f5      	b.n	8000174 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
 8000188:	20002feb 	.word	0x20002feb
 800018c:	20002ff4 	.word	0x20002ff4
 8000190:	20002fea 	.word	0x20002fea
 8000194:	20002fe9 	.word	0x20002fe9
 8000198:	20000039 	.word	0x20000039
 800019c:	20000038 	.word	0x20000038
 80001a0:	20002fe8 	.word	0x20002fe8

080001a4 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80001a4:	b510      	push	{r4, lr}

  if( htim == &htim3){
 80001a6:	4c12      	ldr	r4, [pc, #72]	@ (80001f0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80001a8:	4284      	cmp	r4, r0
 80001aa:	d120      	bne.n	80001ee <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
	  // Note that TIM_Channel 3 corresponds to hdma[x], it's not zero-indexed
	  // TIM channel are zero-indexed as stated in TIM_DMADelayPulseCplt
	  if(htim->hdma[1]->State ==  HAL_DMA_STATE_READY && htim->ChannelState[0] == HAL_TIM_CHANNEL_STATE_READY){
 80001ac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80001ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80001b2:	2b01      	cmp	r3, #1
 80001b4:	d10a      	bne.n	80001cc <HAL_TIM_PWM_PulseFinishedCallback+0x28>
 80001b6:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80001ba:	2b01      	cmp	r3, #1
 80001bc:	d106      	bne.n	80001cc <HAL_TIM_PWM_PulseFinishedCallback+0x28>
		  HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 80001be:	2100      	movs	r1, #0
 80001c0:	f001 fee0 	bl	8001f84 <HAL_TIM_PWM_Stop_DMA>
		  datasentFlag += 1;
 80001c4:	4a0b      	ldr	r2, [pc, #44]	@ (80001f4 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80001c6:	7813      	ldrb	r3, [r2, #0]
 80001c8:	3301      	adds	r3, #1
 80001ca:	7013      	strb	r3, [r2, #0]
	  }
	  if(htim->hdma[3]->State == HAL_DMA_STATE_READY && htim->ChannelState[2] == HAL_TIM_CHANNEL_STATE_READY){
 80001cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80001ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	d10b      	bne.n	80001ee <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
 80001d6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80001da:	2b01      	cmp	r3, #1
 80001dc:	d107      	bne.n	80001ee <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
		  HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 80001de:	2108      	movs	r1, #8
 80001e0:	4803      	ldr	r0, [pc, #12]	@ (80001f0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80001e2:	f001 fecf 	bl	8001f84 <HAL_TIM_PWM_Stop_DMA>
		  datasentFlag += 1;
 80001e6:	4a03      	ldr	r2, [pc, #12]	@ (80001f4 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80001e8:	7813      	ldrb	r3, [r2, #0]
 80001ea:	3301      	adds	r3, #1
 80001ec:	7013      	strb	r3, [r2, #0]
	  }
  }
}
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20003098 	.word	0x20003098
 80001f4:	20002fea 	.word	0x20002fea

080001f8 <updateLight>:
}
// Assumption Both Buffers are Filled
// Send there out via DMA
void updateLight(){
	// TODO Think about the Flag Situation
	datasentFlag = 0;
 80001f8:	2300      	movs	r3, #0
void updateLight(){
 80001fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	pBuff_Left = left_dma_Buffer;
	pBuff_Right = right_dma_Buffer;
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
 80001fe:	f241 4610 	movw	r6, #5136	@ 0x1410
	datasentFlag = 0;
 8000202:	4a26      	ldr	r2, [pc, #152]	@ (800029c <updateLight+0xa4>)
 8000204:	4926      	ldr	r1, [pc, #152]	@ (80002a0 <updateLight+0xa8>)
 8000206:	4d27      	ldr	r5, [pc, #156]	@ (80002a4 <updateLight+0xac>)
 8000208:	7013      	strb	r3, [r2, #0]
		for(int j = 23; j >= 0; j--){
 800020a:	2217      	movs	r2, #23
			if((Left_PixelData[i].data>>j) & 0x01){
 800020c:	f851 4b04 	ldr.w	r4, [r1], #4
 8000210:	1958      	adds	r0, r3, r5
 8000212:	fa24 f702 	lsr.w	r7, r4, r2
 8000216:	f017 0f01 	tst.w	r7, #1
 800021a:	bf14      	ite	ne
 800021c:	2726      	movne	r7, #38	@ 0x26
 800021e:	2713      	moveq	r7, #19
		for(int j = 23; j >= 0; j--){
 8000220:	3a01      	subs	r2, #1
				*pBuff_Left = NEOPIXEL_ONE;
 8000222:	f820 7b02 	strh.w	r7, [r0], #2
		for(int j = 23; j >= 0; j--){
 8000226:	d2f4      	bcs.n	8000212 <updateLight+0x1a>
	for(int i = 0; i< LEFT_NUMPIXEL; i++){
 8000228:	3330      	adds	r3, #48	@ 0x30
 800022a:	42b3      	cmp	r3, r6
 800022c:	d1ed      	bne.n	800020a <updateLight+0x12>
 800022e:	4a1e      	ldr	r2, [pc, #120]	@ (80002a8 <updateLight+0xb0>)
 8000230:	4b1e      	ldr	r3, [pc, #120]	@ (80002ac <updateLight+0xb4>)
 8000232:	491f      	ldr	r1, [pc, #124]	@ (80002b0 <updateLight+0xb8>)
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	2200      	movs	r2, #0
 8000238:	4d1e      	ldr	r5, [pc, #120]	@ (80002b4 <updateLight+0xbc>)
			pBuff_Left++;
		}

	}
	for(int k = 0; k< RIGHT_NUMPIXEL; k++){
		for(int l = 23; l >= 0; l--){
 800023a:	2317      	movs	r3, #23
			if((Right_PixelData[k].data>>l) & 0x01){
 800023c:	f851 4b04 	ldr.w	r4, [r1], #4
 8000240:	1950      	adds	r0, r2, r5
 8000242:	fa24 f603 	lsr.w	r6, r4, r3
 8000246:	f016 0f01 	tst.w	r6, #1
 800024a:	bf14      	ite	ne
 800024c:	2626      	movne	r6, #38	@ 0x26
 800024e:	2613      	moveq	r6, #19
		for(int l = 23; l >= 0; l--){
 8000250:	3b01      	subs	r3, #1
				*pBuff_Right = NEOPIXEL_ONE;
 8000252:	f820 6b02 	strh.w	r6, [r0], #2
		for(int l = 23; l >= 0; l--){
 8000256:	d2f4      	bcs.n	8000242 <updateLight+0x4a>
	for(int k = 0; k< RIGHT_NUMPIXEL; k++){
 8000258:	3230      	adds	r2, #48	@ 0x30
 800025a:	f5b2 5fb4 	cmp.w	r2, #5760	@ 0x1680
 800025e:	d1ec      	bne.n	800023a <updateLight+0x42>
 8000260:	4c15      	ldr	r4, [pc, #84]	@ (80002b8 <updateLight+0xc0>)
 8000262:	4b16      	ldr	r3, [pc, #88]	@ (80002bc <updateLight+0xc4>)
			}
			pBuff_Right++;
		}
	}
	for(int z = 1; z <= 100; z++){
		left_dma_Buffer[LEFT_DMABUF_LEN - z] = 0;
 8000264:	22c8      	movs	r2, #200	@ 0xc8
 8000266:	2100      	movs	r1, #0
 8000268:	480f      	ldr	r0, [pc, #60]	@ (80002a8 <updateLight+0xb0>)
 800026a:	601c      	str	r4, [r3, #0]
 800026c:	f001 feba 	bl	8001fe4 <memset>
		right_dma_Buffer[RIGHT_DMABUF_LEN - z ] = 0; // Extra time for latch (50us?)
 8000270:	22c8      	movs	r2, #200	@ 0xc8
 8000272:	2100      	movs	r1, #0
 8000274:	4620      	mov	r0, r4
 8000276:	f001 feb5 	bl	8001fe4 <memset>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)left_dma_Buffer, LEFT_DMABUF_LEN);
 800027a:	f640 236c 	movw	r3, #2668	@ 0xa6c
 800027e:	2100      	movs	r1, #0
 8000280:	4a08      	ldr	r2, [pc, #32]	@ (80002a4 <updateLight+0xac>)
 8000282:	480f      	ldr	r0, [pc, #60]	@ (80002c0 <updateLight+0xc8>)
 8000284:	f001 fe1a 	bl	8001ebc <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t*)right_dma_Buffer, RIGHT_DMABUF_LEN);
 8000288:	f5a4 52b4 	sub.w	r2, r4, #5760	@ 0x1680
 800028c:	f640 33a4 	movw	r3, #2980	@ 0xba4
}
 8000290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t*)right_dma_Buffer, RIGHT_DMABUF_LEN);
 8000294:	2108      	movs	r1, #8
 8000296:	480a      	ldr	r0, [pc, #40]	@ (80002c0 <updateLight+0xc8>)
 8000298:	f001 be10 	b.w	8001ebc <HAL_TIM_PWM_Start_DMA>
 800029c:	20002fea 	.word	0x20002fea
 80002a0:	20002e3c 	.word	0x20002e3c
 80002a4:	20001782 	.word	0x20001782
 80002a8:	20002b92 	.word	0x20002b92
 80002ac:	20000034 	.word	0x20000034
 80002b0:	20002c5c 	.word	0x20002c5c
 80002b4:	2000003a 	.word	0x2000003a
 80002b8:	200016ba 	.word	0x200016ba
 80002bc:	20000030 	.word	0x20000030
 80002c0:	20003098 	.word	0x20003098

080002c4 <updateBrake>:
	datasentFlag = 0;
 80002c4:	2200      	movs	r2, #0
 80002c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000340 <updateBrake+0x7c>)
 80002c8:	701a      	strb	r2, [r3, #0]
	if(brakeData & 0b1)
 80002ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000344 <updateBrake+0x80>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	f013 0301 	ands.w	r3, r3, #1
 80002d2:	d01a      	beq.n	800030a <updateBrake+0x46>
		for(int i = 0; i < LEFT_CUTOFF; i++){
 80002d4:	4613      	mov	r3, r2
	(*p).color.r = color [0];
 80002d6:	20ff      	movs	r0, #255	@ 0xff
 80002d8:	491b      	ldr	r1, [pc, #108]	@ (8000348 <updateBrake+0x84>)
		for(int i = 0; i < LEFT_CUTOFF; i++){
 80002da:	3301      	adds	r3, #1
 80002dc:	2b4c      	cmp	r3, #76	@ 0x4c
	(*p).color.r = color [0];
 80002de:	7048      	strb	r0, [r1, #1]
	(*p).color.g = color [1];
 80002e0:	708a      	strb	r2, [r1, #2]
	(*p).color.b = color [2];
 80002e2:	f801 2b04 	strb.w	r2, [r1], #4
		for(int i = 0; i < LEFT_CUTOFF; i++){
 80002e6:	d1f8      	bne.n	80002da <updateBrake+0x16>
		for(int j = RIGHT_CUTOFF ; j < RIGHT_NUMPIXEL; j++){
 80002e8:	2250      	movs	r2, #80	@ 0x50
	(*p).color.r = color [0];
 80002ea:	20ff      	movs	r0, #255	@ 0xff
	(*p).color.g = color [1];
 80002ec:	2100      	movs	r1, #0
 80002ee:	4b17      	ldr	r3, [pc, #92]	@ (800034c <updateBrake+0x88>)
		for(int j = RIGHT_CUTOFF ; j < RIGHT_NUMPIXEL; j++){
 80002f0:	3201      	adds	r2, #1
 80002f2:	2a78      	cmp	r2, #120	@ 0x78
	(*p).color.r = color [0];
 80002f4:	f883 0141 	strb.w	r0, [r3, #321]	@ 0x141
	(*p).color.g = color [1];
 80002f8:	f883 1142 	strb.w	r1, [r3, #322]	@ 0x142
	(*p).color.b = color [2];
 80002fc:	f883 1140 	strb.w	r1, [r3, #320]	@ 0x140
		for(int j = RIGHT_CUTOFF ; j < RIGHT_NUMPIXEL; j++){
 8000300:	f103 0304 	add.w	r3, r3, #4
 8000304:	d1f4      	bne.n	80002f0 <updateBrake+0x2c>
	updateLight();
 8000306:	f7ff bf77 	b.w	80001f8 <updateLight>
	(*p).color.r = color [0];
 800030a:	200a      	movs	r0, #10
	(*p).color.g = color [1];
 800030c:	4619      	mov	r1, r3
 800030e:	4a0e      	ldr	r2, [pc, #56]	@ (8000348 <updateBrake+0x84>)
		for(int k = 0; k < LEFT_CUTOFF; k++){
 8000310:	3301      	adds	r3, #1
 8000312:	2b4c      	cmp	r3, #76	@ 0x4c
	(*p).color.r = color [0];
 8000314:	7050      	strb	r0, [r2, #1]
	(*p).color.g = color [1];
 8000316:	7091      	strb	r1, [r2, #2]
	(*p).color.b = color [2];
 8000318:	f802 1b04 	strb.w	r1, [r2], #4
		for(int k = 0; k < LEFT_CUTOFF; k++){
 800031c:	d1f8      	bne.n	8000310 <updateBrake+0x4c>
		for(int l = RIGHT_CUTOFF; l < RIGHT_NUMPIXEL; l++){
 800031e:	2250      	movs	r2, #80	@ 0x50
	(*p).color.r = color [0];
 8000320:	200a      	movs	r0, #10
	(*p).color.g = color [1];
 8000322:	2100      	movs	r1, #0
 8000324:	4b09      	ldr	r3, [pc, #36]	@ (800034c <updateBrake+0x88>)
		for(int l = RIGHT_CUTOFF; l < RIGHT_NUMPIXEL; l++){
 8000326:	3201      	adds	r2, #1
 8000328:	2a78      	cmp	r2, #120	@ 0x78
	(*p).color.r = color [0];
 800032a:	f883 0141 	strb.w	r0, [r3, #321]	@ 0x141
	(*p).color.g = color [1];
 800032e:	f883 1142 	strb.w	r1, [r3, #322]	@ 0x142
	(*p).color.b = color [2];
 8000332:	f883 1140 	strb.w	r1, [r3, #320]	@ 0x140
		for(int l = RIGHT_CUTOFF; l < RIGHT_NUMPIXEL; l++){
 8000336:	f103 0304 	add.w	r3, r3, #4
 800033a:	d1f4      	bne.n	8000326 <updateBrake+0x62>
 800033c:	e7e3      	b.n	8000306 <updateBrake+0x42>
 800033e:	bf00      	nop
 8000340:	20002fea 	.word	0x20002fea
 8000344:	20000038 	.word	0x20000038
 8000348:	20002e3c 	.word	0x20002e3c
 800034c:	20002c5c 	.word	0x20002c5c

08000350 <updateDash>:
// blinkData is headlight, hazard, left, right
void updateDash(){
	// TODO Logic to Mask the Blinkdata and Modify Left and Right Pixel Data as Necessary
	datasentFlag = 0; // Prevent BlinkData from being overwrite while executing
 8000350:	2300      	movs	r3, #0
 8000352:	4a32      	ldr	r2, [pc, #200]	@ (800041c <updateDash+0xcc>)
 8000354:	7013      	strb	r3, [r2, #0]
	if ((~blinkData & 0b0010) && (blinkData&0b0001)){ // If Left is off and Right Is on, ensure left blink is off
 8000356:	4a32      	ldr	r2, [pc, #200]	@ (8000420 <updateDash+0xd0>)
 8000358:	7812      	ldrb	r2, [r2, #0]
 800035a:	f002 0103 	and.w	r1, r2, #3
 800035e:	2901      	cmp	r1, #1
 8000360:	d11a      	bne.n	8000398 <updateDash+0x48>
		for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000362:	214c      	movs	r1, #76	@ 0x4c
 8000364:	4a2f      	ldr	r2, [pc, #188]	@ (8000424 <updateDash+0xd4>)
 8000366:	3101      	adds	r1, #1
 8000368:	296b      	cmp	r1, #107	@ 0x6b
	(*p).color.r = color [0];
 800036a:	f882 3131 	strb.w	r3, [r2, #305]	@ 0x131
	(*p).color.g = color [1];
 800036e:	f882 3132 	strb.w	r3, [r2, #306]	@ 0x132
	(*p).color.b = color [2];
 8000372:	f882 3130 	strb.w	r3, [r2, #304]	@ 0x130
		for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000376:	f102 0204 	add.w	r2, r2, #4
 800037a:	d1f4      	bne.n	8000366 <updateDash+0x16>
			SetPixelColor(&Left_PixelData[i], OFF_COLOR);
		}
		LEFT_BLINK = 0;
 800037c:	4a2a      	ldr	r2, [pc, #168]	@ (8000428 <updateDash+0xd8>)
 800037e:	7013      	strb	r3, [r2, #0]
		LEFT_BLINK_FLAG = 0;
 8000380:	4a2a      	ldr	r2, [pc, #168]	@ (800042c <updateDash+0xdc>)
 8000382:	7013      	strb	r3, [r2, #0]
		RIGHT_BLINK = 1;
 8000384:	2301      	movs	r3, #1
 8000386:	4a2a      	ldr	r2, [pc, #168]	@ (8000430 <updateDash+0xe0>)
 8000388:	7013      	strb	r3, [r2, #0]
		RIGHT_BLINK_FLAG = 1;
 800038a:	4a2a      	ldr	r2, [pc, #168]	@ (8000434 <updateDash+0xe4>)
 800038c:	7013      	strb	r3, [r2, #0]
	else{ // Toggled all Off
		// No Blinking
		for(int i = 0; i < (RIGHT_NUMPIXEL - RIGHT_CUTOFF); i++){
			SetPixelColor(&Right_PixelData[i], OFF_COLOR);
		}
		for(int j = LEFT_CUTOFF; j < LEFT_NUMPIXEL; j++){
 800038e:	2300      	movs	r3, #0
		counter =  0;
 8000390:	4a29      	ldr	r2, [pc, #164]	@ (8000438 <updateDash+0xe8>)
 8000392:	6013      	str	r3, [r2, #0]
		RIGHT_BLINK_FLAG = 1; // Rest it to default
		counter =  INT_MAX - 800;

	}

	updateLight();
 8000394:	f7ff bf30 	b.w	80001f8 <updateLight>
	else if((~blinkData & 0b0001) && (blinkData & 0b0010)){ // If Right is off and Left is On, ensure right blink is off
 8000398:	2902      	cmp	r1, #2
 800039a:	d111      	bne.n	80003c0 <updateDash+0x70>
	(*p).color.r = color [0];
 800039c:	461a      	mov	r2, r3
 800039e:	4927      	ldr	r1, [pc, #156]	@ (800043c <updateDash+0xec>)
		for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 80003a0:	3301      	adds	r3, #1
 80003a2:	2b28      	cmp	r3, #40	@ 0x28
	(*p).color.r = color [0];
 80003a4:	704a      	strb	r2, [r1, #1]
	(*p).color.g = color [1];
 80003a6:	708a      	strb	r2, [r1, #2]
	(*p).color.b = color [2];
 80003a8:	f801 2b04 	strb.w	r2, [r1], #4
		for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 80003ac:	d1f8      	bne.n	80003a0 <updateDash+0x50>
		RIGHT_BLINK = 0;
 80003ae:	4b20      	ldr	r3, [pc, #128]	@ (8000430 <updateDash+0xe0>)
 80003b0:	701a      	strb	r2, [r3, #0]
		RIGHT_BLINK_FLAG = 0;
 80003b2:	4b20      	ldr	r3, [pc, #128]	@ (8000434 <updateDash+0xe4>)
 80003b4:	701a      	strb	r2, [r3, #0]
		LEFT_BLINK = 1;
 80003b6:	2301      	movs	r3, #1
 80003b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000428 <updateDash+0xd8>)
 80003ba:	7013      	strb	r3, [r2, #0]
		LEFT_BLINK_FLAG = 1;
 80003bc:	4a1b      	ldr	r2, [pc, #108]	@ (800042c <updateDash+0xdc>)
 80003be:	e7e5      	b.n	800038c <updateDash+0x3c>
	else if(blinkData & 0b0100){ // Hazard Case
 80003c0:	0753      	lsls	r3, r2, #29
 80003c2:	d505      	bpl.n	80003d0 <updateDash+0x80>
		LEFT_BLINK = 1;
 80003c4:	2301      	movs	r3, #1
 80003c6:	4a18      	ldr	r2, [pc, #96]	@ (8000428 <updateDash+0xd8>)
 80003c8:	7013      	strb	r3, [r2, #0]
		LEFT_BLINK_FLAG = 1;
 80003ca:	4a18      	ldr	r2, [pc, #96]	@ (800042c <updateDash+0xdc>)
 80003cc:	7013      	strb	r3, [r2, #0]
		RIGHT_BLINK = 1;
 80003ce:	e7da      	b.n	8000386 <updateDash+0x36>
	else if(blinkData & 0b1000){ // don't care about headlights
 80003d0:	f012 0308 	ands.w	r3, r2, #8
 80003d4:	d121      	bne.n	800041a <updateDash+0xca>
	(*p).color.r = color [0];
 80003d6:	4619      	mov	r1, r3
 80003d8:	4a18      	ldr	r2, [pc, #96]	@ (800043c <updateDash+0xec>)
		for(int i = 0; i < (RIGHT_NUMPIXEL - RIGHT_CUTOFF); i++){
 80003da:	3301      	adds	r3, #1
 80003dc:	2b28      	cmp	r3, #40	@ 0x28
	(*p).color.r = color [0];
 80003de:	7051      	strb	r1, [r2, #1]
	(*p).color.g = color [1];
 80003e0:	7091      	strb	r1, [r2, #2]
	(*p).color.b = color [2];
 80003e2:	f802 1b04 	strb.w	r1, [r2], #4
		for(int i = 0; i < (RIGHT_NUMPIXEL - RIGHT_CUTOFF); i++){
 80003e6:	d1f8      	bne.n	80003da <updateDash+0x8a>
		for(int j = LEFT_CUTOFF; j < LEFT_NUMPIXEL; j++){
 80003e8:	214c      	movs	r1, #76	@ 0x4c
	(*p).color.r = color [0];
 80003ea:	2300      	movs	r3, #0
 80003ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000424 <updateDash+0xd4>)
		for(int j = LEFT_CUTOFF; j < LEFT_NUMPIXEL; j++){
 80003ee:	3101      	adds	r1, #1
 80003f0:	296b      	cmp	r1, #107	@ 0x6b
	(*p).color.r = color [0];
 80003f2:	f882 3131 	strb.w	r3, [r2, #305]	@ 0x131
	(*p).color.g = color [1];
 80003f6:	f882 3132 	strb.w	r3, [r2, #306]	@ 0x132
	(*p).color.b = color [2];
 80003fa:	f882 3130 	strb.w	r3, [r2, #304]	@ 0x130
		for(int j = LEFT_CUTOFF; j < LEFT_NUMPIXEL; j++){
 80003fe:	f102 0204 	add.w	r2, r2, #4
 8000402:	d1f4      	bne.n	80003ee <updateDash+0x9e>
		LEFT_BLINK = 0;
 8000404:	4a08      	ldr	r2, [pc, #32]	@ (8000428 <updateDash+0xd8>)
		LEFT_BLINK_FLAG = 1; // Reset it to default
 8000406:	4909      	ldr	r1, [pc, #36]	@ (800042c <updateDash+0xdc>)
		LEFT_BLINK = 0;
 8000408:	7013      	strb	r3, [r2, #0]
		LEFT_BLINK_FLAG = 1; // Reset it to default
 800040a:	2201      	movs	r2, #1
 800040c:	700a      	strb	r2, [r1, #0]
		RIGHT_BLINK = 0;
 800040e:	4908      	ldr	r1, [pc, #32]	@ (8000430 <updateDash+0xe0>)
 8000410:	700b      	strb	r3, [r1, #0]
		RIGHT_BLINK_FLAG = 1; // Rest it to default
 8000412:	4b08      	ldr	r3, [pc, #32]	@ (8000434 <updateDash+0xe4>)
 8000414:	701a      	strb	r2, [r3, #0]
 8000416:	4b0a      	ldr	r3, [pc, #40]	@ (8000440 <updateDash+0xf0>)
 8000418:	e7ba      	b.n	8000390 <updateDash+0x40>
}
 800041a:	4770      	bx	lr
 800041c:	20002fea 	.word	0x20002fea
 8000420:	20000039 	.word	0x20000039
 8000424:	20002e3c 	.word	0x20002e3c
 8000428:	2000002f 	.word	0x2000002f
 800042c:	2000002e 	.word	0x2000002e
 8000430:	2000002d 	.word	0x2000002d
 8000434:	2000002c 	.word	0x2000002c
 8000438:	20000028 	.word	0x20000028
 800043c:	20002c5c 	.word	0x20002c5c
 8000440:	7ffffcdf 	.word	0x7ffffcdf

08000444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000444:	b510      	push	{r4, lr}
 8000446:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000448:	2220      	movs	r2, #32
 800044a:	2100      	movs	r1, #0
 800044c:	a807      	add	r0, sp, #28
 800044e:	f001 fdc9 	bl	8001fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000452:	2214      	movs	r2, #20
 8000454:	2100      	movs	r1, #0
 8000456:	a801      	add	r0, sp, #4
 8000458:	f001 fdc4 	bl	8001fe4 <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045c:	2310      	movs	r3, #16
 800045e:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000460:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000462:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000466:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800046c:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800046e:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000470:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000472:	f001 f825 	bl	80014c0 <HAL_RCC_OscConfig>
 8000476:	b108      	cbz	r0, 800047c <SystemClock_Config+0x38>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047a:	e7fe      	b.n	800047a <SystemClock_Config+0x36>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800047e:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000486:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000488:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800048c:	4621      	mov	r1, r4
 800048e:	a801      	add	r0, sp, #4
 8000490:	f001 f9d8 	bl	8001844 <HAL_RCC_ClockConfig>
 8000494:	b108      	cbz	r0, 800049a <SystemClock_Config+0x56>
 8000496:	b672      	cpsid	i
  while (1)
 8000498:	e7fe      	b.n	8000498 <SystemClock_Config+0x54>
}
 800049a:	b010      	add	sp, #64	@ 0x40
 800049c:	bd10      	pop	{r4, pc}
	...

080004a0 <main>:
{
 80004a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a4:	2710      	movs	r7, #16
{
 80004a6:	b091      	sub	sp, #68	@ 0x44
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a8:	4c9a      	ldr	r4, [pc, #616]	@ (8000714 <main+0x274>)
  HAL_Init();
 80004aa:	f000 faad 	bl	8000a08 <HAL_Init>
  SystemClock_Config();
 80004ae:	f7ff ffc9 	bl	8000444 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	463a      	mov	r2, r7
 80004b4:	2100      	movs	r1, #0
 80004b6:	a806      	add	r0, sp, #24
 80004b8:	f001 fd94 	bl	8001fe4 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004bc:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004be:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c0:	f043 0304 	orr.w	r3, r3, #4
 80004c4:	61a3      	str	r3, [r4, #24]
 80004c6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004cc:	f003 0304 	and.w	r3, r3, #4
 80004d0:	9302      	str	r3, [sp, #8]
 80004d2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004d6:	4890      	ldr	r0, [pc, #576]	@ (8000718 <main+0x278>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d8:	f043 0308 	orr.w	r3, r3, #8
 80004dc:	61a3      	str	r3, [r4, #24]
 80004de:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e0:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e2:	f003 0308 	and.w	r3, r3, #8
 80004e6:	9303      	str	r3, [sp, #12]
 80004e8:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_CAN_GPIO_Port, LED_CAN_Pin, GPIO_PIN_RESET);
 80004ea:	f000 ffe3 	bl	80014b4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f2:	2600      	movs	r6, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f4:	e9cd 3506 	strd	r3, r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f8:	2302      	movs	r3, #2
  HAL_GPIO_Init(LED_CAN_GPIO_Port, &GPIO_InitStruct);
 80004fa:	4887      	ldr	r0, [pc, #540]	@ (8000718 <main+0x278>)
 80004fc:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004fe:	e9cd 6308 	strd	r6, r3, [sp, #32]
  HAL_GPIO_Init(LED_CAN_GPIO_Port, &GPIO_InitStruct);
 8000502:	f000 ff03 	bl	800130c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000506:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000508:	4632      	mov	r2, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 800050a:	432b      	orrs	r3, r5
 800050c:	6163      	str	r3, [r4, #20]
 800050e:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000510:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000512:	402b      	ands	r3, r5
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000514:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800051a:	f000 fd5f 	bl	8000fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800051e:	200c      	movs	r0, #12
 8000520:	f000 fd8c 	bl	800103c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000524:	4632      	mov	r2, r6
 8000526:	4631      	mov	r1, r6
 8000528:	4638      	mov	r0, r7
 800052a:	f000 fd57 	bl	8000fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800052e:	4638      	mov	r0, r7
 8000530:	f000 fd84 	bl	800103c <HAL_NVIC_EnableIRQ>
  hcan.Instance = CAN1;
 8000534:	4c79      	ldr	r4, [pc, #484]	@ (800071c <main+0x27c>)
 8000536:	4b7a      	ldr	r3, [pc, #488]	@ (8000720 <main+0x280>)
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000538:	f44f 2140 	mov.w	r1, #786432	@ 0xc0000
  hcan.Init.Prescaler = 16;
 800053c:	e9c4 3700 	strd	r3, r7, [r4]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000540:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000544:	4620      	mov	r0, r4
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000546:	e9c4 6602 	strd	r6, r6, [r4, #8]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800054a:	61a6      	str	r6, [r4, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800054c:	83a6      	strh	r6, [r4, #28]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800054e:	e9c4 1304 	strd	r1, r3, [r4, #16]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000552:	f000 fa7d 	bl	8000a50 <HAL_CAN_Init>
 8000556:	4606      	mov	r6, r0
 8000558:	b108      	cbz	r0, 800055e <main+0xbe>
 800055a:	b672      	cpsid	i
  while (1)
 800055c:	e7fe      	b.n	800055c <main+0xbc>
  canfilterconfig.FilterIdLow = BRAKEBOARD_ID << 5;
 800055e:	22a0      	movs	r2, #160	@ 0xa0
 8000560:	2340      	movs	r3, #64	@ 0x40
 8000562:	e9cd 2306 	strd	r2, r3, [sp, #24]
  canfilterconfig.FilterMaskIdHigh = 0xFFFF;
 8000566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800056a:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  canfilterconfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800056e:	e9cd 500c 	strd	r5, r0, [sp, #48]	@ 0x30
  canfilterconfig.SlaveStartFilterBank = 0;
 8000572:	900f      	str	r0, [sp, #60]	@ 0x3c
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000574:	a906      	add	r1, sp, #24
 8000576:	4620      	mov	r0, r4
  canfilterconfig.FilterMaskIdLow = 0xFFFF;
 8000578:	e9cd 3308 	strd	r3, r3, [sp, #32]
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800057c:	950e      	str	r5, [sp, #56]	@ 0x38
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 800057e:	f000 fae2 	bl	8000b46 <HAL_CAN_ConfigFilter>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000582:	221c      	movs	r2, #28
 8000584:	4631      	mov	r1, r6
 8000586:	a806      	add	r0, sp, #24
  htim3.Instance = TIM3;
 8000588:	4f66      	ldr	r7, [pc, #408]	@ (8000724 <main+0x284>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800058a:	e9cd 6604 	strd	r6, r6, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800058e:	f001 fd29 	bl	8001fe4 <memset>
  htim3.Instance = TIM3;
 8000592:	4b65      	ldr	r3, [pc, #404]	@ (8000728 <main+0x288>)
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000594:	4638      	mov	r0, r7
  htim3.Init.Prescaler = 0;
 8000596:	e9c7 3600 	strd	r3, r6, [r7]
  htim3.Init.Period = 57;
 800059a:	2339      	movs	r3, #57	@ 0x39
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800059c:	60be      	str	r6, [r7, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059e:	e9c7 3603 	strd	r3, r6, [r7, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005a2:	61be      	str	r6, [r7, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005a4:	f001 fb10 	bl	8001bc8 <HAL_TIM_PWM_Init>
 80005a8:	b108      	cbz	r0, 80005ae <main+0x10e>
 80005aa:	b672      	cpsid	i
  while (1)
 80005ac:	e7fe      	b.n	80005ac <main+0x10c>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005ae:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005b2:	a904      	add	r1, sp, #16
 80005b4:	4638      	mov	r0, r7
 80005b6:	f001 fce7 	bl	8001f88 <HAL_TIMEx_MasterConfigSynchronization>
 80005ba:	4602      	mov	r2, r0
 80005bc:	b108      	cbz	r0, 80005c2 <main+0x122>
 80005be:	b672      	cpsid	i
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <main+0x120>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005c2:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005c4:	9008      	str	r0, [sp, #32]
  sConfigOC.Pulse = 0;
 80005c6:	e9cd 3006 	strd	r3, r0, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005ca:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005cc:	a906      	add	r1, sp, #24
 80005ce:	4638      	mov	r0, r7
 80005d0:	f001 fb52 	bl	8001c78 <HAL_TIM_PWM_ConfigChannel>
 80005d4:	b108      	cbz	r0, 80005da <main+0x13a>
 80005d6:	b672      	cpsid	i
  while (1)
 80005d8:	e7fe      	b.n	80005d8 <main+0x138>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005da:	2208      	movs	r2, #8
 80005dc:	4638      	mov	r0, r7
 80005de:	a906      	add	r1, sp, #24
 80005e0:	f001 fb4a 	bl	8001c78 <HAL_TIM_PWM_ConfigChannel>
 80005e4:	4683      	mov	fp, r0
 80005e6:	b108      	cbz	r0, 80005ec <main+0x14c>
 80005e8:	b672      	cpsid	i
  while (1)
 80005ea:	e7fe      	b.n	80005ea <main+0x14a>
  HAL_TIM_MspPostInit(&htim3);
 80005ec:	4638      	mov	r0, r7
 80005ee:	f000 f969 	bl	80008c4 <HAL_TIM_MspPostInit>
  datasentFlag = 2;
 80005f2:	f04f 0302 	mov.w	r3, #2
 80005f6:	f8df 9134 	ldr.w	r9, [pc, #308]	@ 800072c <main+0x28c>
  updateDashFlag = 0;
 80005fa:	f8df a134 	ldr.w	sl, [pc, #308]	@ 8000730 <main+0x290>
  datasentFlag = 2;
 80005fe:	f889 3000 	strb.w	r3, [r9]
  LEFT_BLINK = 0;
 8000602:	4b4c      	ldr	r3, [pc, #304]	@ (8000734 <main+0x294>)
  updatePedalFlag = 0 ;
 8000604:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8000738 <main+0x298>
  LEFT_BLINK = 0;
 8000608:	f883 b000 	strb.w	fp, [r3]
  LEFT_BLINK_FLAG = 1;
 800060c:	4e4b      	ldr	r6, [pc, #300]	@ (800073c <main+0x29c>)
  RIGHT_BLINK = 0;
 800060e:	4b4c      	ldr	r3, [pc, #304]	@ (8000740 <main+0x2a0>)
  RIGHT_BLINK_FLAG = 1;
 8000610:	4f4c      	ldr	r7, [pc, #304]	@ (8000744 <main+0x2a4>)
  updateBrake(0b0); // Dim RED
 8000612:	4658      	mov	r0, fp
  RIGHT_BLINK = 0;
 8000614:	f883 b000 	strb.w	fp, [r3]
  updateDashFlag = 0;
 8000618:	f88a b000 	strb.w	fp, [sl]
  updatePedalFlag = 0 ;
 800061c:	f888 b000 	strb.w	fp, [r8]
  LEFT_BLINK_FLAG = 1;
 8000620:	7035      	strb	r5, [r6, #0]
  RIGHT_BLINK_FLAG = 1;
 8000622:	703d      	strb	r5, [r7, #0]
  updateBrake(0b0); // Dim RED
 8000624:	f7ff fe4e 	bl	80002c4 <updateBrake>
  updateDash(0b0000); // OFF
 8000628:	4658      	mov	r0, fp
 800062a:	f7ff fe91 	bl	8000350 <updateDash>
  HAL_CAN_Start(&hcan);
 800062e:	4620      	mov	r0, r4
 8000630:	f000 faf9 	bl	8000c26 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000634:	4620      	mov	r0, r4
 8000636:	2102      	movs	r1, #2
 8000638:	f000 fb9c 	bl	8000d74 <HAL_CAN_ActivateNotification>
	  if(counter + 800 <= HAL_GetTick()){
 800063c:	4c42      	ldr	r4, [pc, #264]	@ (8000748 <main+0x2a8>)
 800063e:	6822      	ldr	r2, [r4, #0]
 8000640:	f502 7548 	add.w	r5, r2, #800	@ 0x320
 8000644:	f000 f9fe 	bl	8000a44 <HAL_GetTick>
 8000648:	4285      	cmp	r5, r0
 800064a:	d82d      	bhi.n	80006a8 <main+0x208>
		  if(LEFT_BLINK){
 800064c:	4b39      	ldr	r3, [pc, #228]	@ (8000734 <main+0x294>)
 800064e:	781a      	ldrb	r2, [r3, #0]
 8000650:	b19a      	cbz	r2, 800067a <main+0x1da>
			  if(LEFT_BLINK_FLAG){
 8000652:	7832      	ldrb	r2, [r6, #0]
 8000654:	2a00      	cmp	r2, #0
 8000656:	d03f      	beq.n	80006d8 <main+0x238>
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000658:	214c      	movs	r1, #76	@ 0x4c
	(*p).color.r = color [0];
 800065a:	25ff      	movs	r5, #255	@ 0xff
	(*p).color.g = color [1];
 800065c:	2028      	movs	r0, #40	@ 0x28
 800065e:	4a3b      	ldr	r2, [pc, #236]	@ (800074c <main+0x2ac>)
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000660:	3101      	adds	r1, #1
 8000662:	296b      	cmp	r1, #107	@ 0x6b
	(*p).color.r = color [0];
 8000664:	f882 5131 	strb.w	r5, [r2, #305]	@ 0x131
	(*p).color.g = color [1];
 8000668:	f882 0132 	strb.w	r0, [r2, #306]	@ 0x132
	(*p).color.b = color [2];
 800066c:	f882 b130 	strb.w	fp, [r2, #304]	@ 0x130
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 8000670:	f102 0204 	add.w	r2, r2, #4
 8000674:	d1f4      	bne.n	8000660 <main+0x1c0>
				  LEFT_BLINK_FLAG = 0;
 8000676:	f886 b000 	strb.w	fp, [r6]
		  if(RIGHT_BLINK){
 800067a:	4b31      	ldr	r3, [pc, #196]	@ (8000740 <main+0x2a0>)
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	b172      	cbz	r2, 800069e <main+0x1fe>
			  if(RIGHT_BLINK_FLAG){
 8000680:	783a      	ldrb	r2, [r7, #0]
 8000682:	b3ca      	cbz	r2, 80006f8 <main+0x258>
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 8000684:	2100      	movs	r1, #0
	(*p).color.r = color [0];
 8000686:	25ff      	movs	r5, #255	@ 0xff
	(*p).color.g = color [1];
 8000688:	2028      	movs	r0, #40	@ 0x28
 800068a:	4a31      	ldr	r2, [pc, #196]	@ (8000750 <main+0x2b0>)
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 800068c:	3101      	adds	r1, #1
 800068e:	2928      	cmp	r1, #40	@ 0x28
	(*p).color.r = color [0];
 8000690:	7055      	strb	r5, [r2, #1]
	(*p).color.g = color [1];
 8000692:	7090      	strb	r0, [r2, #2]
	(*p).color.b = color [2];
 8000694:	f802 bb04 	strb.w	fp, [r2], #4
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 8000698:	d1f8      	bne.n	800068c <main+0x1ec>
				  RIGHT_BLINK_FLAG = 0 ;
 800069a:	f887 b000 	strb.w	fp, [r7]
		  counter = HAL_GetTick();
 800069e:	f000 f9d1 	bl	8000a44 <HAL_GetTick>
 80006a2:	6020      	str	r0, [r4, #0]
		  updateLight();
 80006a4:	f7ff fda8 	bl	80001f8 <updateLight>
	  if(updateDashFlag && datasentFlag == 2){
 80006a8:	f89a 2000 	ldrb.w	r2, [sl]
 80006ac:	b13a      	cbz	r2, 80006be <main+0x21e>
 80006ae:	f899 2000 	ldrb.w	r2, [r9]
 80006b2:	2a02      	cmp	r2, #2
 80006b4:	d103      	bne.n	80006be <main+0x21e>
		  updateDash();
 80006b6:	f7ff fe4b 	bl	8000350 <updateDash>
		  updateDashFlag = 0 ; // 0 means the latest dash data has been processed
 80006ba:	f88a b000 	strb.w	fp, [sl]
	  if(updatePedalFlag && datasentFlag == 2){
 80006be:	f898 2000 	ldrb.w	r2, [r8]
 80006c2:	2a00      	cmp	r2, #0
 80006c4:	d0bb      	beq.n	800063e <main+0x19e>
 80006c6:	f899 2000 	ldrb.w	r2, [r9]
 80006ca:	2a02      	cmp	r2, #2
 80006cc:	d1b7      	bne.n	800063e <main+0x19e>
		  updateBrake();
 80006ce:	f7ff fdf9 	bl	80002c4 <updateBrake>
		  updatePedalFlag = 0; // 0 means the latest pedal data has been processed
 80006d2:	f888 b000 	strb.w	fp, [r8]
 80006d6:	e7b2      	b.n	800063e <main+0x19e>
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 80006d8:	214c      	movs	r1, #76	@ 0x4c
 80006da:	4a1c      	ldr	r2, [pc, #112]	@ (800074c <main+0x2ac>)
 80006dc:	3101      	adds	r1, #1
 80006de:	296b      	cmp	r1, #107	@ 0x6b
	(*p).color.r = color [0];
 80006e0:	f882 b131 	strb.w	fp, [r2, #305]	@ 0x131
	(*p).color.g = color [1];
 80006e4:	f882 b132 	strb.w	fp, [r2, #306]	@ 0x132
	(*p).color.b = color [2];
 80006e8:	f882 b130 	strb.w	fp, [r2, #304]	@ 0x130
				  for(int i = LEFT_CUTOFF; i < LEFT_NUMPIXEL; i++){
 80006ec:	f102 0204 	add.w	r2, r2, #4
 80006f0:	d1f4      	bne.n	80006dc <main+0x23c>
				  LEFT_BLINK_FLAG = 1;
 80006f2:	2201      	movs	r2, #1
 80006f4:	7032      	strb	r2, [r6, #0]
 80006f6:	e7c0      	b.n	800067a <main+0x1da>
 80006f8:	4915      	ldr	r1, [pc, #84]	@ (8000750 <main+0x2b0>)
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 80006fa:	3201      	adds	r2, #1
 80006fc:	2a28      	cmp	r2, #40	@ 0x28
	(*p).color.r = color [0];
 80006fe:	f881 b001 	strb.w	fp, [r1, #1]
	(*p).color.g = color [1];
 8000702:	f881 b002 	strb.w	fp, [r1, #2]
	(*p).color.b = color [2];
 8000706:	f801 bb04 	strb.w	fp, [r1], #4
				  for(int i = 0; i < RIGHT_NUMPIXEL-RIGHT_CUTOFF; i++){
 800070a:	d1f6      	bne.n	80006fa <main+0x25a>
				  RIGHT_BLINK_FLAG = 1;
 800070c:	2201      	movs	r2, #1
 800070e:	703a      	strb	r2, [r7, #0]
 8000710:	e7c5      	b.n	800069e <main+0x1fe>
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	40010c00 	.word	0x40010c00
 800071c:	200030e0 	.word	0x200030e0
 8000720:	40006400 	.word	0x40006400
 8000724:	20003098 	.word	0x20003098
 8000728:	40000400 	.word	0x40000400
 800072c:	20002fea 	.word	0x20002fea
 8000730:	20002fe9 	.word	0x20002fe9
 8000734:	2000002f 	.word	0x2000002f
 8000738:	20002fe8 	.word	0x20002fe8
 800073c:	2000002e 	.word	0x2000002e
 8000740:	2000002d 	.word	0x2000002d
 8000744:	2000002c 	.word	0x2000002c
 8000748:	20000028 	.word	0x20000028
 800074c:	20002e3c 	.word	0x20002e3c
 8000750:	20002c5c 	.word	0x20002c5c

08000754 <Error_Handler>:
 8000754:	b672      	cpsid	i
  while (1)
 8000756:	e7fe      	b.n	8000756 <Error_Handler+0x2>

08000758 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <HAL_MspInit+0x3c>)
{
 800075a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800075c:	699a      	ldr	r2, [r3, #24]
 800075e:	f042 0201 	orr.w	r2, r2, #1
 8000762:	619a      	str	r2, [r3, #24]
 8000764:	699a      	ldr	r2, [r3, #24]
 8000766:	f002 0201 	and.w	r2, r2, #1
 800076a:	9200      	str	r2, [sp, #0]
 800076c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	69da      	ldr	r2, [r3, #28]
 8000770:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000774:	61da      	str	r2, [r3, #28]
 8000776:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000778:	4a07      	ldr	r2, [pc, #28]	@ (8000798 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800077a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077e:	9301      	str	r3, [sp, #4]
 8000780:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000782:	6853      	ldr	r3, [r2, #4]
 8000784:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000788:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800078c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078e:	b002      	add	sp, #8
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40021000 	.word	0x40021000
 8000798:	40010000 	.word	0x40010000

0800079c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800079c:	b510      	push	{r4, lr}
 800079e:	4604      	mov	r4, r0
 80007a0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a2:	2210      	movs	r2, #16
 80007a4:	2100      	movs	r1, #0
 80007a6:	a802      	add	r0, sp, #8
 80007a8:	f001 fc1c 	bl	8001fe4 <memset>
  if(hcan->Instance==CAN1)
 80007ac:	6822      	ldr	r2, [r4, #0]
 80007ae:	4b19      	ldr	r3, [pc, #100]	@ (8000814 <HAL_CAN_MspInit+0x78>)
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d12d      	bne.n	8000810 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007b4:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 80007b8:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ba:	4817      	ldr	r0, [pc, #92]	@ (8000818 <HAL_CAN_MspInit+0x7c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007bc:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80007c0:	61da      	str	r2, [r3, #28]
 80007c2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c4:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007c6:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 80007ca:	9200      	str	r2, [sp, #0]
 80007cc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	699a      	ldr	r2, [r3, #24]
 80007d0:	f042 0204 	orr.w	r2, r2, #4
 80007d4:	619a      	str	r2, [r3, #24]
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	f003 0304 	and.w	r3, r3, #4
 80007dc:	9301      	str	r3, [sp, #4]
 80007de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007e4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	f000 fd91 	bl	800130c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007ee:	2302      	movs	r3, #2
 80007f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f6:	4808      	ldr	r0, [pc, #32]	@ (8000818 <HAL_CAN_MspInit+0x7c>)
 80007f8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f000 fd86 	bl	800130c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2014      	movs	r0, #20
 8000804:	4611      	mov	r1, r2
 8000806:	f000 fbe9 	bl	8000fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800080a:	2014      	movs	r0, #20
 800080c:	f000 fc16 	bl	800103c <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000810:	b006      	add	sp, #24
 8000812:	bd10      	pop	{r4, pc}
 8000814:	40006400 	.word	0x40006400
 8000818:	40010800 	.word	0x40010800

0800081c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800081c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_pwm->Instance==TIM3)
 800081e:	4b24      	ldr	r3, [pc, #144]	@ (80008b0 <HAL_TIM_PWM_MspInit+0x94>)
 8000820:	6802      	ldr	r2, [r0, #0]
{
 8000822:	4605      	mov	r5, r0
  if(htim_pwm->Instance==TIM3)
 8000824:	429a      	cmp	r2, r3
 8000826:	d141      	bne.n	80008ac <HAL_TIM_PWM_MspInit+0x90>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000828:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 800082c:	69da      	ldr	r2, [r3, #28]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 800082e:	4c21      	ldr	r4, [pc, #132]	@ (80008b4 <HAL_TIM_PWM_MspInit+0x98>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000830:	f042 0202 	orr.w	r2, r2, #2
 8000834:	61da      	str	r2, [r3, #28]
 8000836:	69db      	ldr	r3, [r3, #28]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000838:	481f      	ldr	r0, [pc, #124]	@ (80008b8 <HAL_TIM_PWM_MspInit+0x9c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	9301      	str	r3, [sp, #4]
 8000840:	9b01      	ldr	r3, [sp, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000842:	2310      	movs	r3, #16
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000844:	2280      	movs	r2, #128	@ 0x80
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000846:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800084a:	2300      	movs	r3, #0
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800084c:	f44f 7c80 	mov.w	ip, #256	@ 0x100
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000850:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000854:	61a3      	str	r3, [r4, #24]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000856:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800085a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800085e:	4620      	mov	r0, r4
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000860:	e9c4 c204 	strd	ip, r2, [r4, #16]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000864:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000866:	f000 fc0b 	bl	8001080 <HAL_DMA_Init>
 800086a:	b108      	cbz	r0, 8000870 <HAL_TIM_PWM_MspInit+0x54>
    {
      Error_Handler();
 800086c:	f7ff ff72 	bl	8000754 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);

    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Channel2;
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000870:	2310      	movs	r3, #16
 8000872:	4a12      	ldr	r2, [pc, #72]	@ (80008bc <HAL_TIM_PWM_MspInit+0xa0>)
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000874:	626c      	str	r4, [r5, #36]	@ 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000876:	63ac      	str	r4, [r5, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000878:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 800087a:	4c11      	ldr	r4, [pc, #68]	@ (80008c0 <HAL_TIM_PWM_MspInit+0xa4>)
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800087c:	f44f 7180 	mov.w	r1, #256	@ 0x100
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000880:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000884:	2300      	movs	r3, #0
 8000886:	2280      	movs	r2, #128	@ 0x80
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 8000888:	61a3      	str	r3, [r4, #24]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800088a:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800088e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000892:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8000896:	4620      	mov	r0, r4
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000898:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800089c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800089e:	f000 fbef 	bl	8001080 <HAL_DMA_Init>
 80008a2:	b108      	cbz	r0, 80008a8 <HAL_TIM_PWM_MspInit+0x8c>
    {
      Error_Handler();
 80008a4:	f7ff ff56 	bl	8000754 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80008a8:	62ec      	str	r4, [r5, #44]	@ 0x2c
 80008aa:	6265      	str	r5, [r4, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80008ac:	b003      	add	sp, #12
 80008ae:	bd30      	pop	{r4, r5, pc}
 80008b0:	40000400 	.word	0x40000400
 80008b4:	20003054 	.word	0x20003054
 80008b8:	4002006c 	.word	0x4002006c
 80008bc:	4002001c 	.word	0x4002001c
 80008c0:	20003010 	.word	0x20003010

080008c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008c4:	b510      	push	{r4, lr}
 80008c6:	4604      	mov	r4, r0
 80008c8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ca:	2210      	movs	r2, #16
 80008cc:	2100      	movs	r1, #0
 80008ce:	a802      	add	r0, sp, #8
 80008d0:	f001 fb88 	bl	8001fe4 <memset>
  if(htim->Instance==TIM3)
 80008d4:	6822      	ldr	r2, [r4, #0]
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_TIM_MspPostInit+0x68>)
 80008d8:	429a      	cmp	r2, r3
 80008da:	d124      	bne.n	8000926 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008dc:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 80008e0:	699a      	ldr	r2, [r3, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LEFT_TAILLIGHT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	f042 0204 	orr.w	r2, r2, #4
 80008e8:	619a      	str	r2, [r3, #24]
 80008ea:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 80008ec:	4810      	ldr	r0, [pc, #64]	@ (8000930 <HAL_TIM_MspPostInit+0x6c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	f002 0204 	and.w	r2, r2, #4
 80008f2:	9200      	str	r2, [sp, #0]
 80008f4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 80008f8:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	f042 0208 	orr.w	r2, r2, #8
 80008fe:	619a      	str	r2, [r3, #24]
 8000900:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000904:	f003 0308 	and.w	r3, r3, #8
 8000908:	9301      	str	r3, [sp, #4]
 800090a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090c:	2340      	movs	r3, #64	@ 0x40
 800090e:	e9cd 3402 	strd	r3, r4, [sp, #8]
    HAL_GPIO_Init(LEFT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000912:	f000 fcfb 	bl	800130c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RIGHT_TAILLIGHT_Pin;
 8000916:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(RIGHT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000918:	4806      	ldr	r0, [pc, #24]	@ (8000934 <HAL_TIM_MspPostInit+0x70>)
 800091a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(RIGHT_TAILLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000922:	f000 fcf3 	bl	800130c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000926:	b006      	add	sp, #24
 8000928:	bd10      	pop	{r4, pc}
 800092a:	bf00      	nop
 800092c:	40000400 	.word	0x40000400
 8000930:	40010800 	.word	0x40010800
 8000934:	40010c00 	.word	0x40010c00

08000938 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	e7fe      	b.n	8000938 <NMI_Handler>

0800093a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093a:	e7fe      	b.n	800093a <HardFault_Handler>

0800093c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800093c:	e7fe      	b.n	800093c <MemManage_Handler>

0800093e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <BusFault_Handler>

08000940 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <UsageFault_Handler>

08000942 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000942:	4770      	bx	lr

08000944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000944:	4770      	bx	lr

08000946 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000946:	4770      	bx	lr

08000948 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000948:	f000 b870 	b.w	8000a2c <HAL_IncTick>

0800094c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 800094c:	4801      	ldr	r0, [pc, #4]	@ (8000954 <DMA1_Channel2_IRQHandler+0x8>)
 800094e:	f000 bc49 	b.w	80011e4 <HAL_DMA_IRQHandler>
 8000952:	bf00      	nop
 8000954:	20003010 	.word	0x20003010

08000958 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000958:	4801      	ldr	r0, [pc, #4]	@ (8000960 <DMA1_Channel6_IRQHandler+0x8>)
 800095a:	f000 bc43 	b.w	80011e4 <HAL_DMA_IRQHandler>
 800095e:	bf00      	nop
 8000960:	20003054 	.word	0x20003054

08000964 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000964:	4801      	ldr	r0, [pc, #4]	@ (800096c <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8000966:	f000 ba22 	b.w	8000dae <HAL_CAN_IRQHandler>
 800096a:	bf00      	nop
 800096c:	200030e0 	.word	0x200030e0

08000970 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000970:	4770      	bx	lr
	...

08000974 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000974:	f7ff fffc 	bl	8000970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000978:	480b      	ldr	r0, [pc, #44]	@ (80009a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800097a:	490c      	ldr	r1, [pc, #48]	@ (80009ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800097c:	4a0c      	ldr	r2, [pc, #48]	@ (80009b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800097e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000980:	e002      	b.n	8000988 <LoopCopyDataInit>

08000982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000986:	3304      	adds	r3, #4

08000988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800098c:	d3f9      	bcc.n	8000982 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800098e:	4a09      	ldr	r2, [pc, #36]	@ (80009b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000990:	4c09      	ldr	r4, [pc, #36]	@ (80009b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000994:	e001      	b.n	800099a <LoopFillZerobss>

08000996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000998:	3204      	adds	r2, #4

0800099a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800099c:	d3fb      	bcc.n	8000996 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800099e:	f001 fb29 	bl	8001ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009a2:	f7ff fd7d 	bl	80004a0 <main>
  bx lr
 80009a6:	4770      	bx	lr
  ldr r0, =_sdata
 80009a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009b0:	08002080 	.word	0x08002080
  ldr r2, =_sbss
 80009b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009b8:	2000310c 	.word	0x2000310c

080009bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009bc:	e7fe      	b.n	80009bc <ADC1_2_IRQHandler>
	...

080009c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <HAL_InitTick+0x3c>)
{
 80009c4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009c6:	781a      	ldrb	r2, [r3, #0]
 80009c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80009d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a00 <HAL_InitTick+0x40>)
 80009d2:	6810      	ldr	r0, [r2, #0]
 80009d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80009d8:	f000 fb3e 	bl	8001058 <HAL_SYSTICK_Config>
 80009dc:	4604      	mov	r4, r0
 80009de:	b958      	cbnz	r0, 80009f8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e0:	2d0f      	cmp	r5, #15
 80009e2:	d809      	bhi.n	80009f8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e4:	4602      	mov	r2, r0
 80009e6:	4629      	mov	r1, r5
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009ec:	f000 faf6 	bl	8000fdc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009f0:	4620      	mov	r0, r4
 80009f2:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <HAL_InitTick+0x44>)
 80009f4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80009f6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80009f8:	2001      	movs	r0, #1
 80009fa:	e7fc      	b.n	80009f6 <HAL_InitTick+0x36>
 80009fc:	20000004 	.word	0x20000004
 8000a00:	20000000 	.word	0x20000000
 8000a04:	20000008 	.word	0x20000008

08000a08 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	4a07      	ldr	r2, [pc, #28]	@ (8000a28 <HAL_Init+0x20>)
{
 8000a0a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a0c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a0e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a10:	f043 0310 	orr.w	r3, r3, #16
 8000a14:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a16:	f000 facf 	bl	8000fb8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a1a:	200f      	movs	r0, #15
 8000a1c:	f7ff ffd0 	bl	80009c0 <HAL_InitTick>
  HAL_MspInit();
 8000a20:	f7ff fe9a 	bl	8000758 <HAL_MspInit>
}
 8000a24:	2000      	movs	r0, #0
 8000a26:	bd08      	pop	{r3, pc}
 8000a28:	40022000 	.word	0x40022000

08000a2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a2c:	4a03      	ldr	r2, [pc, #12]	@ (8000a3c <HAL_IncTick+0x10>)
 8000a2e:	4b04      	ldr	r3, [pc, #16]	@ (8000a40 <HAL_IncTick+0x14>)
 8000a30:	6811      	ldr	r1, [r2, #0]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	440b      	add	r3, r1
 8000a36:	6013      	str	r3, [r2, #0]
}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20003108 	.word	0x20003108
 8000a40:	20000004 	.word	0x20000004

08000a44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a44:	4b01      	ldr	r3, [pc, #4]	@ (8000a4c <HAL_GetTick+0x8>)
 8000a46:	6818      	ldr	r0, [r3, #0]
}
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20003108 	.word	0x20003108

08000a50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a50:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a52:	4604      	mov	r4, r0
 8000a54:	2800      	cmp	r0, #0
 8000a56:	d06e      	beq.n	8000b36 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a58:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000a5c:	b90b      	cbnz	r3, 8000a62 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a5e:	f7ff fe9d 	bl	800079c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a62:	6822      	ldr	r2, [r4, #0]
 8000a64:	6813      	ldr	r3, [r2, #0]
 8000a66:	f043 0301 	orr.w	r3, r3, #1
 8000a6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a6c:	f7ff ffea 	bl	8000a44 <HAL_GetTick>
 8000a70:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a72:	6823      	ldr	r3, [r4, #0]
 8000a74:	685a      	ldr	r2, [r3, #4]
 8000a76:	07d1      	lsls	r1, r2, #31
 8000a78:	d551      	bpl.n	8000b1e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	f022 0202 	bic.w	r2, r2, #2
 8000a80:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a82:	f7ff ffdf 	bl	8000a44 <HAL_GetTick>
 8000a86:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a88:	6823      	ldr	r3, [r4, #0]
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	0792      	lsls	r2, r2, #30
 8000a8e:	d454      	bmi.n	8000b3a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a90:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a92:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a94:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	bf0c      	ite	eq
 8000a9a:	f042 0280 	orreq.w	r2, r2, #128	@ 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a9e:	f022 0280 	bicne.w	r2, r2, #128	@ 0x80
 8000aa2:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000aa4:	7e62      	ldrb	r2, [r4, #25]
 8000aa6:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	bf0c      	ite	eq
 8000aac:	f042 0240 	orreq.w	r2, r2, #64	@ 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ab0:	f022 0240 	bicne.w	r2, r2, #64	@ 0x40
 8000ab4:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ab6:	7ea2      	ldrb	r2, [r4, #26]
 8000ab8:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	bf0c      	ite	eq
 8000abe:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ac2:	f022 0220 	bicne.w	r2, r2, #32
 8000ac6:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ac8:	7ee2      	ldrb	r2, [r4, #27]
 8000aca:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	bf0c      	ite	eq
 8000ad0:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ad4:	f042 0210 	orrne.w	r2, r2, #16
 8000ad8:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ada:	7f22      	ldrb	r2, [r4, #28]
 8000adc:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	bf0c      	ite	eq
 8000ae2:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ae6:	f022 0208 	bicne.w	r2, r2, #8
 8000aea:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000aec:	7f62      	ldrb	r2, [r4, #29]
 8000aee:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	bf0c      	ite	eq
 8000af4:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000af8:	f022 0204 	bicne.w	r2, r2, #4
 8000afc:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000afe:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8000b02:	430a      	orrs	r2, r1
 8000b04:	6921      	ldr	r1, [r4, #16]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	6961      	ldr	r1, [r4, #20]
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	6861      	ldr	r1, [r4, #4]
 8000b0e:	3901      	subs	r1, #1
 8000b10:	430a      	orrs	r2, r1
 8000b12:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000b14:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b16:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000b18:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8000b1c:	e00c      	b.n	8000b38 <HAL_CAN_Init+0xe8>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b1e:	f7ff ff91 	bl	8000a44 <HAL_GetTick>
 8000b22:	1b40      	subs	r0, r0, r5
 8000b24:	280a      	cmp	r0, #10
 8000b26:	d9a4      	bls.n	8000a72 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2e:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b30:	2305      	movs	r3, #5
 8000b32:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000b36:	2001      	movs	r0, #1
}
 8000b38:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b3a:	f7ff ff83 	bl	8000a44 <HAL_GetTick>
 8000b3e:	1b40      	subs	r0, r0, r5
 8000b40:	280a      	cmp	r0, #10
 8000b42:	d9a1      	bls.n	8000a88 <HAL_CAN_Init+0x38>
 8000b44:	e7f0      	b.n	8000b28 <HAL_CAN_Init+0xd8>

08000b46 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000b46:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b48:	f890 2020 	ldrb.w	r2, [r0, #32]
  CAN_TypeDef *can_ip = hcan->Instance;
 8000b4c:	6803      	ldr	r3, [r0, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000b4e:	3a01      	subs	r2, #1
 8000b50:	2a01      	cmp	r2, #1
 8000b52:	d862      	bhi.n	8000c1a <HAL_CAN_ConfigFilter+0xd4>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000b54:	2001      	movs	r0, #1
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000b56:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000b5a:	f042 0201 	orr.w	r2, r2, #1
 8000b5e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000b62:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000b64:	f8d3 521c 	ldr.w	r5, [r3, #540]	@ 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000b68:	f002 041f 	and.w	r4, r2, #31
 8000b6c:	40a0      	lsls	r0, r4
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000b6e:	ea25 0500 	bic.w	r5, r5, r0
 8000b72:	f8c3 521c 	str.w	r5, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000b76:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000b78:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000b7a:	bb95      	cbnz	r5, 8000be2 <HAL_CAN_ConfigFilter+0x9c>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000b7c:	f8d3 520c 	ldr.w	r5, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b80:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000b82:	4025      	ands	r5, r4
 8000b84:	f8c3 520c 	str.w	r5, [r3, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b88:	888d      	ldrh	r5, [r1, #4]
 8000b8a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b8e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b92:	f8c2 5240 	str.w	r5, [r2, #576]	@ 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b96:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000b98:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b9a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b9e:	f8c2 5244 	str.w	r5, [r2, #580]	@ 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ba2:	698a      	ldr	r2, [r1, #24]
 8000ba4:	bb7a      	cbnz	r2, 8000c06 <HAL_CAN_ConfigFilter+0xc0>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000ba6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000baa:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000bac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000bb0:	690a      	ldr	r2, [r1, #16]
 8000bb2:	bb62      	cbnz	r2, 8000c0e <HAL_CAN_ConfigFilter+0xc8>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000bb4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000bb8:	4014      	ands	r4, r2
 8000bba:	f8c3 4214 	str.w	r4, [r3, #532]	@ 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000bbe:	6a0a      	ldr	r2, [r1, #32]
 8000bc0:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000bc2:	bf04      	itt	eq
 8000bc4:	f8d3 221c 	ldreq.w	r2, [r3, #540]	@ 0x21c
 8000bc8:	4302      	orreq	r2, r0

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8000bca:	f04f 0000 	mov.w	r0, #0
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000bce:	bf08      	it	eq
 8000bd0:	f8c3 221c 	streq.w	r2, [r3, #540]	@ 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000bd4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000bd8:	f022 0201 	bic.w	r2, r2, #1
 8000bdc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000be0:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000be2:	2d01      	cmp	r5, #1
 8000be4:	d1dd      	bne.n	8000ba2 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000be6:	f8d3 520c 	ldr.w	r5, [r3, #524]	@ 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000bea:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000bec:	4305      	orrs	r5, r0
 8000bee:	f8c3 520c 	str.w	r5, [r3, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000bf2:	888d      	ldrh	r5, [r1, #4]
 8000bf4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000bf8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000bfc:	f8c2 5240 	str.w	r5, [r2, #576]	@ 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c00:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000c02:	898d      	ldrh	r5, [r1, #12]
 8000c04:	e7c9      	b.n	8000b9a <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000c06:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000c0a:	4302      	orrs	r2, r0
 8000c0c:	e7ce      	b.n	8000bac <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000c0e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000c12:	4302      	orrs	r2, r0
 8000c14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000c18:	e7d1      	b.n	8000bbe <HAL_CAN_ConfigFilter+0x78>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c1a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000c1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c20:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8000c22:	2001      	movs	r0, #1
 8000c24:	e7dc      	b.n	8000be0 <HAL_CAN_ConfigFilter+0x9a>

08000c26 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c26:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c28:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8000c2c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d11f      	bne.n	8000c72 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c32:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c34:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c36:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c3a:	6813      	ldr	r3, [r2, #0]
 8000c3c:	f023 0301 	bic.w	r3, r3, #1
 8000c40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000c42:	f7ff feff 	bl	8000a44 <HAL_GetTick>
 8000c46:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c48:	6823      	ldr	r3, [r4, #0]
 8000c4a:	6858      	ldr	r0, [r3, #4]
 8000c4c:	f010 0001 	ands.w	r0, r0, #1
 8000c50:	d101      	bne.n	8000c56 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c52:	6260      	str	r0, [r4, #36]	@ 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c56:	f7ff fef5 	bl	8000a44 <HAL_GetTick>
 8000c5a:	1b40      	subs	r0, r0, r5
 8000c5c:	280a      	cmp	r0, #10
 8000c5e:	d9f3      	bls.n	8000c48 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c60:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c66:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c68:	2305      	movs	r3, #5
 8000c6a:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000c6e:	2001      	movs	r0, #1
 8000c70:	e7f0      	b.n	8000c54 <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c72:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000c74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c78:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8000c7a:	e7f8      	b.n	8000c6e <HAL_CAN_Start+0x48>

08000c7c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c7e:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c82:	3c01      	subs	r4, #1
 8000c84:	2c01      	cmp	r4, #1
 8000c86:	d871      	bhi.n	8000d6c <HAL_CAN_GetRxMessage+0xf0>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000c88:	6806      	ldr	r6, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000c8a:	b941      	cbnz	r1, 8000c9e <HAL_CAN_GetRxMessage+0x22>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000c8c:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000c8e:	07a4      	lsls	r4, r4, #30
 8000c90:	d107      	bne.n	8000ca2 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000c92:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000c94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c98:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 8000c9a:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000c9e:	6934      	ldr	r4, [r6, #16]
 8000ca0:	e7f5      	b.n	8000c8e <HAL_CAN_GetRxMessage+0x12>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000ca2:	eb06 1501 	add.w	r5, r6, r1, lsl #4
 8000ca6:	f8d5 71b0 	ldr.w	r7, [r5, #432]	@ 0x1b0
 8000caa:	010c      	lsls	r4, r1, #4
 8000cac:	f007 0704 	and.w	r7, r7, #4
 8000cb0:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000cb2:	2f00      	cmp	r7, #0
 8000cb4:	d150      	bne.n	8000d58 <HAL_CAN_GetRxMessage+0xdc>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000cb6:	f8d5 71b0 	ldr.w	r7, [r5, #432]	@ 0x1b0
 8000cba:	0d7f      	lsrs	r7, r7, #21
 8000cbc:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000cbe:	f8d5 71b0 	ldr.w	r7, [r5, #432]	@ 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000cc2:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000cc4:	f007 0702 	and.w	r7, r7, #2
 8000cc8:	60d7      	str	r7, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000cca:	f8d5 71b4 	ldr.w	r7, [r5, #436]	@ 0x1b4
 8000cce:	073f      	lsls	r7, r7, #28
      pHeader->DLC = 8U;
 8000cd0:	bf4e      	itee	mi
 8000cd2:	2708      	movmi	r7, #8
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000cd4:	f8d5 71b4 	ldrpl.w	r7, [r5, #436]	@ 0x1b4
 8000cd8:	f007 070f 	andpl.w	r7, r7, #15
 8000cdc:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000cde:	f8d5 71b4 	ldr.w	r7, [r5, #436]	@ 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ce2:	f8d5 51b4 	ldr.w	r5, [r5, #436]	@ 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ce6:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000cea:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000cec:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000cee:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000cf0:	f8d6 21b8 	ldr.w	r2, [r6, #440]	@ 0x1b8
 8000cf4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000cf6:	6802      	ldr	r2, [r0, #0]
 8000cf8:	4422      	add	r2, r4
 8000cfa:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000cfe:	0a12      	lsrs	r2, r2, #8
 8000d00:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000d02:	6802      	ldr	r2, [r0, #0]
 8000d04:	4422      	add	r2, r4
 8000d06:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000d0a:	0c12      	lsrs	r2, r2, #16
 8000d0c:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000d0e:	6802      	ldr	r2, [r0, #0]
 8000d10:	4422      	add	r2, r4
 8000d12:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8000d16:	0e12      	lsrs	r2, r2, #24
 8000d18:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000d1a:	6802      	ldr	r2, [r0, #0]
 8000d1c:	4422      	add	r2, r4
 8000d1e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000d22:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000d24:	6802      	ldr	r2, [r0, #0]
 8000d26:	4422      	add	r2, r4
 8000d28:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000d2c:	0a12      	lsrs	r2, r2, #8
 8000d2e:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000d30:	6802      	ldr	r2, [r0, #0]
 8000d32:	4422      	add	r2, r4
 8000d34:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000d38:	0c12      	lsrs	r2, r2, #16
 8000d3a:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000d3c:	6802      	ldr	r2, [r0, #0]
 8000d3e:	4422      	add	r2, r4
 8000d40:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8000d44:	0e12      	lsrs	r2, r2, #24
 8000d46:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000d48:	6803      	ldr	r3, [r0, #0]
 8000d4a:	b951      	cbnz	r1, 8000d62 <HAL_CAN_GetRxMessage+0xe6>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000d4c:	68da      	ldr	r2, [r3, #12]
 8000d4e:	f042 0220 	orr.w	r2, r2, #32
 8000d52:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000d54:	2000      	movs	r0, #0
 8000d56:	e7a1      	b.n	8000c9c <HAL_CAN_GetRxMessage+0x20>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d58:	f8d5 71b0 	ldr.w	r7, [r5, #432]	@ 0x1b0
 8000d5c:	08ff      	lsrs	r7, r7, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d5e:	6057      	str	r7, [r2, #4]
 8000d60:	e7ad      	b.n	8000cbe <HAL_CAN_GetRxMessage+0x42>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000d62:	691a      	ldr	r2, [r3, #16]
 8000d64:	f042 0220 	orr.w	r2, r2, #32
 8000d68:	611a      	str	r2, [r3, #16]
 8000d6a:	e7f3      	b.n	8000d54 <HAL_CAN_GetRxMessage+0xd8>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d6c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000d6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d72:	e791      	b.n	8000c98 <HAL_CAN_GetRxMessage+0x1c>

08000d74 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d74:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d78:	3b01      	subs	r3, #1
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d805      	bhi.n	8000d8a <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000d7e:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8000d80:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000d82:	6953      	ldr	r3, [r2, #20]
 8000d84:	4319      	orrs	r1, r3
 8000d86:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000d88:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d8a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000d8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d90:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 8000d92:	2001      	movs	r0, #1
  }
}
 8000d94:	4770      	bx	lr

08000d96 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @brief  Transmission Mailbox 0 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 8000d96:	4770      	bx	lr

08000d98 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @brief  Transmission Mailbox 1 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 8000d98:	4770      	bx	lr

08000d9a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @brief  Transmission Mailbox 2 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 8000d9a:	4770      	bx	lr

08000d9c <HAL_CAN_TxMailbox0AbortCallback>:
  * @brief  Transmission Mailbox 0 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
 8000d9c:	4770      	bx	lr

08000d9e <HAL_CAN_TxMailbox1AbortCallback>:
  * @brief  Transmission Mailbox 1 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
 8000d9e:	4770      	bx	lr

08000da0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @brief  Transmission Mailbox 2 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
 8000da0:	4770      	bx	lr

08000da2 <HAL_CAN_RxFifo0FullCallback>:
  * @brief  Rx FIFO 0 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
 8000da2:	4770      	bx	lr

08000da4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  Rx FIFO 1 message pending callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
 8000da4:	4770      	bx	lr

08000da6 <HAL_CAN_RxFifo1FullCallback>:
  * @brief  Rx FIFO 1 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
 8000da6:	4770      	bx	lr

08000da8 <HAL_CAN_SleepCallback>:
  * @brief  Sleep callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
 8000da8:	4770      	bx	lr

08000daa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @brief  WakeUp from Rx message callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
 8000daa:	4770      	bx	lr

08000dac <HAL_CAN_ErrorCallback>:
  * @brief  Error CAN callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
 8000dac:	4770      	bx	lr

08000dae <HAL_CAN_IRQHandler>:
{
 8000dae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000db2:	6803      	ldr	r3, [r0, #0]
{
 8000db4:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000db6:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000db8:	f8d3 9004 	ldr.w	r9, [r3, #4]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000dbc:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000dc0:	f8d3 8008 	ldr.w	r8, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000dc4:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000dc8:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000dcc:	699f      	ldr	r7, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000dce:	d027      	beq.n	8000e20 <HAL_CAN_IRQHandler+0x72>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000dd0:	f018 0f01 	tst.w	r8, #1
 8000dd4:	d007      	beq.n	8000de6 <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000dd6:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000dd8:	f018 0f02 	tst.w	r8, #2
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000ddc:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000dde:	f000 80a5 	beq.w	8000f2c <HAL_CAN_IRQHandler+0x17e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000de2:	f7ff ffd8 	bl	8000d96 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000de6:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000de8:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8000dec:	d00a      	beq.n	8000e04 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000dee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000df2:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000df4:	f418 7f00 	tst.w	r8, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000df8:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000dfa:	f000 80a6 	beq.w	8000f4a <HAL_CAN_IRQHandler+0x19c>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000dfe:	4628      	mov	r0, r5
 8000e00:	f7ff ffca 	bl	8000d98 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000e04:	f418 3f80 	tst.w	r8, #65536	@ 0x10000
 8000e08:	d00a      	beq.n	8000e20 <HAL_CAN_IRQHandler+0x72>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000e0a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e0e:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000e10:	f418 3f00 	tst.w	r8, #131072	@ 0x20000
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000e14:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000e16:	f000 80a8 	beq.w	8000f6a <HAL_CAN_IRQHandler+0x1bc>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000e1a:	4628      	mov	r0, r5
 8000e1c:	f7ff ffbd 	bl	8000d9a <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000e20:	0731      	lsls	r1, r6, #28
 8000e22:	d507      	bpl.n	8000e34 <HAL_CAN_IRQHandler+0x86>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000e24:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000e28:	bf1f      	itttt	ne
 8000e2a:	2210      	movne	r2, #16
 8000e2c:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000e2e:	f444 7400 	orrne.w	r4, r4, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000e32:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000e34:	0772      	lsls	r2, r6, #29
 8000e36:	d508      	bpl.n	8000e4a <HAL_CAN_IRQHandler+0x9c>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000e38:	f01b 0f08 	tst.w	fp, #8
 8000e3c:	d005      	beq.n	8000e4a <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000e3e:	2208      	movs	r2, #8
 8000e40:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000e42:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000e44:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000e46:	f7ff ffac 	bl	8000da2 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000e4a:	07b3      	lsls	r3, r6, #30
 8000e4c:	d506      	bpl.n	8000e5c <HAL_CAN_IRQHandler+0xae>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000e4e:	682b      	ldr	r3, [r5, #0]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	0798      	lsls	r0, r3, #30
 8000e54:	d002      	beq.n	8000e5c <HAL_CAN_IRQHandler+0xae>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000e56:	4628      	mov	r0, r5
 8000e58:	f7ff f978 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000e5c:	0671      	lsls	r1, r6, #25
 8000e5e:	d507      	bpl.n	8000e70 <HAL_CAN_IRQHandler+0xc2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000e60:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000e64:	bf1f      	itttt	ne
 8000e66:	2210      	movne	r2, #16
 8000e68:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000e6a:	f444 6480 	orrne.w	r4, r4, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000e6e:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000e70:	06b2      	lsls	r2, r6, #26
 8000e72:	d508      	bpl.n	8000e86 <HAL_CAN_IRQHandler+0xd8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000e74:	f01a 0f08 	tst.w	sl, #8
 8000e78:	d005      	beq.n	8000e86 <HAL_CAN_IRQHandler+0xd8>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000e7a:	2208      	movs	r2, #8
 8000e7c:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000e7e:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000e80:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000e82:	f7ff ff90 	bl	8000da6 <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000e86:	06f3      	lsls	r3, r6, #27
 8000e88:	d506      	bpl.n	8000e98 <HAL_CAN_IRQHandler+0xea>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000e8a:	682b      	ldr	r3, [r5, #0]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	0798      	lsls	r0, r3, #30
 8000e90:	d002      	beq.n	8000e98 <HAL_CAN_IRQHandler+0xea>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000e92:	4628      	mov	r0, r5
 8000e94:	f7ff ff86 	bl	8000da4 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000e98:	03b1      	lsls	r1, r6, #14
 8000e9a:	d508      	bpl.n	8000eae <HAL_CAN_IRQHandler+0x100>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000e9c:	f019 0f10 	tst.w	r9, #16
 8000ea0:	d005      	beq.n	8000eae <HAL_CAN_IRQHandler+0x100>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000ea2:	2210      	movs	r2, #16
 8000ea4:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_SleepCallback(hcan);
 8000ea6:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000ea8:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000eaa:	f7ff ff7d 	bl	8000da8 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000eae:	03f2      	lsls	r2, r6, #15
 8000eb0:	d508      	bpl.n	8000ec4 <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000eb2:	f019 0f08 	tst.w	r9, #8
 8000eb6:	d005      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x116>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000eb8:	2208      	movs	r2, #8
 8000eba:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000ebc:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000ebe:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000ec0:	f7ff ff73 	bl	8000daa <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000ec4:	0433      	lsls	r3, r6, #16
 8000ec6:	d528      	bpl.n	8000f1a <HAL_CAN_IRQHandler+0x16c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000ec8:	f019 0f04 	tst.w	r9, #4
 8000ecc:	682a      	ldr	r2, [r5, #0]
 8000ece:	d022      	beq.n	8000f16 <HAL_CAN_IRQHandler+0x168>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000ed0:	05f0      	lsls	r0, r6, #23
 8000ed2:	bf44      	itt	mi
 8000ed4:	f007 0301 	andmi.w	r3, r7, #1
 8000ed8:	431c      	orrmi	r4, r3
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000eda:	05b1      	lsls	r1, r6, #22
 8000edc:	d503      	bpl.n	8000ee6 <HAL_CAN_IRQHandler+0x138>
 8000ede:	07bb      	lsls	r3, r7, #30
        errorcode |= HAL_CAN_ERROR_EPV;
 8000ee0:	bf48      	it	mi
 8000ee2:	f044 0402 	orrmi.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000ee6:	0570      	lsls	r0, r6, #21
 8000ee8:	d503      	bpl.n	8000ef2 <HAL_CAN_IRQHandler+0x144>
 8000eea:	0779      	lsls	r1, r7, #29
        errorcode |= HAL_CAN_ERROR_BOF;
 8000eec:	bf48      	it	mi
 8000eee:	f044 0404 	orrmi.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000ef2:	0533      	lsls	r3, r6, #20
 8000ef4:	d50f      	bpl.n	8000f16 <HAL_CAN_IRQHandler+0x168>
 8000ef6:	f017 0370 	ands.w	r3, r7, #112	@ 0x70
 8000efa:	d00c      	beq.n	8000f16 <HAL_CAN_IRQHandler+0x168>
        switch (esrflags & CAN_ESR_LEC)
 8000efc:	2b40      	cmp	r3, #64	@ 0x40
 8000efe:	d054      	beq.n	8000faa <HAL_CAN_IRQHandler+0x1fc>
 8000f00:	d843      	bhi.n	8000f8a <HAL_CAN_IRQHandler+0x1dc>
 8000f02:	2b20      	cmp	r3, #32
 8000f04:	d04b      	beq.n	8000f9e <HAL_CAN_IRQHandler+0x1f0>
 8000f06:	2b30      	cmp	r3, #48	@ 0x30
 8000f08:	d04c      	beq.n	8000fa4 <HAL_CAN_IRQHandler+0x1f6>
 8000f0a:	2b10      	cmp	r3, #16
 8000f0c:	d044      	beq.n	8000f98 <HAL_CAN_IRQHandler+0x1ea>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000f0e:	6993      	ldr	r3, [r2, #24]
 8000f10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000f14:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f16:	2304      	movs	r3, #4
 8000f18:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000f1a:	b12c      	cbz	r4, 8000f28 <HAL_CAN_IRQHandler+0x17a>
    hcan->ErrorCode |= errorcode;
 8000f1c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000f1e:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8000f20:	4323      	orrs	r3, r4
 8000f22:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000f24:	f7ff ff42 	bl	8000dac <HAL_CAN_ErrorCallback>
}
 8000f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000f2c:	f018 0f04 	tst.w	r8, #4
 8000f30:	d105      	bne.n	8000f3e <HAL_CAN_IRQHandler+0x190>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000f32:	f018 0f08 	tst.w	r8, #8
 8000f36:	d105      	bne.n	8000f44 <HAL_CAN_IRQHandler+0x196>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000f38:	f7ff ff30 	bl	8000d9c <HAL_CAN_TxMailbox0AbortCallback>
 8000f3c:	e753      	b.n	8000de6 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000f3e:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8000f42:	e751      	b.n	8000de8 <HAL_CAN_IRQHandler+0x3a>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000f44:	f44f 5480 	mov.w	r4, #4096	@ 0x1000
 8000f48:	e74e      	b.n	8000de8 <HAL_CAN_IRQHandler+0x3a>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000f4a:	f418 6f80 	tst.w	r8, #1024	@ 0x400
 8000f4e:	d002      	beq.n	8000f56 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000f50:	f444 5400 	orr.w	r4, r4, #8192	@ 0x2000
 8000f54:	e756      	b.n	8000e04 <HAL_CAN_IRQHandler+0x56>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000f56:	f418 6f00 	tst.w	r8, #2048	@ 0x800
 8000f5a:	d002      	beq.n	8000f62 <HAL_CAN_IRQHandler+0x1b4>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000f5c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000f60:	e750      	b.n	8000e04 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000f62:	4628      	mov	r0, r5
 8000f64:	f7ff ff1b 	bl	8000d9e <HAL_CAN_TxMailbox1AbortCallback>
 8000f68:	e74c      	b.n	8000e04 <HAL_CAN_IRQHandler+0x56>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000f6a:	f418 2f80 	tst.w	r8, #262144	@ 0x40000
 8000f6e:	d002      	beq.n	8000f76 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000f70:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8000f74:	e754      	b.n	8000e20 <HAL_CAN_IRQHandler+0x72>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000f76:	f418 2f00 	tst.w	r8, #524288	@ 0x80000
 8000f7a:	d002      	beq.n	8000f82 <HAL_CAN_IRQHandler+0x1d4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000f7c:	f444 3480 	orr.w	r4, r4, #65536	@ 0x10000
 8000f80:	e74e      	b.n	8000e20 <HAL_CAN_IRQHandler+0x72>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000f82:	4628      	mov	r0, r5
 8000f84:	f7ff ff0c 	bl	8000da0 <HAL_CAN_TxMailbox2AbortCallback>
 8000f88:	e74a      	b.n	8000e20 <HAL_CAN_IRQHandler+0x72>
        switch (esrflags & CAN_ESR_LEC)
 8000f8a:	2b50      	cmp	r3, #80	@ 0x50
 8000f8c:	d010      	beq.n	8000fb0 <HAL_CAN_IRQHandler+0x202>
 8000f8e:	2b60      	cmp	r3, #96	@ 0x60
 8000f90:	d1bd      	bne.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000f92:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
            break;
 8000f96:	e7ba      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_STF;
 8000f98:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000f9c:	e7b7      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000f9e:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000fa2:	e7b4      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000fa4:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000fa8:	e7b1      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_BR;
 8000faa:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
            break;
 8000fae:	e7ae      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
            errorcode |= HAL_CAN_ERROR_BD;
 8000fb0:	f044 0480 	orr.w	r4, r4, #128	@ 0x80
            break;
 8000fb4:	e7ab      	b.n	8000f0e <HAL_CAN_IRQHandler+0x160>
	...

08000fb8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb8:	4907      	ldr	r1, [pc, #28]	@ (8000fd8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fba:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fbc:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fbe:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000fc6:	0412      	lsls	r2, r2, #16
 8000fc8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000fd4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000fd6:	4770      	bx	lr
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fdc:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fde:	b530      	push	{r4, r5, lr}
 8000fe0:	68dc      	ldr	r4, [r3, #12]
 8000fe2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fec:	2b04      	cmp	r3, #4
 8000fee:	bf28      	it	cs
 8000ff0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff8:	bf94      	ite	ls
 8000ffa:	2400      	movls	r4, #0
 8000ffc:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffe:	fa05 f303 	lsl.w	r3, r5, r3
 8001002:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001006:	40a5      	lsls	r5, r4
 8001008:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800100e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001014:	bfac      	ite	ge
 8001016:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	4a07      	ldrlt	r2, [pc, #28]	@ (8001038 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001020:	b2db      	uxtb	r3, r3
 8001022:	bfab      	itete	ge
 8001024:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001032:	bd30      	pop	{r4, r5, pc}
 8001034:	e000ed00 	.word	0xe000ed00
 8001038:	e000ed14 	.word	0xe000ed14

0800103c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800103c:	2800      	cmp	r0, #0
 800103e:	db07      	blt.n	8001050 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001040:	2301      	movs	r3, #1
 8001042:	0941      	lsrs	r1, r0, #5
 8001044:	4a03      	ldr	r2, [pc, #12]	@ (8001054 <HAL_NVIC_EnableIRQ+0x18>)
 8001046:	f000 001f 	and.w	r0, r0, #31
 800104a:	4083      	lsls	r3, r0
 800104c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e000e100 	.word	0xe000e100

08001058 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	3801      	subs	r0, #1
 800105a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800105e:	d20b      	bcs.n	8001078 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001060:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001064:	21f0      	movs	r1, #240	@ 0xf0
 8001066:	4a05      	ldr	r2, [pc, #20]	@ (800107c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001068:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001070:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001072:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001074:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001076:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001078:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001080:	4603      	mov	r3, r0
{
 8001082:	b510      	push	{r4, lr}
  if(hdma == NULL)
 8001084:	b330      	cbz	r0, 80010d4 <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001086:	6801      	ldr	r1, [r0, #0]
 8001088:	2014      	movs	r0, #20
 800108a:	4a13      	ldr	r2, [pc, #76]	@ (80010d8 <HAL_DMA_Init+0x58>)
 800108c:	440a      	add	r2, r1
 800108e:	fbb2 f2f0 	udiv	r2, r2, r0
 8001092:	0092      	lsls	r2, r2, #2
 8001094:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001096:	4a11      	ldr	r2, [pc, #68]	@ (80010dc <HAL_DMA_Init+0x5c>)
 8001098:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800109a:	2202      	movs	r2, #2
 800109c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80010a0:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 80010a4:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010a6:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 80010a8:	6808      	ldr	r0, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010aa:	4322      	orrs	r2, r4
 80010ac:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80010ae:	f36f 100d 	bfc	r0, #4, #10
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010b2:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010b4:	695c      	ldr	r4, [r3, #20]
 80010b6:	4322      	orrs	r2, r4
 80010b8:	699c      	ldr	r4, [r3, #24]
 80010ba:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80010bc:	69dc      	ldr	r4, [r3, #28]
 80010be:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80010c0:	4302      	orrs	r2, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80010c2:	600a      	str	r2, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010c4:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80010c6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010c8:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010ca:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80010ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 80010d2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010d4:	2001      	movs	r0, #1
 80010d6:	e7fc      	b.n	80010d2 <HAL_DMA_Init+0x52>
 80010d8:	bffdfff8 	.word	0xbffdfff8
 80010dc:	40020000 	.word	0x40020000

080010e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80010e2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80010e6:	2c01      	cmp	r4, #1
 80010e8:	d034      	beq.n	8001154 <HAL_DMA_Start_IT+0x74>
 80010ea:	2401      	movs	r4, #1
 80010ec:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80010f0:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
 80010f4:	2c01      	cmp	r4, #1
 80010f6:	b2e5      	uxtb	r5, r4
 80010f8:	f04f 0400 	mov.w	r4, #0
 80010fc:	d128      	bne.n	8001150 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010fe:	2602      	movs	r6, #2
 8001100:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001104:	6384      	str	r4, [r0, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001106:	6804      	ldr	r4, [r0, #0]
 8001108:	6826      	ldr	r6, [r4, #0]
 800110a:	f026 0601 	bic.w	r6, r6, #1
 800110e:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001110:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8001114:	40bd      	lsls	r5, r7
 8001116:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001118:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800111a:	6843      	ldr	r3, [r0, #4]
 800111c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800111e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001120:	bf0b      	itete	eq
 8001122:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001124:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001126:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001128:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800112a:	b14b      	cbz	r3, 8001140 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8001132:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001134:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001136:	6823      	ldr	r3, [r4, #0]
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6023      	str	r3, [r4, #0]
}
 800113e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001140:	6823      	ldr	r3, [r4, #0]
 8001142:	f023 0304 	bic.w	r3, r3, #4
 8001146:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001148:	6823      	ldr	r3, [r4, #0]
 800114a:	f043 030a 	orr.w	r3, r3, #10
 800114e:	e7f0      	b.n	8001132 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8001150:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8001154:	2002      	movs	r0, #2
 8001156:	e7f2      	b.n	800113e <HAL_DMA_Start_IT+0x5e>

08001158 <HAL_DMA_Abort_IT>:
{  
 8001158:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800115a:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800115e:	2b02      	cmp	r3, #2
 8001160:	d003      	beq.n	800116a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001162:	2304      	movs	r3, #4
 8001164:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8001166:	2001      	movs	r0, #1
}
 8001168:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800116a:	6803      	ldr	r3, [r0, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	f022 020e 	bic.w	r2, r2, #14
 8001172:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	f022 0201 	bic.w	r2, r2, #1
 800117a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800117c:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <HAL_DMA_Abort_IT+0x84>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d01f      	beq.n	80011c2 <HAL_DMA_Abort_IT+0x6a>
 8001182:	3214      	adds	r2, #20
 8001184:	4293      	cmp	r3, r2
 8001186:	d01e      	beq.n	80011c6 <HAL_DMA_Abort_IT+0x6e>
 8001188:	3214      	adds	r2, #20
 800118a:	4293      	cmp	r3, r2
 800118c:	d01d      	beq.n	80011ca <HAL_DMA_Abort_IT+0x72>
 800118e:	3214      	adds	r2, #20
 8001190:	4293      	cmp	r3, r2
 8001192:	d01d      	beq.n	80011d0 <HAL_DMA_Abort_IT+0x78>
 8001194:	3214      	adds	r2, #20
 8001196:	4293      	cmp	r3, r2
 8001198:	d01d      	beq.n	80011d6 <HAL_DMA_Abort_IT+0x7e>
 800119a:	3214      	adds	r2, #20
 800119c:	4293      	cmp	r3, r2
 800119e:	bf14      	ite	ne
 80011a0:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 80011a4:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 80011a8:	4a0d      	ldr	r2, [pc, #52]	@ (80011e0 <HAL_DMA_Abort_IT+0x88>)
 80011aa:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80011ac:	2301      	movs	r3, #1
 80011ae:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80011b2:	2300      	movs	r3, #0
 80011b4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80011b8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80011ba:	b103      	cbz	r3, 80011be <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 80011bc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80011be:	2000      	movs	r0, #0
 80011c0:	e7d2      	b.n	8001168 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80011c2:	2301      	movs	r3, #1
 80011c4:	e7f0      	b.n	80011a8 <HAL_DMA_Abort_IT+0x50>
 80011c6:	2310      	movs	r3, #16
 80011c8:	e7ee      	b.n	80011a8 <HAL_DMA_Abort_IT+0x50>
 80011ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011ce:	e7eb      	b.n	80011a8 <HAL_DMA_Abort_IT+0x50>
 80011d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d4:	e7e8      	b.n	80011a8 <HAL_DMA_Abort_IT+0x50>
 80011d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011da:	e7e5      	b.n	80011a8 <HAL_DMA_Abort_IT+0x50>
 80011dc:	40020008 	.word	0x40020008
 80011e0:	40020000 	.word	0x40020000

080011e4 <HAL_DMA_IRQHandler>:
{
 80011e4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011e6:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011e8:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011ea:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011ec:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80011ee:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011f0:	4095      	lsls	r5, r2
 80011f2:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80011f4:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80011f6:	d032      	beq.n	800125e <HAL_DMA_IRQHandler+0x7a>
 80011f8:	074d      	lsls	r5, r1, #29
 80011fa:	d530      	bpl.n	800125e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001200:	bf5e      	ittt	pl
 8001202:	681a      	ldrpl	r2, [r3, #0]
 8001204:	f022 0204 	bicpl.w	r2, r2, #4
 8001208:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800120a:	4a3e      	ldr	r2, [pc, #248]	@ (8001304 <HAL_DMA_IRQHandler+0x120>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d019      	beq.n	8001244 <HAL_DMA_IRQHandler+0x60>
 8001210:	3214      	adds	r2, #20
 8001212:	4293      	cmp	r3, r2
 8001214:	d018      	beq.n	8001248 <HAL_DMA_IRQHandler+0x64>
 8001216:	3214      	adds	r2, #20
 8001218:	4293      	cmp	r3, r2
 800121a:	d017      	beq.n	800124c <HAL_DMA_IRQHandler+0x68>
 800121c:	3214      	adds	r2, #20
 800121e:	4293      	cmp	r3, r2
 8001220:	d017      	beq.n	8001252 <HAL_DMA_IRQHandler+0x6e>
 8001222:	3214      	adds	r2, #20
 8001224:	4293      	cmp	r3, r2
 8001226:	d017      	beq.n	8001258 <HAL_DMA_IRQHandler+0x74>
 8001228:	3214      	adds	r2, #20
 800122a:	4293      	cmp	r3, r2
 800122c:	bf14      	ite	ne
 800122e:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 8001232:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8001236:	4a34      	ldr	r2, [pc, #208]	@ (8001308 <HAL_DMA_IRQHandler+0x124>)
 8001238:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800123a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 800123c:	2b00      	cmp	r3, #0
 800123e:	d05e      	beq.n	80012fe <HAL_DMA_IRQHandler+0x11a>
}
 8001240:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001242:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001244:	2304      	movs	r3, #4
 8001246:	e7f6      	b.n	8001236 <HAL_DMA_IRQHandler+0x52>
 8001248:	2340      	movs	r3, #64	@ 0x40
 800124a:	e7f4      	b.n	8001236 <HAL_DMA_IRQHandler+0x52>
 800124c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001250:	e7f1      	b.n	8001236 <HAL_DMA_IRQHandler+0x52>
 8001252:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001256:	e7ee      	b.n	8001236 <HAL_DMA_IRQHandler+0x52>
 8001258:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800125c:	e7eb      	b.n	8001236 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800125e:	2502      	movs	r5, #2
 8001260:	4095      	lsls	r5, r2
 8001262:	4225      	tst	r5, r4
 8001264:	d035      	beq.n	80012d2 <HAL_DMA_IRQHandler+0xee>
 8001266:	078d      	lsls	r5, r1, #30
 8001268:	d533      	bpl.n	80012d2 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	0694      	lsls	r4, r2, #26
 800126e:	d406      	bmi.n	800127e <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	f022 020a 	bic.w	r2, r2, #10
 8001276:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001278:	2201      	movs	r2, #1
 800127a:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800127e:	4a21      	ldr	r2, [pc, #132]	@ (8001304 <HAL_DMA_IRQHandler+0x120>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d019      	beq.n	80012b8 <HAL_DMA_IRQHandler+0xd4>
 8001284:	3214      	adds	r2, #20
 8001286:	4293      	cmp	r3, r2
 8001288:	d018      	beq.n	80012bc <HAL_DMA_IRQHandler+0xd8>
 800128a:	3214      	adds	r2, #20
 800128c:	4293      	cmp	r3, r2
 800128e:	d017      	beq.n	80012c0 <HAL_DMA_IRQHandler+0xdc>
 8001290:	3214      	adds	r2, #20
 8001292:	4293      	cmp	r3, r2
 8001294:	d017      	beq.n	80012c6 <HAL_DMA_IRQHandler+0xe2>
 8001296:	3214      	adds	r2, #20
 8001298:	4293      	cmp	r3, r2
 800129a:	d017      	beq.n	80012cc <HAL_DMA_IRQHandler+0xe8>
 800129c:	3214      	adds	r2, #20
 800129e:	4293      	cmp	r3, r2
 80012a0:	bf14      	ite	ne
 80012a2:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 80012a6:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 80012aa:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <HAL_DMA_IRQHandler+0x124>)
 80012ac:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80012ae:	2300      	movs	r3, #0
 80012b0:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80012b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80012b6:	e7c1      	b.n	800123c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80012b8:	2302      	movs	r3, #2
 80012ba:	e7f6      	b.n	80012aa <HAL_DMA_IRQHandler+0xc6>
 80012bc:	2320      	movs	r3, #32
 80012be:	e7f4      	b.n	80012aa <HAL_DMA_IRQHandler+0xc6>
 80012c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012c4:	e7f1      	b.n	80012aa <HAL_DMA_IRQHandler+0xc6>
 80012c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012ca:	e7ee      	b.n	80012aa <HAL_DMA_IRQHandler+0xc6>
 80012cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012d0:	e7eb      	b.n	80012aa <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80012d2:	2508      	movs	r5, #8
 80012d4:	4095      	lsls	r5, r2
 80012d6:	4225      	tst	r5, r4
 80012d8:	d011      	beq.n	80012fe <HAL_DMA_IRQHandler+0x11a>
 80012da:	0709      	lsls	r1, r1, #28
 80012dc:	d50f      	bpl.n	80012fe <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	f021 010e 	bic.w	r1, r1, #14
 80012e4:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012e6:	2301      	movs	r3, #1
 80012e8:	fa03 f202 	lsl.w	r2, r3, r2
 80012ec:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012ee:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80012f0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80012f4:	2300      	movs	r3, #0
 80012f6:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80012fa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80012fc:	e79e      	b.n	800123c <HAL_DMA_IRQHandler+0x58>
}
 80012fe:	bc70      	pop	{r4, r5, r6}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40020008 	.word	0x40020008
 8001308:	40020000 	.word	0x40020000

0800130c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800130c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001310:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001312:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8001316:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001318:	f8df c184 	ldr.w	ip, [pc, #388]	@ 80014a0 <HAL_GPIO_Init+0x194>
 800131c:	4b61      	ldr	r3, [pc, #388]	@ (80014a4 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800131e:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001322:	680a      	ldr	r2, [r1, #0]
 8001324:	fa32 f506 	lsrs.w	r5, r2, r6
 8001328:	d102      	bne.n	8001330 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 800132a:	b003      	add	sp, #12
 800132c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001330:	2501      	movs	r5, #1
 8001332:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001336:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 800133a:	ea37 0202 	bics.w	r2, r7, r2
 800133e:	d176      	bne.n	800142e <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8001340:	684a      	ldr	r2, [r1, #4]
 8001342:	2a03      	cmp	r2, #3
 8001344:	d807      	bhi.n	8001356 <HAL_GPIO_Init+0x4a>
 8001346:	3a01      	subs	r2, #1
 8001348:	2a02      	cmp	r2, #2
 800134a:	f200 8083 	bhi.w	8001454 <HAL_GPIO_Init+0x148>
 800134e:	e8df f002 	tbb	[pc, r2]
 8001352:	9691      	.short	0x9691
 8001354:	9c          	.byte	0x9c
 8001355:	00          	.byte	0x00
 8001356:	2a12      	cmp	r2, #18
 8001358:	f000 8094 	beq.w	8001484 <HAL_GPIO_Init+0x178>
 800135c:	d869      	bhi.n	8001432 <HAL_GPIO_Init+0x126>
 800135e:	2a11      	cmp	r2, #17
 8001360:	f000 808a 	beq.w	8001478 <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001364:	2dff      	cmp	r5, #255	@ 0xff
 8001366:	bf94      	ite	ls
 8001368:	4681      	movls	r9, r0
 800136a:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800136c:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001370:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001374:	bf88      	it	hi
 8001376:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001378:	fa0e fa02 	lsl.w	sl, lr, r2
 800137c:	ea27 070a 	bic.w	r7, r7, sl
 8001380:	fa04 f202 	lsl.w	r2, r4, r2
 8001384:	4317      	orrs	r7, r2
 8001386:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800138a:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800138e:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8001392:	d04c      	beq.n	800142e <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001394:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8001398:	f026 0703 	bic.w	r7, r6, #3
 800139c:	f042 0201 	orr.w	r2, r2, #1
 80013a0:	f8cc 2018 	str.w	r2, [ip, #24]
 80013a4:	f8dc 2018 	ldr.w	r2, [ip, #24]
 80013a8:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 80013ac:	f002 0201 	and.w	r2, r2, #1
 80013b0:	9201      	str	r2, [sp, #4]
 80013b2:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013b6:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013ba:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013bc:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80013c0:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013c2:	fa0e fb0a 	lsl.w	fp, lr, sl
 80013c6:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013ca:	4a37      	ldr	r2, [pc, #220]	@ (80014a8 <HAL_GPIO_Init+0x19c>)
 80013cc:	4290      	cmp	r0, r2
 80013ce:	d060      	beq.n	8001492 <HAL_GPIO_Init+0x186>
 80013d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013d4:	4290      	cmp	r0, r2
 80013d6:	d05e      	beq.n	8001496 <HAL_GPIO_Init+0x18a>
 80013d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013dc:	4290      	cmp	r0, r2
 80013de:	d05c      	beq.n	800149a <HAL_GPIO_Init+0x18e>
 80013e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013e4:	4290      	cmp	r0, r2
 80013e6:	bf14      	ite	ne
 80013e8:	2204      	movne	r2, #4
 80013ea:	2203      	moveq	r2, #3
 80013ec:	fa02 f20a 	lsl.w	r2, r2, sl
 80013f0:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 80013f4:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 80013f6:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013f8:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80013fc:	bf14      	ite	ne
 80013fe:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001400:	43aa      	biceq	r2, r5
 8001402:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001404:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001406:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800140a:	bf14      	ite	ne
 800140c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800140e:	43aa      	biceq	r2, r5
 8001410:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8001412:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001414:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001418:	bf14      	ite	ne
 800141a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800141c:	43aa      	biceq	r2, r5
 800141e:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8001420:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001422:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001426:	bf14      	ite	ne
 8001428:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800142a:	43aa      	biceq	r2, r5
 800142c:	601a      	str	r2, [r3, #0]
	position++;
 800142e:	3601      	adds	r6, #1
 8001430:	e777      	b.n	8001322 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8001432:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 80014ac <HAL_GPIO_Init+0x1a0>
 8001436:	454a      	cmp	r2, r9
 8001438:	d00c      	beq.n	8001454 <HAL_GPIO_Init+0x148>
 800143a:	d814      	bhi.n	8001466 <HAL_GPIO_Init+0x15a>
 800143c:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8001440:	454a      	cmp	r2, r9
 8001442:	d007      	beq.n	8001454 <HAL_GPIO_Init+0x148>
 8001444:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 8001448:	454a      	cmp	r2, r9
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x148>
 800144c:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8001450:	454a      	cmp	r2, r9
 8001452:	d187      	bne.n	8001364 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001454:	688a      	ldr	r2, [r1, #8]
 8001456:	b1d2      	cbz	r2, 800148e <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001458:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800145a:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 800145e:	bf0c      	ite	eq
 8001460:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 8001462:	6147      	strne	r7, [r0, #20]
 8001464:	e77e      	b.n	8001364 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8001466:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 80014b0 <HAL_GPIO_Init+0x1a4>
 800146a:	454a      	cmp	r2, r9
 800146c:	d0f2      	beq.n	8001454 <HAL_GPIO_Init+0x148>
 800146e:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 8001472:	e7ed      	b.n	8001450 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001474:	68cc      	ldr	r4, [r1, #12]
          break;
 8001476:	e775      	b.n	8001364 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001478:	68cc      	ldr	r4, [r1, #12]
 800147a:	3404      	adds	r4, #4
          break;
 800147c:	e772      	b.n	8001364 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800147e:	68cc      	ldr	r4, [r1, #12]
 8001480:	3408      	adds	r4, #8
          break;
 8001482:	e76f      	b.n	8001364 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001484:	68cc      	ldr	r4, [r1, #12]
 8001486:	340c      	adds	r4, #12
          break;
 8001488:	e76c      	b.n	8001364 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800148a:	2400      	movs	r4, #0
 800148c:	e76a      	b.n	8001364 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800148e:	2404      	movs	r4, #4
 8001490:	e768      	b.n	8001364 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001492:	2200      	movs	r2, #0
 8001494:	e7aa      	b.n	80013ec <HAL_GPIO_Init+0xe0>
 8001496:	2201      	movs	r2, #1
 8001498:	e7a8      	b.n	80013ec <HAL_GPIO_Init+0xe0>
 800149a:	2202      	movs	r2, #2
 800149c:	e7a6      	b.n	80013ec <HAL_GPIO_Init+0xe0>
 800149e:	bf00      	nop
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40010400 	.word	0x40010400
 80014a8:	40010800 	.word	0x40010800
 80014ac:	10220000 	.word	0x10220000
 80014b0:	10310000 	.word	0x10310000

080014b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014b4:	b10a      	cbz	r2, 80014ba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014b6:	6101      	str	r1, [r0, #16]
  }
}
 80014b8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014ba:	0409      	lsls	r1, r1, #16
 80014bc:	e7fb      	b.n	80014b6 <HAL_GPIO_WritePin+0x2>
	...

080014c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014c4:	4605      	mov	r5, r0
 80014c6:	b338      	cbz	r0, 8001518 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c8:	6803      	ldr	r3, [r0, #0]
 80014ca:	07db      	lsls	r3, r3, #31
 80014cc:	d410      	bmi.n	80014f0 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ce:	682b      	ldr	r3, [r5, #0]
 80014d0:	079f      	lsls	r7, r3, #30
 80014d2:	d45e      	bmi.n	8001592 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d4:	682b      	ldr	r3, [r5, #0]
 80014d6:	0719      	lsls	r1, r3, #28
 80014d8:	f100 8095 	bmi.w	8001606 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014dc:	682b      	ldr	r3, [r5, #0]
 80014de:	075a      	lsls	r2, r3, #29
 80014e0:	f100 80c1 	bmi.w	8001666 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e4:	69eb      	ldr	r3, [r5, #28]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f040 812c 	bne.w	8001744 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 80014ec:	2000      	movs	r0, #0
 80014ee:	e029      	b.n	8001544 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014f0:	4c90      	ldr	r4, [pc, #576]	@ (8001734 <HAL_RCC_OscConfig+0x274>)
 80014f2:	6863      	ldr	r3, [r4, #4]
 80014f4:	f003 030c 	and.w	r3, r3, #12
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d007      	beq.n	800150c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014fc:	6863      	ldr	r3, [r4, #4]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b08      	cmp	r3, #8
 8001504:	d10a      	bne.n	800151c <HAL_RCC_OscConfig+0x5c>
 8001506:	6863      	ldr	r3, [r4, #4]
 8001508:	03de      	lsls	r6, r3, #15
 800150a:	d507      	bpl.n	800151c <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800150c:	6823      	ldr	r3, [r4, #0]
 800150e:	039c      	lsls	r4, r3, #14
 8001510:	d5dd      	bpl.n	80014ce <HAL_RCC_OscConfig+0xe>
 8001512:	686b      	ldr	r3, [r5, #4]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1da      	bne.n	80014ce <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8001518:	2001      	movs	r0, #1
 800151a:	e013      	b.n	8001544 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800151c:	686b      	ldr	r3, [r5, #4]
 800151e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001522:	d112      	bne.n	800154a <HAL_RCC_OscConfig+0x8a>
 8001524:	6823      	ldr	r3, [r4, #0]
 8001526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800152a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800152c:	f7ff fa8a 	bl	8000a44 <HAL_GetTick>
 8001530:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	0398      	lsls	r0, r3, #14
 8001536:	d4ca      	bmi.n	80014ce <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff fa84 	bl	8000a44 <HAL_GetTick>
 800153c:	1b80      	subs	r0, r0, r6
 800153e:	2864      	cmp	r0, #100	@ 0x64
 8001540:	d9f7      	bls.n	8001532 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8001542:	2003      	movs	r0, #3
}
 8001544:	b002      	add	sp, #8
 8001546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154a:	b99b      	cbnz	r3, 8001574 <HAL_RCC_OscConfig+0xb4>
 800154c:	6823      	ldr	r3, [r4, #0]
 800154e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001552:	6023      	str	r3, [r4, #0]
 8001554:	6823      	ldr	r3, [r4, #0]
 8001556:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800155a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800155c:	f7ff fa72 	bl	8000a44 <HAL_GetTick>
 8001560:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	0399      	lsls	r1, r3, #14
 8001566:	d5b2      	bpl.n	80014ce <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fa6c 	bl	8000a44 <HAL_GetTick>
 800156c:	1b80      	subs	r0, r0, r6
 800156e:	2864      	cmp	r0, #100	@ 0x64
 8001570:	d9f7      	bls.n	8001562 <HAL_RCC_OscConfig+0xa2>
 8001572:	e7e6      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	d103      	bne.n	8001584 <HAL_RCC_OscConfig+0xc4>
 800157c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001580:	6023      	str	r3, [r4, #0]
 8001582:	e7cf      	b.n	8001524 <HAL_RCC_OscConfig+0x64>
 8001584:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001588:	6023      	str	r3, [r4, #0]
 800158a:	6823      	ldr	r3, [r4, #0]
 800158c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001590:	e7cb      	b.n	800152a <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001592:	4c68      	ldr	r4, [pc, #416]	@ (8001734 <HAL_RCC_OscConfig+0x274>)
 8001594:	6863      	ldr	r3, [r4, #4]
 8001596:	f013 0f0c 	tst.w	r3, #12
 800159a:	d007      	beq.n	80015ac <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800159c:	6863      	ldr	r3, [r4, #4]
 800159e:	f003 030c 	and.w	r3, r3, #12
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d110      	bne.n	80015c8 <HAL_RCC_OscConfig+0x108>
 80015a6:	6863      	ldr	r3, [r4, #4]
 80015a8:	03da      	lsls	r2, r3, #15
 80015aa:	d40d      	bmi.n	80015c8 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	079b      	lsls	r3, r3, #30
 80015b0:	d502      	bpl.n	80015b8 <HAL_RCC_OscConfig+0xf8>
 80015b2:	692b      	ldr	r3, [r5, #16]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d1af      	bne.n	8001518 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	696a      	ldr	r2, [r5, #20]
 80015bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80015c0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015c4:	6023      	str	r3, [r4, #0]
 80015c6:	e785      	b.n	80014d4 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015c8:	692a      	ldr	r2, [r5, #16]
 80015ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001738 <HAL_RCC_OscConfig+0x278>)
 80015cc:	b16a      	cbz	r2, 80015ea <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 80015ce:	2201      	movs	r2, #1
 80015d0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015d2:	f7ff fa37 	bl	8000a44 <HAL_GetTick>
 80015d6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d8:	6823      	ldr	r3, [r4, #0]
 80015da:	079f      	lsls	r7, r3, #30
 80015dc:	d4ec      	bmi.n	80015b8 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015de:	f7ff fa31 	bl	8000a44 <HAL_GetTick>
 80015e2:	1b80      	subs	r0, r0, r6
 80015e4:	2802      	cmp	r0, #2
 80015e6:	d9f7      	bls.n	80015d8 <HAL_RCC_OscConfig+0x118>
 80015e8:	e7ab      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 80015ea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015ec:	f7ff fa2a 	bl	8000a44 <HAL_GetTick>
 80015f0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	0798      	lsls	r0, r3, #30
 80015f6:	f57f af6d 	bpl.w	80014d4 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015fa:	f7ff fa23 	bl	8000a44 <HAL_GetTick>
 80015fe:	1b80      	subs	r0, r0, r6
 8001600:	2802      	cmp	r0, #2
 8001602:	d9f6      	bls.n	80015f2 <HAL_RCC_OscConfig+0x132>
 8001604:	e79d      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001606:	69aa      	ldr	r2, [r5, #24]
 8001608:	4e4a      	ldr	r6, [pc, #296]	@ (8001734 <HAL_RCC_OscConfig+0x274>)
 800160a:	4b4b      	ldr	r3, [pc, #300]	@ (8001738 <HAL_RCC_OscConfig+0x278>)
 800160c:	b1e2      	cbz	r2, 8001648 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800160e:	2201      	movs	r2, #1
 8001610:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001614:	f7ff fa16 	bl	8000a44 <HAL_GetTick>
 8001618:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161a:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800161c:	079b      	lsls	r3, r3, #30
 800161e:	d50d      	bpl.n	800163c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001620:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001624:	4b45      	ldr	r3, [pc, #276]	@ (800173c <HAL_RCC_OscConfig+0x27c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	fbb3 f3f2 	udiv	r3, r3, r2
 800162c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800162e:	bf00      	nop
  }
  while (Delay --);
 8001630:	9b01      	ldr	r3, [sp, #4]
 8001632:	1e5a      	subs	r2, r3, #1
 8001634:	9201      	str	r2, [sp, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1f9      	bne.n	800162e <HAL_RCC_OscConfig+0x16e>
 800163a:	e74f      	b.n	80014dc <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163c:	f7ff fa02 	bl	8000a44 <HAL_GetTick>
 8001640:	1b00      	subs	r0, r0, r4
 8001642:	2802      	cmp	r0, #2
 8001644:	d9e9      	bls.n	800161a <HAL_RCC_OscConfig+0x15a>
 8001646:	e77c      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8001648:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800164c:	f7ff f9fa 	bl	8000a44 <HAL_GetTick>
 8001650:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001652:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001654:	079f      	lsls	r7, r3, #30
 8001656:	f57f af41 	bpl.w	80014dc <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800165a:	f7ff f9f3 	bl	8000a44 <HAL_GetTick>
 800165e:	1b00      	subs	r0, r0, r4
 8001660:	2802      	cmp	r0, #2
 8001662:	d9f6      	bls.n	8001652 <HAL_RCC_OscConfig+0x192>
 8001664:	e76d      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001666:	4c33      	ldr	r4, [pc, #204]	@ (8001734 <HAL_RCC_OscConfig+0x274>)
 8001668:	69e3      	ldr	r3, [r4, #28]
 800166a:	00d8      	lsls	r0, r3, #3
 800166c:	d424      	bmi.n	80016b8 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 800166e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001670:	69e3      	ldr	r3, [r4, #28]
 8001672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001676:	61e3      	str	r3, [r4, #28]
 8001678:	69e3      	ldr	r3, [r4, #28]
 800167a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001682:	4e2f      	ldr	r6, [pc, #188]	@ (8001740 <HAL_RCC_OscConfig+0x280>)
 8001684:	6833      	ldr	r3, [r6, #0]
 8001686:	05d9      	lsls	r1, r3, #23
 8001688:	d518      	bpl.n	80016bc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800168a:	68eb      	ldr	r3, [r5, #12]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d126      	bne.n	80016de <HAL_RCC_OscConfig+0x21e>
 8001690:	6a23      	ldr	r3, [r4, #32]
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001698:	f7ff f9d4 	bl	8000a44 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800169c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80016a0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a2:	6a23      	ldr	r3, [r4, #32]
 80016a4:	079b      	lsls	r3, r3, #30
 80016a6:	d53f      	bpl.n	8001728 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 80016a8:	2f00      	cmp	r7, #0
 80016aa:	f43f af1b 	beq.w	80014e4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ae:	69e3      	ldr	r3, [r4, #28]
 80016b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016b4:	61e3      	str	r3, [r4, #28]
 80016b6:	e715      	b.n	80014e4 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80016b8:	2700      	movs	r7, #0
 80016ba:	e7e2      	b.n	8001682 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016bc:	6833      	ldr	r3, [r6, #0]
 80016be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016c4:	f7ff f9be 	bl	8000a44 <HAL_GetTick>
 80016c8:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ca:	6833      	ldr	r3, [r6, #0]
 80016cc:	05da      	lsls	r2, r3, #23
 80016ce:	d4dc      	bmi.n	800168a <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d0:	f7ff f9b8 	bl	8000a44 <HAL_GetTick>
 80016d4:	eba0 0008 	sub.w	r0, r0, r8
 80016d8:	2864      	cmp	r0, #100	@ 0x64
 80016da:	d9f6      	bls.n	80016ca <HAL_RCC_OscConfig+0x20a>
 80016dc:	e731      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016de:	b9ab      	cbnz	r3, 800170c <HAL_RCC_OscConfig+0x24c>
 80016e0:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	6223      	str	r3, [r4, #32]
 80016ec:	6a23      	ldr	r3, [r4, #32]
 80016ee:	f023 0304 	bic.w	r3, r3, #4
 80016f2:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80016f4:	f7ff f9a6 	bl	8000a44 <HAL_GetTick>
 80016f8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fa:	6a23      	ldr	r3, [r4, #32]
 80016fc:	0798      	lsls	r0, r3, #30
 80016fe:	d5d3      	bpl.n	80016a8 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001700:	f7ff f9a0 	bl	8000a44 <HAL_GetTick>
 8001704:	1b80      	subs	r0, r0, r6
 8001706:	4540      	cmp	r0, r8
 8001708:	d9f7      	bls.n	80016fa <HAL_RCC_OscConfig+0x23a>
 800170a:	e71a      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170c:	2b05      	cmp	r3, #5
 800170e:	6a23      	ldr	r3, [r4, #32]
 8001710:	d103      	bne.n	800171a <HAL_RCC_OscConfig+0x25a>
 8001712:	f043 0304 	orr.w	r3, r3, #4
 8001716:	6223      	str	r3, [r4, #32]
 8001718:	e7ba      	b.n	8001690 <HAL_RCC_OscConfig+0x1d0>
 800171a:	f023 0301 	bic.w	r3, r3, #1
 800171e:	6223      	str	r3, [r4, #32]
 8001720:	6a23      	ldr	r3, [r4, #32]
 8001722:	f023 0304 	bic.w	r3, r3, #4
 8001726:	e7b6      	b.n	8001696 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f7ff f98c 	bl	8000a44 <HAL_GetTick>
 800172c:	1b80      	subs	r0, r0, r6
 800172e:	4540      	cmp	r0, r8
 8001730:	d9b7      	bls.n	80016a2 <HAL_RCC_OscConfig+0x1e2>
 8001732:	e706      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
 8001734:	40021000 	.word	0x40021000
 8001738:	42420000 	.word	0x42420000
 800173c:	20000000 	.word	0x20000000
 8001740:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001744:	4c2a      	ldr	r4, [pc, #168]	@ (80017f0 <HAL_RCC_OscConfig+0x330>)
 8001746:	6862      	ldr	r2, [r4, #4]
 8001748:	f002 020c 	and.w	r2, r2, #12
 800174c:	2a08      	cmp	r2, #8
 800174e:	d03e      	beq.n	80017ce <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001750:	2200      	movs	r2, #0
 8001752:	2b02      	cmp	r3, #2
 8001754:	4b27      	ldr	r3, [pc, #156]	@ (80017f4 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 8001756:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001758:	d12c      	bne.n	80017b4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800175a:	f7ff f973 	bl	8000a44 <HAL_GetTick>
 800175e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001760:	6823      	ldr	r3, [r4, #0]
 8001762:	0199      	lsls	r1, r3, #6
 8001764:	d420      	bmi.n	80017a8 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001766:	6a2b      	ldr	r3, [r5, #32]
 8001768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800176c:	d105      	bne.n	800177a <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800176e:	6862      	ldr	r2, [r4, #4]
 8001770:	68a9      	ldr	r1, [r5, #8]
 8001772:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8001776:	430a      	orrs	r2, r1
 8001778:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800177a:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800177c:	6862      	ldr	r2, [r4, #4]
 800177e:	430b      	orrs	r3, r1
 8001780:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8001784:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8001786:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001788:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800178a:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_RCC_OscConfig+0x334>)
 800178c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800178e:	f7ff f959 	bl	8000a44 <HAL_GetTick>
 8001792:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001794:	6823      	ldr	r3, [r4, #0]
 8001796:	019a      	lsls	r2, r3, #6
 8001798:	f53f aea8 	bmi.w	80014ec <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179c:	f7ff f952 	bl	8000a44 <HAL_GetTick>
 80017a0:	1b40      	subs	r0, r0, r5
 80017a2:	2802      	cmp	r0, #2
 80017a4:	d9f6      	bls.n	8001794 <HAL_RCC_OscConfig+0x2d4>
 80017a6:	e6cc      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a8:	f7ff f94c 	bl	8000a44 <HAL_GetTick>
 80017ac:	1b80      	subs	r0, r0, r6
 80017ae:	2802      	cmp	r0, #2
 80017b0:	d9d6      	bls.n	8001760 <HAL_RCC_OscConfig+0x2a0>
 80017b2:	e6c6      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80017b4:	f7ff f946 	bl	8000a44 <HAL_GetTick>
 80017b8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ba:	6823      	ldr	r3, [r4, #0]
 80017bc:	019b      	lsls	r3, r3, #6
 80017be:	f57f ae95 	bpl.w	80014ec <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017c2:	f7ff f93f 	bl	8000a44 <HAL_GetTick>
 80017c6:	1b40      	subs	r0, r0, r5
 80017c8:	2802      	cmp	r0, #2
 80017ca:	d9f6      	bls.n	80017ba <HAL_RCC_OscConfig+0x2fa>
 80017cc:	e6b9      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	f43f aea2 	beq.w	8001518 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 80017d4:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d6:	6a2b      	ldr	r3, [r5, #32]
 80017d8:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 80017dc:	429a      	cmp	r2, r3
 80017de:	f47f ae9b 	bne.w	8001518 <HAL_RCC_OscConfig+0x58>
 80017e2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80017e4:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e8:	1ac0      	subs	r0, r0, r3
 80017ea:	bf18      	it	ne
 80017ec:	2001      	movne	r0, #1
 80017ee:	e6a9      	b.n	8001544 <HAL_RCC_OscConfig+0x84>
 80017f0:	40021000 	.word	0x40021000
 80017f4:	42420000 	.word	0x42420000

080017f8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80017f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x38>)
 80017fa:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80017fc:	f003 010c 	and.w	r1, r3, #12
 8001800:	2908      	cmp	r1, #8
 8001802:	d112      	bne.n	800182a <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001804:	480b      	ldr	r0, [pc, #44]	@ (8001834 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001806:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800180a:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800180c:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800180e:	d509      	bpl.n	8001824 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001810:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001812:	4a09      	ldr	r2, [pc, #36]	@ (8001838 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001814:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001818:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800181a:	4a08      	ldr	r2, [pc, #32]	@ (800183c <HAL_RCC_GetSysClockFreq+0x44>)
 800181c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800181e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001822:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_RCC_GetSysClockFreq+0x48>)
 8001826:	4358      	muls	r0, r3
 8001828:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800182a:	4803      	ldr	r0, [pc, #12]	@ (8001838 <HAL_RCC_GetSysClockFreq+0x40>)
}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	08002066 	.word	0x08002066
 8001838:	007a1200 	.word	0x007a1200
 800183c:	08002064 	.word	0x08002064
 8001840:	003d0900 	.word	0x003d0900

08001844 <HAL_RCC_ClockConfig>:
{
 8001844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001848:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800184a:	4604      	mov	r4, r0
 800184c:	b910      	cbnz	r0, 8001854 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800184e:	2001      	movs	r0, #1
}
 8001850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001854:	4a44      	ldr	r2, [pc, #272]	@ (8001968 <HAL_RCC_ClockConfig+0x124>)
 8001856:	6813      	ldr	r3, [r2, #0]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	428b      	cmp	r3, r1
 800185e:	d328      	bcc.n	80018b2 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001860:	6821      	ldr	r1, [r4, #0]
 8001862:	078e      	lsls	r6, r1, #30
 8001864:	d430      	bmi.n	80018c8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001866:	07ca      	lsls	r2, r1, #31
 8001868:	d443      	bmi.n	80018f2 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800186a:	4a3f      	ldr	r2, [pc, #252]	@ (8001968 <HAL_RCC_ClockConfig+0x124>)
 800186c:	6813      	ldr	r3, [r2, #0]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	42ab      	cmp	r3, r5
 8001874:	d865      	bhi.n	8001942 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001876:	6822      	ldr	r2, [r4, #0]
 8001878:	4d3c      	ldr	r5, [pc, #240]	@ (800196c <HAL_RCC_ClockConfig+0x128>)
 800187a:	f012 0f04 	tst.w	r2, #4
 800187e:	d16c      	bne.n	800195a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001880:	0713      	lsls	r3, r2, #28
 8001882:	d506      	bpl.n	8001892 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001884:	686b      	ldr	r3, [r5, #4]
 8001886:	6922      	ldr	r2, [r4, #16]
 8001888:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800188c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001890:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001892:	f7ff ffb1 	bl	80017f8 <HAL_RCC_GetSysClockFreq>
 8001896:	686b      	ldr	r3, [r5, #4]
 8001898:	4a35      	ldr	r2, [pc, #212]	@ (8001970 <HAL_RCC_ClockConfig+0x12c>)
 800189a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800189e:	5cd3      	ldrb	r3, [r2, r3]
 80018a0:	40d8      	lsrs	r0, r3
 80018a2:	4b34      	ldr	r3, [pc, #208]	@ (8001974 <HAL_RCC_ClockConfig+0x130>)
 80018a4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80018a6:	4b34      	ldr	r3, [pc, #208]	@ (8001978 <HAL_RCC_ClockConfig+0x134>)
 80018a8:	6818      	ldr	r0, [r3, #0]
 80018aa:	f7ff f889 	bl	80009c0 <HAL_InitTick>
  return HAL_OK;
 80018ae:	2000      	movs	r0, #0
 80018b0:	e7ce      	b.n	8001850 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	6813      	ldr	r3, [r2, #0]
 80018b4:	f023 0307 	bic.w	r3, r3, #7
 80018b8:	430b      	orrs	r3, r1
 80018ba:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018bc:	6813      	ldr	r3, [r2, #0]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	428b      	cmp	r3, r1
 80018c4:	d1c3      	bne.n	800184e <HAL_RCC_ClockConfig+0xa>
 80018c6:	e7cb      	b.n	8001860 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	4b28      	ldr	r3, [pc, #160]	@ (800196c <HAL_RCC_ClockConfig+0x128>)
 80018ca:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018ce:	bf1e      	ittt	ne
 80018d0:	685a      	ldrne	r2, [r3, #4]
 80018d2:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 80018d6:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018da:	bf42      	ittt	mi
 80018dc:	685a      	ldrmi	r2, [r3, #4]
 80018de:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 80018e2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	68a0      	ldr	r0, [r4, #8]
 80018e8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80018ec:	4302      	orrs	r2, r0
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	e7b9      	b.n	8001866 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018f2:	6862      	ldr	r2, [r4, #4]
 80018f4:	4e1d      	ldr	r6, [pc, #116]	@ (800196c <HAL_RCC_ClockConfig+0x128>)
 80018f6:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f8:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018fa:	d11a      	bne.n	8001932 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001900:	d0a5      	beq.n	800184e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001902:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001904:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001908:	f023 0303 	bic.w	r3, r3, #3
 800190c:	4313      	orrs	r3, r2
 800190e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001910:	f7ff f898 	bl	8000a44 <HAL_GetTick>
 8001914:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001916:	6873      	ldr	r3, [r6, #4]
 8001918:	6862      	ldr	r2, [r4, #4]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001922:	d0a2      	beq.n	800186a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001924:	f7ff f88e 	bl	8000a44 <HAL_GetTick>
 8001928:	1bc0      	subs	r0, r0, r7
 800192a:	4540      	cmp	r0, r8
 800192c:	d9f3      	bls.n	8001916 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800192e:	2003      	movs	r0, #3
 8001930:	e78e      	b.n	8001850 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001932:	2a02      	cmp	r2, #2
 8001934:	d102      	bne.n	800193c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001936:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800193a:	e7e1      	b.n	8001900 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193c:	f013 0f02 	tst.w	r3, #2
 8001940:	e7de      	b.n	8001900 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001942:	6813      	ldr	r3, [r2, #0]
 8001944:	f023 0307 	bic.w	r3, r3, #7
 8001948:	432b      	orrs	r3, r5
 800194a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800194c:	6813      	ldr	r3, [r2, #0]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	42ab      	cmp	r3, r5
 8001954:	f47f af7b 	bne.w	800184e <HAL_RCC_ClockConfig+0xa>
 8001958:	e78d      	b.n	8001876 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800195a:	686b      	ldr	r3, [r5, #4]
 800195c:	68e1      	ldr	r1, [r4, #12]
 800195e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001962:	430b      	orrs	r3, r1
 8001964:	606b      	str	r3, [r5, #4]
 8001966:	e78b      	b.n	8001880 <HAL_RCC_ClockConfig+0x3c>
 8001968:	40022000 	.word	0x40022000
 800196c:	40021000 	.word	0x40021000
 8001970:	08002054 	.word	0x08002054
 8001974:	20000000 	.word	0x20000000
 8001978:	20000008 	.word	0x20000008

0800197c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800197c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800197e:	6a02      	ldr	r2, [r0, #32]
{
 8001980:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001982:	f022 0201 	bic.w	r2, r2, #1
 8001986:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001988:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800198a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800198c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800198e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001992:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001994:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001996:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800199a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800199c:	4d0a      	ldr	r5, [pc, #40]	@ (80019c8 <TIM_OC1_SetConfig+0x4c>)
 800199e:	42a8      	cmp	r0, r5
 80019a0:	d10b      	bne.n	80019ba <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80019a2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80019a4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80019a8:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80019aa:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80019ae:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80019b2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80019b4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80019b8:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019ba:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80019bc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80019be:	684a      	ldr	r2, [r1, #4]
 80019c0:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019c2:	6203      	str	r3, [r0, #32]
}
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
 80019c6:	bf00      	nop
 80019c8:	40012c00 	.word	0x40012c00

080019cc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019cc:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80019ce:	6a02      	ldr	r2, [r0, #32]
{
 80019d0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80019d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019d6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019da:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80019de:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80019e2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80019e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80019e6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80019ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80019ee:	4d0b      	ldr	r5, [pc, #44]	@ (8001a1c <TIM_OC3_SetConfig+0x50>)
 80019f0:	42a8      	cmp	r0, r5
 80019f2:	d10d      	bne.n	8001a10 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80019f4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80019f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80019fa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80019fe:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a02:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8001a06:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a0c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a10:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a12:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001a14:	684a      	ldr	r2, [r1, #4]
 8001a16:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a18:	6203      	str	r3, [r0, #32]
}
 8001a1a:	bd70      	pop	{r4, r5, r6, pc}
 8001a1c:	40012c00 	.word	0x40012c00

08001a20 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a20:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001a22:	6a02      	ldr	r2, [r0, #32]
{
 8001a24:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001a26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001a2a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a2c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a2e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a30:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001a32:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a36:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001a3a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001a3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001a40:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a44:	4d06      	ldr	r5, [pc, #24]	@ (8001a60 <TIM_OC4_SetConfig+0x40>)
 8001a46:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a48:	bf02      	ittt	eq
 8001a4a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001a4c:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a50:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a54:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a56:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001a58:	684a      	ldr	r2, [r1, #4]
 8001a5a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a5c:	6203      	str	r3, [r0, #32]
}
 8001a5e:	bd30      	pop	{r4, r5, pc}
 8001a60:	40012c00 	.word	0x40012c00

08001a64 <TIM_DMADelayPulseCplt>:
{
 8001a64:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a66:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001a68:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001a6a:	4282      	cmp	r2, r0
 8001a6c:	d10b      	bne.n	8001a86 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a72:	6992      	ldr	r2, [r2, #24]
 8001a74:	b90a      	cbnz	r2, 8001a7a <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001a76:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a7a:	4620      	mov	r0, r4
 8001a7c:	f7fe fb92 	bl	80001a4 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a80:	2300      	movs	r3, #0
 8001a82:	7723      	strb	r3, [r4, #28]
}
 8001a84:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001a86:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001a88:	4283      	cmp	r3, r0
 8001a8a:	d108      	bne.n	8001a9e <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f1      	bne.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001a96:	2301      	movs	r3, #1
 8001a98:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001a9c:	e7ed      	b.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001a9e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001aa0:	4283      	cmp	r3, r0
 8001aa2:	d108      	bne.n	8001ab6 <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1e5      	bne.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001aae:	2301      	movs	r3, #1
 8001ab0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001ab4:	e7e1      	b.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001ab6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001ab8:	4283      	cmp	r3, r0
 8001aba:	d1de      	bne.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001abc:	2208      	movs	r2, #8
 8001abe:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1d9      	bne.n	8001a7a <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001acc:	e7d5      	b.n	8001a7a <TIM_DMADelayPulseCplt+0x16>

08001ace <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001ace:	4770      	bx	lr

08001ad0 <TIM_DMADelayPulseHalfCplt>:
{
 8001ad0:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ad2:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001ad4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001ad6:	4283      	cmp	r3, r0
 8001ad8:	d107      	bne.n	8001aea <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ada:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001adc:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8001ade:	4620      	mov	r0, r4
 8001ae0:	f7ff fff5 	bl	8001ace <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	7723      	strb	r3, [r4, #28]
}
 8001ae8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001aea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001aec:	4283      	cmp	r3, r0
 8001aee:	d101      	bne.n	8001af4 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001af0:	2302      	movs	r3, #2
 8001af2:	e7f3      	b.n	8001adc <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001af4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001af6:	4283      	cmp	r3, r0
 8001af8:	d101      	bne.n	8001afe <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001afa:	2304      	movs	r3, #4
 8001afc:	e7ee      	b.n	8001adc <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001afe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001b00:	4283      	cmp	r3, r0
 8001b02:	d1ec      	bne.n	8001ade <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b04:	2308      	movs	r3, #8
 8001b06:	e7e9      	b.n	8001adc <TIM_DMADelayPulseHalfCplt+0xc>

08001b08 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8001b08:	4770      	bx	lr

08001b0a <TIM_DMAError>:
{
 8001b0a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b0c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001b0e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001b10:	4283      	cmp	r3, r0
 8001b12:	d109      	bne.n	8001b28 <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b14:	2301      	movs	r3, #1
 8001b16:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001b18:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f7ff fff3 	bl	8001b08 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b22:	2300      	movs	r3, #0
 8001b24:	7723      	strb	r3, [r4, #28]
}
 8001b26:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001b28:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001b2a:	4283      	cmp	r3, r0
 8001b2c:	d105      	bne.n	8001b3a <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001b32:	2301      	movs	r3, #1
 8001b34:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001b38:	e7f0      	b.n	8001b1c <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001b3a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001b3c:	4283      	cmp	r3, r0
 8001b3e:	f04f 0301 	mov.w	r3, #1
 8001b42:	d104      	bne.n	8001b4e <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b44:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001b46:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b4a:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001b4c:	e7e6      	b.n	8001b1c <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001b4e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001b50:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b52:	bf03      	ittte	eq
 8001b54:	2208      	moveq	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001b56:	f884 3041 	strbeq.w	r3, [r4, #65]	@ 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b5a:	7722      	strbeq	r2, [r4, #28]
    htim->State = HAL_TIM_STATE_READY;
 8001b5c:	f884 303d 	strbne.w	r3, [r4, #61]	@ 0x3d
 8001b60:	e7dc      	b.n	8001b1c <TIM_DMAError+0x12>
	...

08001b64 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b64:	4a17      	ldr	r2, [pc, #92]	@ (8001bc4 <TIM_Base_SetConfig+0x60>)
  tmpcr1 = TIMx->CR1;
 8001b66:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b68:	4290      	cmp	r0, r2
 8001b6a:	d00a      	beq.n	8001b82 <TIM_Base_SetConfig+0x1e>
 8001b6c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001b70:	d007      	beq.n	8001b82 <TIM_Base_SetConfig+0x1e>
 8001b72:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001b76:	4290      	cmp	r0, r2
 8001b78:	d003      	beq.n	8001b82 <TIM_Base_SetConfig+0x1e>
 8001b7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001b7e:	4290      	cmp	r0, r2
 8001b80:	d107      	bne.n	8001b92 <TIM_Base_SetConfig+0x2e>
    tmpcr1 |= Structure->CounterMode;
 8001b82:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b88:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b8a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b90:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b92:	694a      	ldr	r2, [r1, #20]
 8001b94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b98:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001b9a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b9c:	688b      	ldr	r3, [r1, #8]
 8001b9e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001ba0:	680b      	ldr	r3, [r1, #0]
 8001ba2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <TIM_Base_SetConfig+0x60>)
 8001ba6:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001ba8:	bf04      	itt	eq
 8001baa:	690b      	ldreq	r3, [r1, #16]
 8001bac:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001bb2:	6903      	ldr	r3, [r0, #16]
 8001bb4:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001bb6:	bf42      	ittt	mi
 8001bb8:	6903      	ldrmi	r3, [r0, #16]
 8001bba:	f023 0301 	bicmi.w	r3, r3, #1
 8001bbe:	6103      	strmi	r3, [r0, #16]
}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40012c00 	.word	0x40012c00

08001bc8 <HAL_TIM_PWM_Init>:
{
 8001bc8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001bca:	4604      	mov	r4, r0
 8001bcc:	b330      	cbz	r0, 8001c1c <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001bce:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001bd2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001bd6:	b91b      	cbnz	r3, 8001be0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001bd8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001bdc:	f7fe fe1e 	bl	800081c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001be0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001be4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be8:	1d21      	adds	r1, r4, #4
 8001bea:	f7ff ffbb 	bl	8001b64 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bee:	2301      	movs	r3, #1
  return HAL_OK;
 8001bf0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bf2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001bfa:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001bfe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001c02:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c06:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c0e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001c12:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001c16:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8001c1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	e7fc      	b.n	8001c1a <HAL_TIM_PWM_Init+0x52>

08001c20 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8001c20:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c22:	6a02      	ldr	r2, [r0, #32]
{
 8001c24:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c26:	f022 0210 	bic.w	r2, r2, #16
 8001c2a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c2c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c2e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c30:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c32:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c36:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c3a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001c3c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c40:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c44:	4d0b      	ldr	r5, [pc, #44]	@ (8001c74 <TIM_OC2_SetConfig+0x54>)
 8001c46:	42a8      	cmp	r0, r5
 8001c48:	d10d      	bne.n	8001c66 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c4a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c50:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c54:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c58:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8001c5c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c62:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001c66:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c68:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001c6a:	684a      	ldr	r2, [r1, #4]
 8001c6c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001c6e:	6203      	str	r3, [r0, #32]
}
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
 8001c72:	bf00      	nop
 8001c74:	40012c00 	.word	0x40012c00

08001c78 <HAL_TIM_PWM_ConfigChannel>:
{
 8001c78:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001c7a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8001c7e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d04f      	beq.n	8001d24 <HAL_TIM_PWM_ConfigChannel+0xac>
 8001c84:	2001      	movs	r0, #1
  switch (Channel)
 8001c86:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8001c88:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8001c8c:	d03a      	beq.n	8001d04 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8001c8e:	d806      	bhi.n	8001c9e <HAL_TIM_PWM_ConfigChannel+0x26>
 8001c90:	b1ba      	cbz	r2, 8001cc2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 8001c92:	2a04      	cmp	r2, #4
 8001c94:	d026      	beq.n	8001ce4 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 8001c96:	2300      	movs	r3, #0
 8001c98:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001c9c:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001c9e:	2a0c      	cmp	r2, #12
 8001ca0:	d1f9      	bne.n	8001c96 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ca2:	6820      	ldr	r0, [r4, #0]
 8001ca4:	f7ff febc 	bl	8001a20 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001ca8:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001caa:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cb0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001cb2:	69c3      	ldr	r3, [r0, #28]
 8001cb4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001cb8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001cba:	69c3      	ldr	r3, [r0, #28]
 8001cbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001cc0:	e02e      	b.n	8001d20 <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cc2:	6820      	ldr	r0, [r4, #0]
 8001cc4:	f7ff fe5a 	bl	800197c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cc8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cca:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ccc:	f043 0308 	orr.w	r3, r3, #8
 8001cd0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001cd2:	6983      	ldr	r3, [r0, #24]
 8001cd4:	f023 0304 	bic.w	r3, r3, #4
 8001cd8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cda:	6983      	ldr	r3, [r0, #24]
 8001cdc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cde:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	e7d8      	b.n	8001c96 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ce4:	6820      	ldr	r0, [r4, #0]
 8001ce6:	f7ff ff9b 	bl	8001c20 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001cea:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cec:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001cee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cf2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001cf4:	6983      	ldr	r3, [r0, #24]
 8001cf6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001cfa:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cfc:	6983      	ldr	r3, [r0, #24]
 8001cfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d02:	e7ec      	b.n	8001cde <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d04:	6820      	ldr	r0, [r4, #0]
 8001d06:	f7ff fe61 	bl	80019cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d0a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d0c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d0e:	f043 0308 	orr.w	r3, r3, #8
 8001d12:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d14:	69c3      	ldr	r3, [r0, #28]
 8001d16:	f023 0304 	bic.w	r3, r3, #4
 8001d1a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d1c:	69c3      	ldr	r3, [r0, #28]
 8001d1e:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d20:	61c3      	str	r3, [r0, #28]
      break;
 8001d22:	e7dd      	b.n	8001ce0 <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 8001d24:	2002      	movs	r0, #2
 8001d26:	e7b9      	b.n	8001c9c <HAL_TIM_PWM_ConfigChannel+0x24>

08001d28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001d28:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001d2a:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001d2c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001d2e:	f001 011f 	and.w	r1, r1, #31
 8001d32:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001d34:	ea23 0304 	bic.w	r3, r3, r4
 8001d38:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001d3a:	6a03      	ldr	r3, [r0, #32]
 8001d3c:	408a      	lsls	r2, r1
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	6202      	str	r2, [r0, #32]
}
 8001d42:	bd10      	pop	{r4, pc}

08001d44 <HAL_TIM_OC_Start_DMA>:
{
 8001d44:	b538      	push	{r3, r4, r5, lr}
 8001d46:	460d      	mov	r5, r1
 8001d48:	4604      	mov	r4, r0
 8001d4a:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001d4c:	b955      	cbnz	r5, 8001d64 <HAL_TIM_OC_Start_DMA+0x20>
 8001d4e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8001d52:	f1a0 0c02 	sub.w	ip, r0, #2
 8001d56:	f1dc 0000 	rsbs	r0, ip, #0
 8001d5a:	eb40 000c 	adc.w	r0, r0, ip
 8001d5e:	b170      	cbz	r0, 8001d7e <HAL_TIM_OC_Start_DMA+0x3a>
    return HAL_BUSY;
 8001d60:	2002      	movs	r0, #2
 8001d62:	e04d      	b.n	8001e00 <HAL_TIM_OC_Start_DMA+0xbc>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001d64:	2d04      	cmp	r5, #4
 8001d66:	d102      	bne.n	8001d6e <HAL_TIM_OC_Start_DMA+0x2a>
 8001d68:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8001d6c:	e7f1      	b.n	8001d52 <HAL_TIM_OC_Start_DMA+0xe>
 8001d6e:	2d08      	cmp	r5, #8
 8001d70:	d102      	bne.n	8001d78 <HAL_TIM_OC_Start_DMA+0x34>
 8001d72:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8001d76:	e7ec      	b.n	8001d52 <HAL_TIM_OC_Start_DMA+0xe>
 8001d78:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8001d7c:	e7e9      	b.n	8001d52 <HAL_TIM_OC_Start_DMA+0xe>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001d7e:	b93d      	cbnz	r5, 8001d90 <HAL_TIM_OC_Start_DMA+0x4c>
 8001d80:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 8001d84:	1e42      	subs	r2, r0, #1
 8001d86:	4250      	negs	r0, r2
 8001d88:	4150      	adcs	r0, r2
 8001d8a:	b970      	cbnz	r0, 8001daa <HAL_TIM_OC_Start_DMA+0x66>
      return HAL_ERROR;
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	e037      	b.n	8001e00 <HAL_TIM_OC_Start_DMA+0xbc>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001d90:	2d04      	cmp	r5, #4
 8001d92:	d102      	bne.n	8001d9a <HAL_TIM_OC_Start_DMA+0x56>
 8001d94:	f894 003f 	ldrb.w	r0, [r4, #63]	@ 0x3f
 8001d98:	e7f4      	b.n	8001d84 <HAL_TIM_OC_Start_DMA+0x40>
 8001d9a:	2d08      	cmp	r5, #8
 8001d9c:	d102      	bne.n	8001da4 <HAL_TIM_OC_Start_DMA+0x60>
 8001d9e:	f894 0040 	ldrb.w	r0, [r4, #64]	@ 0x40
 8001da2:	e7ef      	b.n	8001d84 <HAL_TIM_OC_Start_DMA+0x40>
 8001da4:	f894 0041 	ldrb.w	r0, [r4, #65]	@ 0x41
 8001da8:	e7ec      	b.n	8001d84 <HAL_TIM_OC_Start_DMA+0x40>
    if ((pData == NULL) || (Length == 0U))
 8001daa:	2900      	cmp	r1, #0
 8001dac:	d0ee      	beq.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0ec      	beq.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001db2:	2202      	movs	r2, #2
 8001db4:	bb2d      	cbnz	r5, 8001e02 <HAL_TIM_OC_Start_DMA+0xbe>
 8001db6:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001dba:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001dbc:	4a3a      	ldr	r2, [pc, #232]	@ (8001ea8 <HAL_TIM_OC_Start_DMA+0x164>)
 8001dbe:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001dc0:	4a3a      	ldr	r2, [pc, #232]	@ (8001eac <HAL_TIM_OC_Start_DMA+0x168>)
 8001dc2:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001dc4:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb0 <HAL_TIM_OC_Start_DMA+0x16c>)
 8001dc6:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8001dc8:	6822      	ldr	r2, [r4, #0]
 8001dca:	3234      	adds	r2, #52	@ 0x34
 8001dcc:	f7ff f988 	bl	80010e0 <HAL_DMA_Start_IT>
 8001dd0:	2800      	cmp	r0, #0
 8001dd2:	d1db      	bne.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001dd4:	6822      	ldr	r2, [r4, #0]
 8001dd6:	68d3      	ldr	r3, [r2, #12]
 8001dd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001ddc:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001dde:	6820      	ldr	r0, [r4, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4629      	mov	r1, r5
 8001de4:	f7ff ffa0 	bl	8001d28 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001de8:	4b32      	ldr	r3, [pc, #200]	@ (8001eb4 <HAL_TIM_OC_Start_DMA+0x170>)
 8001dea:	4298      	cmp	r0, r3
 8001dec:	d04b      	beq.n	8001e86 <HAL_TIM_OC_Start_DMA+0x142>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dee:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001df2:	d14d      	bne.n	8001e90 <HAL_TIM_OC_Start_DMA+0x14c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001df4:	6883      	ldr	r3, [r0, #8]
 8001df6:	f003 0307 	and.w	r3, r3, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dfa:	2b06      	cmp	r3, #6
 8001dfc:	d14f      	bne.n	8001e9e <HAL_TIM_OC_Start_DMA+0x15a>
    return HAL_BUSY;
 8001dfe:	2000      	movs	r0, #0
}
 8001e00:	bd38      	pop	{r3, r4, r5, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e02:	2d04      	cmp	r5, #4
 8001e04:	d113      	bne.n	8001e2e <HAL_TIM_OC_Start_DMA+0xea>
 8001e06:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001e0a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001e0c:	4a26      	ldr	r2, [pc, #152]	@ (8001ea8 <HAL_TIM_OC_Start_DMA+0x164>)
 8001e0e:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001e10:	4a26      	ldr	r2, [pc, #152]	@ (8001eac <HAL_TIM_OC_Start_DMA+0x168>)
 8001e12:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001e14:	4a26      	ldr	r2, [pc, #152]	@ (8001eb0 <HAL_TIM_OC_Start_DMA+0x16c>)
 8001e16:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8001e18:	6822      	ldr	r2, [r4, #0]
 8001e1a:	3238      	adds	r2, #56	@ 0x38
 8001e1c:	f7ff f960 	bl	80010e0 <HAL_DMA_Start_IT>
 8001e20:	2800      	cmp	r0, #0
 8001e22:	d1b3      	bne.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001e24:	6822      	ldr	r2, [r4, #0]
 8001e26:	68d3      	ldr	r3, [r2, #12]
 8001e28:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e2c:	e7d6      	b.n	8001ddc <HAL_TIM_OC_Start_DMA+0x98>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e2e:	2d08      	cmp	r5, #8
 8001e30:	d113      	bne.n	8001e5a <HAL_TIM_OC_Start_DMA+0x116>
 8001e32:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001e36:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001e38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea8 <HAL_TIM_OC_Start_DMA+0x164>)
 8001e3a:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001eac <HAL_TIM_OC_Start_DMA+0x168>)
 8001e3e:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001e40:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb0 <HAL_TIM_OC_Start_DMA+0x16c>)
 8001e42:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8001e44:	6822      	ldr	r2, [r4, #0]
 8001e46:	323c      	adds	r2, #60	@ 0x3c
 8001e48:	f7ff f94a 	bl	80010e0 <HAL_DMA_Start_IT>
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	d19d      	bne.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001e50:	6822      	ldr	r2, [r4, #0]
 8001e52:	68d3      	ldr	r3, [r2, #12]
 8001e54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e58:	e7c0      	b.n	8001ddc <HAL_TIM_OC_Start_DMA+0x98>
  switch (Channel)
 8001e5a:	2d0c      	cmp	r5, #12
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e5c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 8001e60:	d194      	bne.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001e62:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001e64:	4a10      	ldr	r2, [pc, #64]	@ (8001ea8 <HAL_TIM_OC_Start_DMA+0x164>)
 8001e66:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001e68:	4a10      	ldr	r2, [pc, #64]	@ (8001eac <HAL_TIM_OC_Start_DMA+0x168>)
 8001e6a:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001e6c:	4a10      	ldr	r2, [pc, #64]	@ (8001eb0 <HAL_TIM_OC_Start_DMA+0x16c>)
 8001e6e:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8001e70:	6822      	ldr	r2, [r4, #0]
 8001e72:	3240      	adds	r2, #64	@ 0x40
 8001e74:	f7ff f934 	bl	80010e0 <HAL_DMA_Start_IT>
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	d187      	bne.n	8001d8c <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001e7c:	6822      	ldr	r2, [r4, #0]
 8001e7e:	68d3      	ldr	r3, [r2, #12]
 8001e80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e84:	e7aa      	b.n	8001ddc <HAL_TIM_OC_Start_DMA+0x98>
      __HAL_TIM_MOE_ENABLE(htim);
 8001e86:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e8c:	6443      	str	r3, [r0, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e8e:	e7b1      	b.n	8001df4 <HAL_TIM_OC_Start_DMA+0xb0>
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <HAL_TIM_OC_Start_DMA+0x174>)
 8001e92:	4298      	cmp	r0, r3
 8001e94:	d0ae      	beq.n	8001df4 <HAL_TIM_OC_Start_DMA+0xb0>
 8001e96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e9a:	4298      	cmp	r0, r3
 8001e9c:	d0aa      	beq.n	8001df4 <HAL_TIM_OC_Start_DMA+0xb0>
        __HAL_TIM_ENABLE(htim);
 8001e9e:	6803      	ldr	r3, [r0, #0]
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6003      	str	r3, [r0, #0]
 8001ea6:	e7aa      	b.n	8001dfe <HAL_TIM_OC_Start_DMA+0xba>
 8001ea8:	08001a65 	.word	0x08001a65
 8001eac:	08001ad1 	.word	0x08001ad1
 8001eb0:	08001b0b 	.word	0x08001b0b
 8001eb4:	40012c00 	.word	0x40012c00
 8001eb8:	40000400 	.word	0x40000400

08001ebc <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8001ebc:	f7ff bf42 	b.w	8001d44 <HAL_TIM_OC_Start_DMA>

08001ec0 <HAL_TIM_OC_Stop_DMA>:
  switch (Channel)
 8001ec0:	2908      	cmp	r1, #8
{
 8001ec2:	b538      	push	{r3, r4, r5, lr}
 8001ec4:	4604      	mov	r4, r0
 8001ec6:	460d      	mov	r5, r1
  switch (Channel)
 8001ec8:	d047      	beq.n	8001f5a <HAL_TIM_OC_Stop_DMA+0x9a>
 8001eca:	d804      	bhi.n	8001ed6 <HAL_TIM_OC_Stop_DMA+0x16>
 8001ecc:	b161      	cbz	r1, 8001ee8 <HAL_TIM_OC_Stop_DMA+0x28>
 8001ece:	2904      	cmp	r1, #4
 8001ed0:	d03c      	beq.n	8001f4c <HAL_TIM_OC_Stop_DMA+0x8c>
 8001ed2:	2001      	movs	r0, #1
}
 8001ed4:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001ed6:	290c      	cmp	r1, #12
 8001ed8:	d1fb      	bne.n	8001ed2 <HAL_TIM_OC_Stop_DMA+0x12>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001eda:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8001edc:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001ede:	68d3      	ldr	r3, [r2, #12]
 8001ee0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ee4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8001ee6:	e005      	b.n	8001ef4 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8001ee8:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8001eea:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8001eec:	68d3      	ldr	r3, [r2, #12]
 8001eee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ef2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8001ef4:	f7ff f930 	bl	8001158 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001ef8:	6820      	ldr	r0, [r4, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	4629      	mov	r1, r5
 8001efe:	f7ff ff13 	bl	8001d28 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f02:	4b1f      	ldr	r3, [pc, #124]	@ (8001f80 <HAL_TIM_OC_Stop_DMA+0xc0>)
 8001f04:	4298      	cmp	r0, r3
 8001f06:	d10d      	bne.n	8001f24 <HAL_TIM_OC_Stop_DMA+0x64>
      __HAL_TIM_MOE_DISABLE(htim);
 8001f08:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001f0c:	6a02      	ldr	r2, [r0, #32]
 8001f0e:	421a      	tst	r2, r3
 8001f10:	d108      	bne.n	8001f24 <HAL_TIM_OC_Stop_DMA+0x64>
 8001f12:	f240 4344 	movw	r3, #1092	@ 0x444
 8001f16:	6a02      	ldr	r2, [r0, #32]
 8001f18:	421a      	tst	r2, r3
 8001f1a:	bf02      	ittt	eq
 8001f1c:	6c43      	ldreq	r3, [r0, #68]	@ 0x44
 8001f1e:	f423 4300 	biceq.w	r3, r3, #32768	@ 0x8000
 8001f22:	6443      	streq	r3, [r0, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8001f24:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001f28:	6a02      	ldr	r2, [r0, #32]
 8001f2a:	421a      	tst	r2, r3
 8001f2c:	d108      	bne.n	8001f40 <HAL_TIM_OC_Stop_DMA+0x80>
 8001f2e:	f240 4344 	movw	r3, #1092	@ 0x444
 8001f32:	6a02      	ldr	r2, [r0, #32]
 8001f34:	421a      	tst	r2, r3
 8001f36:	bf02      	ittt	eq
 8001f38:	6803      	ldreq	r3, [r0, #0]
 8001f3a:	f023 0301 	biceq.w	r3, r3, #1
 8001f3e:	6003      	streq	r3, [r0, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001f40:	2301      	movs	r3, #1
 8001f42:	b98d      	cbnz	r5, 8001f68 <HAL_TIM_OC_Stop_DMA+0xa8>
 8001f44:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  switch (Channel)
 8001f48:	2000      	movs	r0, #0
 8001f4a:	e7c3      	b.n	8001ed4 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8001f4c:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8001f4e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8001f50:	68d3      	ldr	r3, [r2, #12]
 8001f52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f56:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8001f58:	e7cc      	b.n	8001ef4 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001f5a:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8001f5c:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001f5e:	68d3      	ldr	r3, [r2, #12]
 8001f60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001f64:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8001f66:	e7c5      	b.n	8001ef4 <HAL_TIM_OC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001f68:	2d04      	cmp	r5, #4
 8001f6a:	d102      	bne.n	8001f72 <HAL_TIM_OC_Stop_DMA+0xb2>
 8001f6c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001f70:	e7ea      	b.n	8001f48 <HAL_TIM_OC_Stop_DMA+0x88>
 8001f72:	2d08      	cmp	r5, #8
 8001f74:	bf0c      	ite	eq
 8001f76:	f884 3040 	strbeq.w	r3, [r4, #64]	@ 0x40
 8001f7a:	f884 3041 	strbne.w	r3, [r4, #65]	@ 0x41
 8001f7e:	e7e3      	b.n	8001f48 <HAL_TIM_OC_Stop_DMA+0x88>
 8001f80:	40012c00 	.word	0x40012c00

08001f84 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8001f84:	f7ff bf9c 	b.w	8001ec0 <HAL_TIM_OC_Stop_DMA>

08001f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f88:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f8a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8001f8e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	f04f 0002 	mov.w	r0, #2
 8001f96:	d022      	beq.n	8001fde <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f98:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001f9a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001f9e:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fa0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fa2:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fa6:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8001fa8:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001faa:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fac:	4c0c      	ldr	r4, [pc, #48]	@ (8001fe0 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8001fae:	42a3      	cmp	r3, r4
 8001fb0:	d00a      	beq.n	8001fc8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8001fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8001fb8:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 8001fbc:	42a3      	cmp	r3, r4
 8001fbe:	d003      	beq.n	8001fc8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8001fc0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001fc4:	42a3      	cmp	r3, r4
 8001fc6:	d104      	bne.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fc8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fca:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fce:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fd0:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fd2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001fd4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001fd6:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001fda:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8001fde:	bd30      	pop	{r4, r5, pc}
 8001fe0:	40012c00 	.word	0x40012c00

08001fe4 <memset>:
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	4402      	add	r2, r0
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d100      	bne.n	8001fee <memset+0xa>
 8001fec:	4770      	bx	lr
 8001fee:	f803 1b01 	strb.w	r1, [r3], #1
 8001ff2:	e7f9      	b.n	8001fe8 <memset+0x4>

08001ff4 <__libc_init_array>:
 8001ff4:	b570      	push	{r4, r5, r6, lr}
 8001ff6:	2600      	movs	r6, #0
 8001ff8:	4d0c      	ldr	r5, [pc, #48]	@ (800202c <__libc_init_array+0x38>)
 8001ffa:	4c0d      	ldr	r4, [pc, #52]	@ (8002030 <__libc_init_array+0x3c>)
 8001ffc:	1b64      	subs	r4, r4, r5
 8001ffe:	10a4      	asrs	r4, r4, #2
 8002000:	42a6      	cmp	r6, r4
 8002002:	d109      	bne.n	8002018 <__libc_init_array+0x24>
 8002004:	f000 f81a 	bl	800203c <_init>
 8002008:	2600      	movs	r6, #0
 800200a:	4d0a      	ldr	r5, [pc, #40]	@ (8002034 <__libc_init_array+0x40>)
 800200c:	4c0a      	ldr	r4, [pc, #40]	@ (8002038 <__libc_init_array+0x44>)
 800200e:	1b64      	subs	r4, r4, r5
 8002010:	10a4      	asrs	r4, r4, #2
 8002012:	42a6      	cmp	r6, r4
 8002014:	d105      	bne.n	8002022 <__libc_init_array+0x2e>
 8002016:	bd70      	pop	{r4, r5, r6, pc}
 8002018:	f855 3b04 	ldr.w	r3, [r5], #4
 800201c:	4798      	blx	r3
 800201e:	3601      	adds	r6, #1
 8002020:	e7ee      	b.n	8002000 <__libc_init_array+0xc>
 8002022:	f855 3b04 	ldr.w	r3, [r5], #4
 8002026:	4798      	blx	r3
 8002028:	3601      	adds	r6, #1
 800202a:	e7f2      	b.n	8002012 <__libc_init_array+0x1e>
 800202c:	08002078 	.word	0x08002078
 8002030:	08002078 	.word	0x08002078
 8002034:	08002078 	.word	0x08002078
 8002038:	0800207c 	.word	0x0800207c

0800203c <_init>:
 800203c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800203e:	bf00      	nop
 8002040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002042:	bc08      	pop	{r3}
 8002044:	469e      	mov	lr, r3
 8002046:	4770      	bx	lr

08002048 <_fini>:
 8002048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800204a:	bf00      	nop
 800204c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800204e:	bc08      	pop	{r3}
 8002050:	469e      	mov	lr, r3
 8002052:	4770      	bx	lr
