#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Dec  4 20:08:57 2018
# Process ID: 11644
# Current directory: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24892 W:\win\ELEC3500\lab\lab_9\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 894.914 ; gain = 147.855
update_compile_order -fileset sources_1
update_files -from_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v -to_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v' with file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v'.
update_files -from_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_driver_tb.v -to_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_on_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_on_tb.v' with file 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_driver_tb.v'.
close [ open W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom w ]
add_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom
set_property file_type Verilog [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom]
update_compile_order -fileset sources_1
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom]
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_16b.rom]
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b.rom]
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.207 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Tue Dec  4 21:04:33 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1260.367 ; gain = 0.160
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=226...
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio(tb=1)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 0
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 1
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 2
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 3
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 4
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 5
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 6
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 7
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 8
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 9
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 10
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 11
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 12
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 13
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 14
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 15
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 16
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 17
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 18
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 19
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 20
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 21
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 22
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 23
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 24
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 25
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 26
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 27
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 28
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 29
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 30
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 31
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 32
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 33
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 34
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 35
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 36
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 37
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 38
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 39
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 40
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 41
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 42
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 43
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 44
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 45
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 46
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 47
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 48
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 49
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 50
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 51
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 52
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 53
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 54
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 55
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 56
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 57
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 58
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 59
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 60
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 61
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 62
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 63
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 64
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 65
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 66
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 67
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 68
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 69
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 70
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 71
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 72
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 73
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 74
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 75
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 76
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 77
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 78
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 79
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 80
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 81
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 82
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 83
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 84
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 85
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 86
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 87
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 88
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 89
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 90
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 91
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 92
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 93
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 94
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 95
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 96
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 97
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 98
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 99
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 100
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 101
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 102
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 103
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 104
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 105
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 106
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 107
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 108
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 109
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 110
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 111
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 112
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 113
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 114
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 115
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 116
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 117
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 118
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 119
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 120
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 121
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 122
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 123
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 124
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 125
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 126
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 127
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 128
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 129
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 130
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 131
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 132
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 133
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 134
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 135
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 136
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 137
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 138
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 139
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 140
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 141
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 142
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 143
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 144
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 145
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 146
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 147
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 148
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 149
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 150
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 151
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 152
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 153
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 154
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 155
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 156
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 157
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 158
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 159
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 160
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 161
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 162
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 163
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 164
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 165
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 166
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 167
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 168
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 169
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 170
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 171
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 172
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 173
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 174
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 175
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 176
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 177
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 178
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 179
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 180
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 181
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 182
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 183
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 184
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 185
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 186
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 187
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 188
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 189
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 190
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 191
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 192
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 193
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 194
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 195
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 196
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 197
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 198
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 199
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 200
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 201
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 202
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 203
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 204
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 205
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 206
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 207
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 208
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 209
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 210
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 211
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 212
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 213
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 214
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 215
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 216
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 217
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 218
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 219
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 220
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 221
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 222
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 223
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 224
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 225
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 226
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 227
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 228
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 229
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 230
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 231
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 232
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 233
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 234
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 235
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 236
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 237
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 238
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 239
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 240
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 241
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 242
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 243
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 244
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 245
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 246
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 247
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 248
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 249
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 250
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 251
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 252
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 253
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 254
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 255
WARNING: Too many words specified in data file music_16b.rom
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.211 ; gain = 19.844
run 10 us
run 10 us
run 10 us
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 3779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'count_to__parameterized0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2211.301 ; gain = 574.402
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2211.375 ; gain = 931.164
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.505 . Memory (MB): peak = 2235.621 ; gain = 6.590
[Tue Dec  4 21:09:45 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2235.621 ; gain = 7.598
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3762 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'count_to__parameterized0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:276]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 2403.324 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 2403.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.117 ; gain = 231.496
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BDDCA
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3170.195 ; gain = 1.227
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec  4 21:18:02 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Tue Dec  4 21:18:02 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3171.738 ; gain = 1.543
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3286.813 ; gain = 113.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
	Parameter ADDR_W bound to: 16 - type: integer 
	Parameter NUM_SMP bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b_amp.rom' is read successfully [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:77]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:115]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:92]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 6 - type: integer 
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:62]
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3425.016 ; gain = 251.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3425.016 ; gain = 251.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3425.016 ; gain = 251.285
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3554.262 ; gain = 380.531
55 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3554.262 ; gain = 382.371
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3554.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
	Parameter ADDR_W bound to: 16 - type: integer 
	Parameter NUM_SMP bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b_amp.rom' is read successfully [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:77]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:115]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:92]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 6 - type: integer 
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:62]
WARNING: [Synth 8-4447] negative replication count -2 - replication ignored [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design pwm_driver has unconnected port duty_in[1]
WARNING: [Synth 8-3331] design pwm_driver has unconnected port duty_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3615.926 ; gain = 61.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3615.926 ; gain = 61.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3615.926 ; gain = 61.664
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3635.609 ; gain = 81.348
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3635.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
	Parameter tb bound to: 0 - type: integer 
	Parameter AUDIO_FROM_FILE bound to: 1 - type: integer 
	Parameter DEBOUNCE_CYCLES bound to: 50000 - type: integer 
	Parameter DEBOUNCE_BITS bound to: 16 - type: integer 
	Parameter DISPL_W bound to: 32 - type: integer 
	Parameter AUDIO_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_audio' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
	Parameter BIT_W bound to: 8 - type: integer 
	Parameter tb bound to: 0 - type: integer 
	Parameter CLK_FRQ bound to: 100000000 - type: integer 
	Parameter SMP_RATE bound to: 44100 - type: integer 
	Parameter CLK_PER_SMP bound to: 2267 - type: integer 
	Parameter ADDR_W bound to: 16 - type: integer 
	Parameter NUM_SMP bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'music_8b_amp.rom' is read successfully [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:77]
INFO: [Synth 8-6157] synthesizing module 'count_to' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 12 - type: integer 
	Parameter COUNT_TO bound to: 2267 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'inc_en' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:108]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized0' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized0' (1#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'addr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:115]
INFO: [Synth 8-6155] done synthesizing module 'read_audio' (2#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/.Xil/Vivado-11644-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized1' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 24 - type: integer 
	Parameter COUNT_TO bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized1' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1Hz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized2' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 14 - type: integer 
	Parameter COUNT_TO bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized2' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'en_1KHz_count' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:92]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized3' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 6 - type: integer 
	Parameter COUNT_TO bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized3' (3#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'sequential_enable' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
	Parameter NUM_EN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_enable' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v:25]
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized4' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 5 - type: integer 
	Parameter COUNT_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized4' (4#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'count_hours' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:61]
INFO: [Synth 8-6157] synthesizing module 'increment_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'increment_driver' (5#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'hours_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hours_to_bcd_encoder' (6#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mins_to_bcd_encoder' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mins_to_bcd_encoder' (7#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (8#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master_controller' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'master_controller' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter CLKS_TO_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized5' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 16 - type: integer 
	Parameter COUNT_TO bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized5' (9#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'cap_samp' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:35]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
	Parameter MUX_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
	Parameter NUM_SEG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'count_to__parameterized6' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
	Parameter COUNT_W bound to: 3 - type: integer 
	Parameter COUNT_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to__parameterized6' (11#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v:23]
WARNING: [Synth 8-350] instance 'disp_ptr_inc' of module 'count_to' requires 5 connections, but only 4 given [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:44]
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (12#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (13#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_driver' [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
	Parameter AUDIO_W bound to: 8 - type: integer 
	Parameter PWM_W bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_driver' (14#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design pwm_driver has unconnected port duty_in[1]
WARNING: [Synth 8-3331] design pwm_driver has unconnected port duty_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3635.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3635.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3635.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/constrs_1/imports/lab9_3_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3689.094 ; gain = 53.484
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.094 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec  4 21:36:31 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Tue Dec  4 21:36:31 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=226...
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio(tb=1)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.094 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3689.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3689.094 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
open_wave_config {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg}
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 0
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 1
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 2
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 3
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 4
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 5
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 6
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 7
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 8
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 9
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 10
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 11
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 12
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 13
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 14
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 15
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 16
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 17
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 18
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 19
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 20
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 21
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 22
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 23
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 24
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 25
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 26
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 27
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 28
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 29
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 30
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 31
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 32
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 33
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 34
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 35
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 36
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 37
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 38
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 39
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 40
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 41
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 42
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 43
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 44
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 45
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 46
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 47
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 48
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 49
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 50
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 51
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 52
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 53
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 54
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 55
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 56
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 57
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 58
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 59
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 60
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 61
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 62
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 63
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 64
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 65
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 66
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 67
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 68
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 69
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 70
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 71
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 72
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 73
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 74
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 75
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 76
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 77
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 78
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 79
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 80
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 81
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 82
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 83
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 84
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 85
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 86
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 87
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 88
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 89
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 90
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 91
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 92
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 93
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 94
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 95
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 96
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 97
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 98
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 99
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 100
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 101
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 102
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 103
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 104
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 105
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 106
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 107
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 108
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 109
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 110
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 111
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 112
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 113
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 114
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 115
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 116
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 117
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 118
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 119
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 120
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 121
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 122
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 123
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 124
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 125
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 126
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 127
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 128
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 129
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 130
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 131
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 132
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 133
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 134
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 135
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 136
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 137
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 138
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 139
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 140
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 141
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 142
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 143
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 144
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 145
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 146
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 147
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 148
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 149
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 150
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 151
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 152
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 153
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 154
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 155
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 156
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 157
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 158
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 159
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 160
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 161
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 162
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 163
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 164
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 165
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 166
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 167
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 168
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 169
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 170
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 171
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 172
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 173
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 174
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 175
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 176
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 177
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 178
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 179
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 180
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 181
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 182
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 183
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 184
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 185
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 186
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 187
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 188
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 189
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 190
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 191
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 192
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 193
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 194
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 195
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 196
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 197
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 198
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 199
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 200
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 201
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 202
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 203
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 204
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 205
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 206
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 207
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 208
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 209
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 210
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 211
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 212
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 213
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 214
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 215
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 216
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 217
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 218
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 219
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 220
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 221
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 222
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 223
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 224
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 225
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 226
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 227
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 228
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 229
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 230
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 231
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 232
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 233
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 234
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 235
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 236
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 237
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 238
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 239
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 240
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 241
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 242
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 243
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 244
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 245
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 246
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 247
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 248
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 249
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 250
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 251
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 252
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 253
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 254
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 255
WARNING: Too many words specified in data file music_16b.rom
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.094 ; gain = 0.000
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.094 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec  4 21:52:07 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Tue Dec  4 21:52:07 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=226...
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio_default
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: music_8b_amp.rom, while loading at index: 46831
WARNING: Too many words specified in data file music_8b_amp.rom
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 0
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 1
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 2
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 3
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 4
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 5
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 6
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 7
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 8
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 9
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 10
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 11
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 12
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 13
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 14
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 15
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 16
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 17
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 18
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 19
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 20
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 21
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 22
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 23
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 24
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 25
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 26
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 27
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 28
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 29
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 30
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 31
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 32
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 33
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 34
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 35
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 36
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 37
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 38
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 39
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 40
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 41
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 42
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 43
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 44
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 45
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 46
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 47
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 48
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 49
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 50
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 51
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 52
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 53
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 54
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 55
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 56
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 57
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 58
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 59
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 60
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 61
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 62
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 63
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 64
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 65
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 66
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 67
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 68
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 69
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 70
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 71
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 72
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 73
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 74
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 75
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 76
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 77
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 78
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 79
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 80
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 81
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 82
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 83
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 84
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 85
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 86
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 87
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 88
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 89
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 90
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 91
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 92
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 93
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 94
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 95
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 96
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 97
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 98
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 99
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 100
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 101
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 102
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 103
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 104
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 105
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 106
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 107
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 108
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 109
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 110
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 111
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 112
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 113
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 114
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 115
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 116
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 117
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 118
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 119
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 120
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 121
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 122
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 123
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 124
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 125
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 126
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 127
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 128
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 129
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 130
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 131
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 132
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 133
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 134
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 135
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 136
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 137
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 138
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 139
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 140
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 141
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 142
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 143
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 144
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 145
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 146
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 147
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 148
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 149
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 150
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 151
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 152
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 153
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 154
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 155
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 156
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 157
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 158
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 159
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 160
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 161
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 162
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 163
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 164
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 165
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 166
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 167
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 168
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 169
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 170
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 171
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 172
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 173
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 174
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 175
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 176
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 177
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 178
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 179
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 180
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 181
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 182
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 183
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 184
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 185
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 186
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 187
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 188
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 189
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 190
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 191
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 192
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 193
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 194
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 195
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 196
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 197
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 198
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 199
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 200
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 201
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 202
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 203
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 204
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 205
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 206
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 207
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 208
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 209
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 210
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 211
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 212
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 213
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 214
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 215
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 216
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 217
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 218
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 219
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 220
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 221
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 222
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 223
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 224
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 225
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 226
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 227
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 228
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 229
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 230
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 231
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 232
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 233
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 234
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 235
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 236
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 237
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 238
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 239
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 240
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 241
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 242
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 243
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 244
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 245
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 246
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 247
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 248
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 249
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 250
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 251
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 252
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 253
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 254
WARNING: Data truncated while reading Datafile: music_16b.rom, while loading at index: 255
WARNING: Too many words specified in data file music_16b.rom
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3689.094 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 0 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
add_force {/audio_tb/ra/addr} -radix hex {1000 0ns} -cancel_after 100
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
set_property top tob_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/audio_tb_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/audio_tb_behav
WARNING: [Vivado 12-4421] Failed to remove directory:W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
reset_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.094 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_wave_config
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

generate_target all [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Tue Dec  4 22:20:04 2018] Launched clk_wiz_0_synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Tue Dec  4 22:20:05 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:10 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:15 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:20 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:31 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:41 2018] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Dec  4 22:20:52 2018] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 460.625 ; gain = 98.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 515.336 ; gain = 153.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 515.336 ; gain = 153.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 515.336 ; gain = 153.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 775.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 775.461 ; gain = 413.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 775.461 ; gain = 413.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 775.461 ; gain = 413.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 775.461 ; gain = 413.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 775.461 ; gain = 413.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 829.160 ; gain = 466.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 829.160 ; gain = 466.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 829.160 ; gain = 466.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     4|
|2     |  inst   |clk_wiz_0_clk_wiz |     4|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 830.363 ; gain = 208.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 830.363 ; gain = 468.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 850.234 ; gain = 499.500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 854.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 22:20:49 2018...
[Tue Dec  4 22:20:52 2018] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 3689.094 ; gain = 0.000
export_simulation -of_objects [get_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hours_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mins_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_wave_gen
INFO: [VRFC 10-2458] undeclared symbol new_frequency, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tob_tb
INFO: [VRFC 10-2458] undeclared symbol audio_en, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:39]
INFO: [VRFC 10-2458] undeclared symbol run_on_sec, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol a_led, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tob_tb_behav xil_defaultlib.tob_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.count_to(COUNT_W=24,COUNT_TO=500...
Compiling module xil_defaultlib.count_to(COUNT_W=14,COUNT_TO=500...
Compiling module xil_defaultlib.count_to(COUNT_W=6,COUNT_TO=59)
Compiling module xil_defaultlib.sequential_enable(NUM_EN=2)
Compiling module xil_defaultlib.count_to(COUNT_W=5,COUNT_TO=23)
Compiling module xil_defaultlib.increment_driver
Compiling module xil_defaultlib.hours_to_bcd_encoder
Compiling module xil_defaultlib.mins_to_bcd_encoder
Compiling module xil_defaultlib.clock_counter
Compiling module xil_defaultlib.master_controller
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=5)
Compiling module xil_defaultlib.debounce(CLKS_TO_COUNT=5)
Compiling module xil_defaultlib.display_mux(MUX_W=31)
Compiling module xil_defaultlib.count_to(COUNT_W=3,COUNT_TO=7)
Compiling module xil_defaultlib.seg_driver_default
Compiling module xil_defaultlib.alarm_driver
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=226...
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio_default
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.top(tb=1,AUDIO_FROM_FILE=20,DEBO...
Compiling module xil_defaultlib.tob_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tob_tb_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/tob_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/tob_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec  4 22:21:49 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  4 22:21:49 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3689.094 ; gain = 0.000
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/audio_tb_behav/xsimk.exe'
ERROR: [Common 17-69] Command failed: ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/audio_tb_behav/xsimk.exe'

launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tob_tb_behav xil_defaultlib.tob_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tob_tb_behav -key {Behavioral:sim_1:Functional:tob_tb} -tclbatch {tob_tb.tcl} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg} -view {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
WARNING: Simulation object /audio_tb/clk was not found in the design.
WARNING: Simulation object /audio_tb/rst was not found in the design.
WARNING: Simulation object /audio_tb/audio_en was not found in the design.
WARNING: Simulation object /audio_tb/audio_out was not found in the design.
WARNING: Simulation object /audio_tb/audio_pwm was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/clk was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/duty_in was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/pwm_out was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/current_duty was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/pwm_ramp was not found in the design.
WARNING: Simulation object /audio_tb/ra/addr was not found in the design.
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
WARNING: Simulation object /audio_tb/clk was not found in the design.
WARNING: Simulation object /audio_tb/rst was not found in the design.
WARNING: Simulation object /audio_tb/audio_en was not found in the design.
WARNING: Simulation object /audio_tb/audio_out was not found in the design.
WARNING: Simulation object /audio_tb/audio_pwm was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/clk was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/duty_in was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/pwm_out was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/current_duty was not found in the design.
WARNING: Simulation object /audio_tb/pwm_d/pwm_ramp was not found in the design.
WARNING: Simulation object /audio_tb/ra/addr was not found in the design.
WARNING: Simulation object /audio_tb/ra/inc_en/m was not found in the design.
source tob_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: music_8b_amp.rom, while loading at index: 46831
WARNING: Too many words specified in data file music_8b_amp.rom
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tob_tb.DUV.clk_wiz.inst.mmcm_adv_inst 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tob_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3689.094 ; gain = 0.000
run 100 us
current_wave_config {audio_tb.wcfg}
audio_tb.wcfg
add_wave {{/tob_tb/clk}} 
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/tob_tb/clk}} 
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/tob_tb/rst}} 
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/tob_tb/rst}} {{/tob_tb/en}} {{/tob_tb/btn_h}} {{/tob_tb/btn_m}} {{/tob_tb/set_time}} {{/tob_tb/set_alarm}} 
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/tob_tb/seg}} 
run 100 us
run 100 us
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3689.094 ; gain = 0.000
current_wave_config {tob_tb_behav.wcfg}
tob_tb_behav.wcfg
add_wave {{/tob_tb/DUV/clk_5MHz}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
WARNING: Data truncated while reading Datafile: music_8b_amp.rom, while loading at index: 46831
WARNING: Too many words specified in data file music_8b_amp.rom
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tob_tb.DUV.clk_wiz.inst.mmcm_adv_inst 
run 100 us
run 100 us
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:02:13 . Memory (MB): peak = 3689.094 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tob_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_16b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b.rom'
INFO: [SIM-utils-43] Exported 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/music_8b_amp.rom'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tob_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hours_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mins_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_wave_gen
INFO: [VRFC 10-2458] undeclared symbol new_frequency, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tob_tb
INFO: [VRFC 10-2458] undeclared symbol audio_en, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:39]
INFO: [VRFC 10-2458] undeclared symbol run_on_sec, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol a_led, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:46]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tob_tb_behav xil_defaultlib.tob_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.count_to(COUNT_W=24,COUNT_TO=500...
Compiling module xil_defaultlib.count_to(COUNT_W=14,COUNT_TO=500...
Compiling module xil_defaultlib.count_to(COUNT_W=6,COUNT_TO=59)
Compiling module xil_defaultlib.sequential_enable(NUM_EN=2)
Compiling module xil_defaultlib.count_to(COUNT_W=5,COUNT_TO=23)
Compiling module xil_defaultlib.increment_driver
Compiling module xil_defaultlib.hours_to_bcd_encoder
Compiling module xil_defaultlib.mins_to_bcd_encoder
Compiling module xil_defaultlib.clock_counter
Compiling module xil_defaultlib.master_controller
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=5)
Compiling module xil_defaultlib.debounce(CLKS_TO_COUNT=5)
Compiling module xil_defaultlib.display_mux(MUX_W=31)
Compiling module xil_defaultlib.count_to(COUNT_W=3,COUNT_TO=7)
Compiling module xil_defaultlib.seg_driver_default
Compiling module xil_defaultlib.alarm_driver
Compiling module xil_defaultlib.count_to(COUNT_W=12,COUNT_TO=226...
Compiling module xil_defaultlib.count_to(COUNT_W=16,COUNT_TO=655...
Compiling module xil_defaultlib.read_audio_default
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.top(tb=1,AUDIO_FROM_FILE=20,DEBO...
Compiling module xil_defaultlib.tob_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tob_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: music_8b_amp.rom, while loading at index: 46831
WARNING: Too many words specified in data file music_8b_amp.rom
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3689.094 ; gain = 0.000
current_sim simulation_2
relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:tob_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:tob_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.094 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Dec  4 22:50:55 2018] Launched synth_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/synth_1/runme.log
[Tue Dec  4 22:50:55 2018] Launched impl_1...
Run output will be captured here: W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.094 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_wave_config {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg}
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 23:00:29 2018...
