|top_level
CLOCK_50 => CLOCK_50.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
VGA_CLK <= vga:u_vga.vga_CLK
VGA_HS <= vga:u_vga.vga_HS
VGA_VS <= vga:u_vga.vga_VS
VGA_BLANK <= vga:u_vga.vga_BLANK
VGA_SYNC <= vga:u_vga.vga_SYNC
VGA_R[0] <= vga:u_vga.vga_R
VGA_R[1] <= vga:u_vga.vga_R
VGA_R[2] <= vga:u_vga.vga_R
VGA_R[3] <= vga:u_vga.vga_R
VGA_R[4] <= vga:u_vga.vga_R
VGA_R[5] <= vga:u_vga.vga_R
VGA_R[6] <= vga:u_vga.vga_R
VGA_R[7] <= vga:u_vga.vga_R
VGA_G[0] <= vga:u_vga.vga_G
VGA_G[1] <= vga:u_vga.vga_G
VGA_G[2] <= vga:u_vga.vga_G
VGA_G[3] <= vga:u_vga.vga_G
VGA_G[4] <= vga:u_vga.vga_G
VGA_G[5] <= vga:u_vga.vga_G
VGA_G[6] <= vga:u_vga.vga_G
VGA_G[7] <= vga:u_vga.vga_G
VGA_B[0] <= vga:u_vga.vga_B
VGA_B[1] <= vga:u_vga.vga_B
VGA_B[2] <= vga:u_vga.vga_B
VGA_B[3] <= vga:u_vga.vga_B
VGA_B[4] <= vga:u_vga.vga_B
VGA_B[5] <= vga:u_vga.vga_B
VGA_B[6] <= vga:u_vga.vga_B
VGA_B[7] <= vga:u_vga.vga_B


|top_level|vga:u_vga
clk_clk => clk_clk.IN2
face_select_face_select[0] => face_select_face_select[0].IN1
face_select_face_select[1] => face_select_face_select[1].IN1
filter_mode_filter_mode[0] => filter_mode_filter_mode[0].IN1
filter_mode_filter_mode[1] => filter_mode_filter_mode[1].IN1
filter_mode_filter_mode[2] => filter_mode_filter_mode[2].IN1
mic_en_mic_en => mic_en_mic_en.IN1
reset_reset_n => _.IN1
vga_CLK <= vga_video_vga_controller_0:video_vga_controller_0.VGA_CLK
vga_HS <= vga_video_vga_controller_0:video_vga_controller_0.VGA_HS
vga_VS <= vga_video_vga_controller_0:video_vga_controller_0.VGA_VS
vga_BLANK <= vga_video_vga_controller_0:video_vga_controller_0.VGA_BLANK
vga_SYNC <= vga_video_vga_controller_0:video_vga_controller_0.VGA_SYNC
vga_R[0] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[1] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[2] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[3] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[4] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[5] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[6] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[7] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_G[0] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[1] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[2] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[3] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[4] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[5] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[6] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[7] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_B[0] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[1] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[2] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[3] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[4] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[5] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[6] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[7] <= vga_video_vga_controller_0:video_vga_controller_0.VGA_B


|top_level|vga:u_vga|vga_face:vga_face_0
clk => pixel_index[0].CLK
clk => pixel_index[1].CLK
clk => pixel_index[2].CLK
clk => pixel_index[3].CLK
clk => pixel_index[4].CLK
clk => pixel_index[5].CLK
clk => pixel_index[6].CLK
clk => pixel_index[7].CLK
clk => pixel_index[8].CLK
clk => pixel_index[9].CLK
clk => pixel_index[10].CLK
clk => pixel_index[11].CLK
clk => pixel_index[12].CLK
clk => pixel_index[13].CLK
clk => pixel_index[14].CLK
clk => pixel_index[15].CLK
clk => pixel_index[16].CLK
clk => pixel_index[17].CLK
clk => pixel_index[18].CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => stewart_q[0].CLK
clk => stewart_q[1].CLK
clk => stewart_q[2].CLK
clk => stewart_q[3].CLK
clk => stewart_q[4].CLK
clk => stewart_q[5].CLK
clk => stewart_q[6].CLK
clk => stewart_q[7].CLK
clk => stewart_q[8].CLK
clk => stewart_q[9].CLK
clk => stewart_q[10].CLK
clk => stewart_q[11].CLK
reset => read_enable.IN1
reset => pixel_index_next[18].OUTPUTSELECT
reset => pixel_index_next[17].OUTPUTSELECT
reset => stewart_face.raddr_a[16].OUTPUTSELECT
reset => stewart_face.raddr_a[15].OUTPUTSELECT
reset => stewart_face.raddr_a[14].OUTPUTSELECT
reset => stewart_face.raddr_a[13].OUTPUTSELECT
reset => stewart_face.raddr_a[12].OUTPUTSELECT
reset => stewart_face.raddr_a[11].OUTPUTSELECT
reset => stewart_face.raddr_a[10].OUTPUTSELECT
reset => stewart_face.raddr_a[9].OUTPUTSELECT
reset => stewart_face.raddr_a[8].OUTPUTSELECT
reset => stewart_face.raddr_a[7].OUTPUTSELECT
reset => stewart_face.raddr_a[6].OUTPUTSELECT
reset => stewart_face.raddr_a[5].OUTPUTSELECT
reset => stewart_face.raddr_a[4].OUTPUTSELECT
reset => stewart_face.raddr_a[3].OUTPUTSELECT
reset => stewart_face.raddr_a[2].OUTPUTSELECT
reset => stewart_face.raddr_a[1].OUTPUTSELECT
reset => stewart_face.raddr_a[0].OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => pixel_index.OUTPUTSELECT
reset => always5.IN0
reset => valid.DATAIN
face_select[0] => ~NO_FANOUT~
face_select[1] => ~NO_FANOUT~
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => data.OUTPUTSELECT
mic_en => always4.IN1
filter_mode[0] => Mux0.IN4
filter_mode[0] => Mux1.IN4
filter_mode[0] => Mux2.IN4
filter_mode[0] => Mux3.IN4
filter_mode[0] => Mux4.IN4
filter_mode[0] => Mux5.IN4
filter_mode[0] => Mux6.IN4
filter_mode[0] => Mux7.IN4
filter_mode[0] => Mux8.IN10
filter_mode[0] => Mux9.IN10
filter_mode[0] => Mux10.IN4
filter_mode[0] => Mux11.IN4
filter_mode[0] => Mux12.IN4
filter_mode[0] => Mux13.IN4
filter_mode[0] => Mux14.IN4
filter_mode[0] => Mux15.IN4
filter_mode[0] => Mux16.IN4
filter_mode[0] => Mux17.IN4
filter_mode[0] => Mux18.IN10
filter_mode[0] => Mux19.IN10
filter_mode[0] => Mux20.IN4
filter_mode[0] => Mux21.IN4
filter_mode[0] => Mux22.IN4
filter_mode[0] => Mux23.IN4
filter_mode[0] => Mux24.IN4
filter_mode[0] => Mux25.IN4
filter_mode[0] => Mux26.IN4
filter_mode[0] => Mux27.IN4
filter_mode[0] => Mux28.IN10
filter_mode[0] => Mux29.IN10
filter_mode[1] => Mux0.IN3
filter_mode[1] => Mux1.IN3
filter_mode[1] => Mux2.IN3
filter_mode[1] => Mux3.IN3
filter_mode[1] => Mux4.IN3
filter_mode[1] => Mux5.IN3
filter_mode[1] => Mux6.IN3
filter_mode[1] => Mux7.IN3
filter_mode[1] => Mux8.IN9
filter_mode[1] => Mux9.IN9
filter_mode[1] => Mux10.IN3
filter_mode[1] => Mux11.IN3
filter_mode[1] => Mux12.IN3
filter_mode[1] => Mux13.IN3
filter_mode[1] => Mux14.IN3
filter_mode[1] => Mux15.IN3
filter_mode[1] => Mux16.IN3
filter_mode[1] => Mux17.IN3
filter_mode[1] => Mux18.IN9
filter_mode[1] => Mux19.IN9
filter_mode[1] => Mux20.IN3
filter_mode[1] => Mux21.IN3
filter_mode[1] => Mux22.IN3
filter_mode[1] => Mux23.IN3
filter_mode[1] => Mux24.IN3
filter_mode[1] => Mux25.IN3
filter_mode[1] => Mux26.IN3
filter_mode[1] => Mux27.IN3
filter_mode[1] => Mux28.IN9
filter_mode[1] => Mux29.IN9
filter_mode[2] => Mux0.IN2
filter_mode[2] => Mux1.IN2
filter_mode[2] => Mux2.IN2
filter_mode[2] => Mux3.IN2
filter_mode[2] => Mux4.IN2
filter_mode[2] => Mux5.IN2
filter_mode[2] => Mux6.IN2
filter_mode[2] => Mux7.IN2
filter_mode[2] => Mux8.IN8
filter_mode[2] => Mux9.IN8
filter_mode[2] => Mux10.IN2
filter_mode[2] => Mux11.IN2
filter_mode[2] => Mux12.IN2
filter_mode[2] => Mux13.IN2
filter_mode[2] => Mux14.IN2
filter_mode[2] => Mux15.IN2
filter_mode[2] => Mux16.IN2
filter_mode[2] => Mux17.IN2
filter_mode[2] => Mux18.IN8
filter_mode[2] => Mux19.IN8
filter_mode[2] => Mux20.IN2
filter_mode[2] => Mux21.IN2
filter_mode[2] => Mux22.IN2
filter_mode[2] => Mux23.IN2
filter_mode[2] => Mux24.IN2
filter_mode[2] => Mux25.IN2
filter_mode[2] => Mux26.IN2
filter_mode[2] => Mux27.IN2
filter_mode[2] => Mux28.IN8
filter_mode[2] => Mux29.IN8
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
startofpacket <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
valid <= reset.DB_MAX_OUTPUT_PORT_TYPE
ready => always5.IN1


|top_level|vga:u_vga|vga_video_pll_0:video_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
vga_clk_clk <= altera_up_altpll:video_pll.outclk1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll
refclk => refclk.IN1
reset => ~NO_FANOUT~
outclk0 <= altpll:PLL_for_DE_Series_Boards.clk
outclk1 <= altpll:PLL_for_DE_Series_Boards.clk
outclk2 <= altpll:PLL_for_DE_Series_Boards.clk
locked <= altpll:PLL_for_DE_Series_Boards.locked


|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
inclk[0] => altpll_8fb2:auto_generated.inclk[0]
inclk[1] => altpll_8fb2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_8fb2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_multiply_height:Multiply_Height.stream_in_ready
stream_out_channel[0] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_channel
stream_out_data[0] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[16] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[17] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[18] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[19] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[20] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[21] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[22] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[23] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[24] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[25] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[26] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[27] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[28] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[29] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_valid


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => fifo_data_in.DATAA
stream_in_data[1] => fifo_data_in.DATAA
stream_in_data[2] => fifo_data_in.DATAA
stream_in_data[3] => fifo_data_in.DATAA
stream_in_data[4] => fifo_data_in.DATAA
stream_in_data[5] => fifo_data_in.DATAA
stream_in_data[6] => fifo_data_in.DATAA
stream_in_data[7] => fifo_data_in.DATAA
stream_in_data[8] => fifo_data_in.DATAA
stream_in_data[9] => fifo_data_in.DATAA
stream_in_data[10] => fifo_data_in.DATAA
stream_in_data[11] => fifo_data_in.DATAA
stream_in_data[12] => fifo_data_in.DATAA
stream_in_data[13] => fifo_data_in.DATAA
stream_in_data[14] => fifo_data_in.DATAA
stream_in_data[15] => fifo_data_in.DATAA
stream_in_data[16] => fifo_data_in.DATAA
stream_in_data[17] => fifo_data_in.DATAA
stream_in_data[18] => fifo_data_in.DATAA
stream_in_data[19] => fifo_data_in.DATAA
stream_in_data[20] => fifo_data_in.DATAA
stream_in_data[21] => fifo_data_in.DATAA
stream_in_data[22] => fifo_data_in.DATAA
stream_in_data[23] => fifo_data_in.DATAA
stream_in_data[24] => fifo_data_in.DATAA
stream_in_data[25] => fifo_data_in.DATAA
stream_in_data[26] => fifo_data_in.DATAA
stream_in_data[27] => fifo_data_in.DATAA
stream_in_data[28] => fifo_data_in.DATAA
stream_in_data[29] => fifo_data_in.DATAA
stream_in_startofpacket => always3.IN1
stream_in_startofpacket => fifo_data_in.DATAA
stream_in_endofpacket => fifo_data_in.DATAA
stream_in_valid => always3.IN1
stream_in_valid => fifo_write.IN1
stream_out_ready => always2.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_channel[0] <= stream_out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
data[0] => scfifo_ci31:auto_generated.data[0]
data[1] => scfifo_ci31:auto_generated.data[1]
data[2] => scfifo_ci31:auto_generated.data[2]
data[3] => scfifo_ci31:auto_generated.data[3]
data[4] => scfifo_ci31:auto_generated.data[4]
data[5] => scfifo_ci31:auto_generated.data[5]
data[6] => scfifo_ci31:auto_generated.data[6]
data[7] => scfifo_ci31:auto_generated.data[7]
data[8] => scfifo_ci31:auto_generated.data[8]
data[9] => scfifo_ci31:auto_generated.data[9]
data[10] => scfifo_ci31:auto_generated.data[10]
data[11] => scfifo_ci31:auto_generated.data[11]
data[12] => scfifo_ci31:auto_generated.data[12]
data[13] => scfifo_ci31:auto_generated.data[13]
data[14] => scfifo_ci31:auto_generated.data[14]
data[15] => scfifo_ci31:auto_generated.data[15]
data[16] => scfifo_ci31:auto_generated.data[16]
data[17] => scfifo_ci31:auto_generated.data[17]
data[18] => scfifo_ci31:auto_generated.data[18]
data[19] => scfifo_ci31:auto_generated.data[19]
data[20] => scfifo_ci31:auto_generated.data[20]
data[21] => scfifo_ci31:auto_generated.data[21]
data[22] => scfifo_ci31:auto_generated.data[22]
data[23] => scfifo_ci31:auto_generated.data[23]
data[24] => scfifo_ci31:auto_generated.data[24]
data[25] => scfifo_ci31:auto_generated.data[25]
data[26] => scfifo_ci31:auto_generated.data[26]
data[27] => scfifo_ci31:auto_generated.data[27]
data[28] => scfifo_ci31:auto_generated.data[28]
data[29] => scfifo_ci31:auto_generated.data[29]
data[30] => scfifo_ci31:auto_generated.data[30]
data[31] => scfifo_ci31:auto_generated.data[31]
q[0] <= scfifo_ci31:auto_generated.q[0]
q[1] <= scfifo_ci31:auto_generated.q[1]
q[2] <= scfifo_ci31:auto_generated.q[2]
q[3] <= scfifo_ci31:auto_generated.q[3]
q[4] <= scfifo_ci31:auto_generated.q[4]
q[5] <= scfifo_ci31:auto_generated.q[5]
q[6] <= scfifo_ci31:auto_generated.q[6]
q[7] <= scfifo_ci31:auto_generated.q[7]
q[8] <= scfifo_ci31:auto_generated.q[8]
q[9] <= scfifo_ci31:auto_generated.q[9]
q[10] <= scfifo_ci31:auto_generated.q[10]
q[11] <= scfifo_ci31:auto_generated.q[11]
q[12] <= scfifo_ci31:auto_generated.q[12]
q[13] <= scfifo_ci31:auto_generated.q[13]
q[14] <= scfifo_ci31:auto_generated.q[14]
q[15] <= scfifo_ci31:auto_generated.q[15]
q[16] <= scfifo_ci31:auto_generated.q[16]
q[17] <= scfifo_ci31:auto_generated.q[17]
q[18] <= scfifo_ci31:auto_generated.q[18]
q[19] <= scfifo_ci31:auto_generated.q[19]
q[20] <= scfifo_ci31:auto_generated.q[20]
q[21] <= scfifo_ci31:auto_generated.q[21]
q[22] <= scfifo_ci31:auto_generated.q[22]
q[23] <= scfifo_ci31:auto_generated.q[23]
q[24] <= scfifo_ci31:auto_generated.q[24]
q[25] <= scfifo_ci31:auto_generated.q[25]
q[26] <= scfifo_ci31:auto_generated.q[26]
q[27] <= scfifo_ci31:auto_generated.q[27]
q[28] <= scfifo_ci31:auto_generated.q[28]
q[29] <= scfifo_ci31:auto_generated.q[29]
q[30] <= scfifo_ci31:auto_generated.q[30]
q[31] <= scfifo_ci31:auto_generated.q[31]
wrreq => scfifo_ci31:auto_generated.wrreq
rdreq => scfifo_ci31:auto_generated.rdreq
clock => scfifo_ci31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ci31:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ci31:auto_generated.empty
full <= scfifo_ci31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated
clock => a_dpfifo_v931:dpfifo.clock
data[0] => a_dpfifo_v931:dpfifo.data[0]
data[1] => a_dpfifo_v931:dpfifo.data[1]
data[2] => a_dpfifo_v931:dpfifo.data[2]
data[3] => a_dpfifo_v931:dpfifo.data[3]
data[4] => a_dpfifo_v931:dpfifo.data[4]
data[5] => a_dpfifo_v931:dpfifo.data[5]
data[6] => a_dpfifo_v931:dpfifo.data[6]
data[7] => a_dpfifo_v931:dpfifo.data[7]
data[8] => a_dpfifo_v931:dpfifo.data[8]
data[9] => a_dpfifo_v931:dpfifo.data[9]
data[10] => a_dpfifo_v931:dpfifo.data[10]
data[11] => a_dpfifo_v931:dpfifo.data[11]
data[12] => a_dpfifo_v931:dpfifo.data[12]
data[13] => a_dpfifo_v931:dpfifo.data[13]
data[14] => a_dpfifo_v931:dpfifo.data[14]
data[15] => a_dpfifo_v931:dpfifo.data[15]
data[16] => a_dpfifo_v931:dpfifo.data[16]
data[17] => a_dpfifo_v931:dpfifo.data[17]
data[18] => a_dpfifo_v931:dpfifo.data[18]
data[19] => a_dpfifo_v931:dpfifo.data[19]
data[20] => a_dpfifo_v931:dpfifo.data[20]
data[21] => a_dpfifo_v931:dpfifo.data[21]
data[22] => a_dpfifo_v931:dpfifo.data[22]
data[23] => a_dpfifo_v931:dpfifo.data[23]
data[24] => a_dpfifo_v931:dpfifo.data[24]
data[25] => a_dpfifo_v931:dpfifo.data[25]
data[26] => a_dpfifo_v931:dpfifo.data[26]
data[27] => a_dpfifo_v931:dpfifo.data[27]
data[28] => a_dpfifo_v931:dpfifo.data[28]
data[29] => a_dpfifo_v931:dpfifo.data[29]
data[30] => a_dpfifo_v931:dpfifo.data[30]
data[31] => a_dpfifo_v931:dpfifo.data[31]
empty <= a_dpfifo_v931:dpfifo.empty
full <= a_dpfifo_v931:dpfifo.full
q[0] <= a_dpfifo_v931:dpfifo.q[0]
q[1] <= a_dpfifo_v931:dpfifo.q[1]
q[2] <= a_dpfifo_v931:dpfifo.q[2]
q[3] <= a_dpfifo_v931:dpfifo.q[3]
q[4] <= a_dpfifo_v931:dpfifo.q[4]
q[5] <= a_dpfifo_v931:dpfifo.q[5]
q[6] <= a_dpfifo_v931:dpfifo.q[6]
q[7] <= a_dpfifo_v931:dpfifo.q[7]
q[8] <= a_dpfifo_v931:dpfifo.q[8]
q[9] <= a_dpfifo_v931:dpfifo.q[9]
q[10] <= a_dpfifo_v931:dpfifo.q[10]
q[11] <= a_dpfifo_v931:dpfifo.q[11]
q[12] <= a_dpfifo_v931:dpfifo.q[12]
q[13] <= a_dpfifo_v931:dpfifo.q[13]
q[14] <= a_dpfifo_v931:dpfifo.q[14]
q[15] <= a_dpfifo_v931:dpfifo.q[15]
q[16] <= a_dpfifo_v931:dpfifo.q[16]
q[17] <= a_dpfifo_v931:dpfifo.q[17]
q[18] <= a_dpfifo_v931:dpfifo.q[18]
q[19] <= a_dpfifo_v931:dpfifo.q[19]
q[20] <= a_dpfifo_v931:dpfifo.q[20]
q[21] <= a_dpfifo_v931:dpfifo.q[21]
q[22] <= a_dpfifo_v931:dpfifo.q[22]
q[23] <= a_dpfifo_v931:dpfifo.q[23]
q[24] <= a_dpfifo_v931:dpfifo.q[24]
q[25] <= a_dpfifo_v931:dpfifo.q[25]
q[26] <= a_dpfifo_v931:dpfifo.q[26]
q[27] <= a_dpfifo_v931:dpfifo.q[27]
q[28] <= a_dpfifo_v931:dpfifo.q[28]
q[29] <= a_dpfifo_v931:dpfifo.q[29]
q[30] <= a_dpfifo_v931:dpfifo.q[30]
q[31] <= a_dpfifo_v931:dpfifo.q[31]
rdreq => a_dpfifo_v931:dpfifo.rreq
sclr => a_dpfifo_v931:dpfifo.sclr
wrreq => a_dpfifo_v931:dpfifo.wreq


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo
clock => altsyncram_5tb1:FIFOram.clock0
clock => cntr_1ab:rd_ptr_msb.clock
clock => cntr_ea7:usedw_counter.clock
clock => cntr_2ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_5tb1:FIFOram.data_a[0]
data[1] => altsyncram_5tb1:FIFOram.data_a[1]
data[2] => altsyncram_5tb1:FIFOram.data_a[2]
data[3] => altsyncram_5tb1:FIFOram.data_a[3]
data[4] => altsyncram_5tb1:FIFOram.data_a[4]
data[5] => altsyncram_5tb1:FIFOram.data_a[5]
data[6] => altsyncram_5tb1:FIFOram.data_a[6]
data[7] => altsyncram_5tb1:FIFOram.data_a[7]
data[8] => altsyncram_5tb1:FIFOram.data_a[8]
data[9] => altsyncram_5tb1:FIFOram.data_a[9]
data[10] => altsyncram_5tb1:FIFOram.data_a[10]
data[11] => altsyncram_5tb1:FIFOram.data_a[11]
data[12] => altsyncram_5tb1:FIFOram.data_a[12]
data[13] => altsyncram_5tb1:FIFOram.data_a[13]
data[14] => altsyncram_5tb1:FIFOram.data_a[14]
data[15] => altsyncram_5tb1:FIFOram.data_a[15]
data[16] => altsyncram_5tb1:FIFOram.data_a[16]
data[17] => altsyncram_5tb1:FIFOram.data_a[17]
data[18] => altsyncram_5tb1:FIFOram.data_a[18]
data[19] => altsyncram_5tb1:FIFOram.data_a[19]
data[20] => altsyncram_5tb1:FIFOram.data_a[20]
data[21] => altsyncram_5tb1:FIFOram.data_a[21]
data[22] => altsyncram_5tb1:FIFOram.data_a[22]
data[23] => altsyncram_5tb1:FIFOram.data_a[23]
data[24] => altsyncram_5tb1:FIFOram.data_a[24]
data[25] => altsyncram_5tb1:FIFOram.data_a[25]
data[26] => altsyncram_5tb1:FIFOram.data_a[26]
data[27] => altsyncram_5tb1:FIFOram.data_a[27]
data[28] => altsyncram_5tb1:FIFOram.data_a[28]
data[29] => altsyncram_5tb1:FIFOram.data_a[29]
data[30] => altsyncram_5tb1:FIFOram.data_a[30]
data[31] => altsyncram_5tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5tb1:FIFOram.q_b[0]
q[1] <= altsyncram_5tb1:FIFOram.q_b[1]
q[2] <= altsyncram_5tb1:FIFOram.q_b[2]
q[3] <= altsyncram_5tb1:FIFOram.q_b[3]
q[4] <= altsyncram_5tb1:FIFOram.q_b[4]
q[5] <= altsyncram_5tb1:FIFOram.q_b[5]
q[6] <= altsyncram_5tb1:FIFOram.q_b[6]
q[7] <= altsyncram_5tb1:FIFOram.q_b[7]
q[8] <= altsyncram_5tb1:FIFOram.q_b[8]
q[9] <= altsyncram_5tb1:FIFOram.q_b[9]
q[10] <= altsyncram_5tb1:FIFOram.q_b[10]
q[11] <= altsyncram_5tb1:FIFOram.q_b[11]
q[12] <= altsyncram_5tb1:FIFOram.q_b[12]
q[13] <= altsyncram_5tb1:FIFOram.q_b[13]
q[14] <= altsyncram_5tb1:FIFOram.q_b[14]
q[15] <= altsyncram_5tb1:FIFOram.q_b[15]
q[16] <= altsyncram_5tb1:FIFOram.q_b[16]
q[17] <= altsyncram_5tb1:FIFOram.q_b[17]
q[18] <= altsyncram_5tb1:FIFOram.q_b[18]
q[19] <= altsyncram_5tb1:FIFOram.q_b[19]
q[20] <= altsyncram_5tb1:FIFOram.q_b[20]
q[21] <= altsyncram_5tb1:FIFOram.q_b[21]
q[22] <= altsyncram_5tb1:FIFOram.q_b[22]
q[23] <= altsyncram_5tb1:FIFOram.q_b[23]
q[24] <= altsyncram_5tb1:FIFOram.q_b[24]
q[25] <= altsyncram_5tb1:FIFOram.q_b[25]
q[26] <= altsyncram_5tb1:FIFOram.q_b[26]
q[27] <= altsyncram_5tb1:FIFOram.q_b[27]
q[28] <= altsyncram_5tb1:FIFOram.q_b[28]
q[29] <= altsyncram_5tb1:FIFOram.q_b[29]
q[30] <= altsyncram_5tb1:FIFOram.q_b[30]
q[31] <= altsyncram_5tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_1ab:rd_ptr_msb.sclr
sclr => cntr_ea7:usedw_counter.sclr
sclr => cntr_2ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_5tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ea7:usedw_counter.updown
wreq => cntr_2ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
clk => enlarge_width_counter[0].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
clk => stream_out_channel[0]~reg0.CLK
reset => stream_out_channel.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => enlarge_width_counter.OUTPUTSELECT
stream_in_channel[0] => ~NO_FANOUT~
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_data[24] => data.DATAB
stream_in_data[25] => data.DATAB
stream_in_data[26] => data.DATAB
stream_in_data[27] => data.DATAB
stream_in_data[28] => data.DATAB
stream_in_data[29] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_channel[0] <= stream_out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.in_ready
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_channel[0] => in_0_channel[0].IN1
in_0_channel[1] => in_0_channel[1].IN1
out_0_data[0] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[1] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[2] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[3] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[4] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[5] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[6] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[7] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[8] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[9] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[10] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[11] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[12] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[13] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[14] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[15] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[16] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[17] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[18] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[19] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[20] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[21] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[22] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[23] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[24] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[25] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[26] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[27] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[28] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_data[29] <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_data
out_0_valid <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_startofpacket <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_startofpacket
out_0_endofpacket <= vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0.out_endofpacket


|top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_channel[0] => ~NO_FANOUT~
in_channel[1] => ~NO_FANOUT~
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_level|vga:u_vga|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_level|vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_level|vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


