Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 10 20:09:50 2021
| Host         : jedla running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.379        0.000                      0                 3297        0.038        0.000                      0                 3297        3.020        0.000                       0                  1650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.379        0.000                      0                 3289        0.038        0.000                      0                 3289        3.020        0.000                       0                  1650  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.842        0.000                      0                    8        1.166        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.962ns (32.615%)  route 4.054ns (67.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.189     8.369    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y98         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.528     9.046    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.655    10.834    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.129    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.425    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.931ns (32.783%)  route 3.959ns (67.217%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          0.999     8.178    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.119     8.297 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_1/O
                         net (fo=8, routed)           0.624     8.921    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.654    10.833    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[24]/C
                         clock pessimism              0.129    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.424    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[24]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.931ns (32.783%)  route 3.959ns (67.217%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.683     6.048    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.150     6.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.653     6.851    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.328     7.179 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          0.999     8.178    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y99         LUT5 (Prop_lut5_I0_O)        0.119     8.297 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_1/O
                         net (fo=8, routed)           0.624     8.921    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.654    10.833    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
                         clock pessimism              0.129    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.413    10.424    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[25]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.226ns (47.126%)  route 0.254ns (52.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.557     0.893    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[12]/Q
                         net (fo=1, routed)           0.254     1.274    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg_n_0_[12]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.098     1.372 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[41]_i_1/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[41]_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.911     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[41]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.291ns (58.161%)  route 0.209ns (41.839%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.557     0.893    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4_reg[23]/Q
                         net (fo=2, routed)           0.209     1.230    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[15]_0[23]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.328 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata[23]_i_3/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata[23]_i_3_n_0
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.393 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X37Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.911     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.900%)  route 0.275ns (66.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.275     1.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.359    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.427%)  route 0.156ns (45.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.639     0.975    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[74]/Q
                         net (fo=3, routed)           0.156     1.272    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg_n_0_[74]
    SLICE_X43Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.317 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[23]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[23]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.142     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.123     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.250ns (62.242%)  route 0.152ns (37.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.641     0.977    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[34]/Q
                         net (fo=1, routed)           0.152     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg_n_0_[34]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.102     1.379 r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[63]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key[63]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.826     1.192    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[63]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.131     1.288    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.169     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X45Y99    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         8.000       7.000      SLICE_X45Y99    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y99    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y99    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y99    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X39Y102   design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y102   design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y102   design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X39Y102   design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[16]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.610ns (17.708%)  route 2.835ns (82.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.973     6.386    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.653    10.832    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.608    10.228    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.610ns (17.708%)  route 2.835ns (82.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.973     6.386    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.653    10.832    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.608    10.228    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.610ns (17.708%)  route 2.835ns (82.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.973     6.386    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.653    10.832    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.608    10.228    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.610ns (18.155%)  route 2.750ns (81.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.889     6.301    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.479    10.658    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X44Y99         FDCE (Recov_fdce_C_CLR)     -0.608    10.188    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.610ns (18.155%)  route 2.750ns (81.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.889     6.301    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.479    10.658    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X44Y99         FDCE (Recov_fdce_C_CLR)     -0.608    10.188    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.610ns (18.155%)  route 2.750ns (81.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.889     6.301    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.479    10.658    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X44Y99         FDCE (Recov_fdce_C_CLR)     -0.608    10.188    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.610ns (18.178%)  route 2.746ns (81.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.884     6.297    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X45Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.479    10.658    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X45Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.608    10.188    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.610ns (18.178%)  route 2.746ns (81.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.647     2.941    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.861     4.258    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.154     4.412 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         1.884     6.297    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X45Y99         FDPE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        1.479    10.658    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X45Y99         FDPE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/C
                         clock pessimism              0.263    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X45Y99         FDPE (Recov_fdpe_C_PRE)     -0.562    10.234    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  3.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.184ns (13.502%)  route 1.179ns (86.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.843     2.251    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.911     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDCE (Remov_fdce_C_CLR)     -0.157     1.085    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.184ns (13.502%)  route 1.179ns (86.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.843     2.251    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.911     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDCE (Remov_fdce_C_CLR)     -0.157     1.085    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.184ns (13.502%)  route 1.179ns (86.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.843     2.251    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y100        FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.911     1.277    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDCE (Remov_fdce_C_CLR)     -0.157     1.085    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.184ns (13.613%)  route 1.168ns (86.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.832     2.240    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X45Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X45Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X45Y99         FDCE (Remov_fdce_C_CLR)     -0.157     0.752    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.184ns (13.613%)  route 1.168ns (86.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.832     2.240    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X45Y99         FDPE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X45Y99         FDPE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/C
                         clock pessimism             -0.282     0.909    
    SLICE_X45Y99         FDPE (Remov_fdpe_C_PRE)     -0.160     0.749    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.184ns (13.569%)  route 1.172ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.837     2.245    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X44Y99         FDCE (Remov_fdce_C_CLR)     -0.157     0.752    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.184ns (13.569%)  route 1.172ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.837     2.245    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X44Y99         FDCE (Remov_fdce_C_CLR)     -0.157     0.752    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.184ns (13.569%)  route 1.172ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.553     0.889    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          0.335     1.365    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aresetn
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.043     1.408 f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_awready_i_1/O
                         net (fo=212, routed)         0.837     2.245    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X44Y99         FDCE                                         f  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1650, routed)        0.825     1.191    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X44Y99         FDCE                                         r  design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X44Y99         FDCE (Remov_fdce_C_CLR)     -0.157     0.752    design_1_i/LBlock_wrapper/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.493    





