Generating HDL for page 16.13.06.1 ADDER MATRIX Q8-ACC at 9/29/2020 10:58:14 AM
Note: DOT Function at 2D has input level(s) of B, and output level(s) of B, Logic Function set to AND
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of MB_ADD_AQ0,MB_ADD_BQ8
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of MB_ADD_AQ2,MB_ADD_BQ6
	and logic function of NOR
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_DOT_2D
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_A
	and inputs of OUT_4A_B,OUT_4C_C
	and logic function of NOR
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of MB_ADD_AQ4,MB_ADD_BQ4
	and logic function of NOR
Generating Statement for block at 2E with output pin(s) of OUT_2E_C
	and inputs of OUT_4E_D,OUT_4G_B,OUT_4I_C
	and logic function of NOR
Generating Statement for block at 4G with output pin(s) of OUT_4G_B
	and inputs of MB_ADD_AQ6,MB_ADD_BQ2
	and logic function of NOR
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of MB_ADD_AQ8,MB_ADD_BQ0
	and logic function of NOR
Generating Statement for block at 2D with output pin(s) of OUT_DOT_2D, OUT_DOT_2D
	and inputs of OUT_2D_A,OUT_2E_C
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal PS_ADDER_MX_Q8
	from gate output OUT_1C_A
Generating output sheet edge signal assignment to 
	signal MB_ADDER_MX_Q8
	from gate output OUT_DOT_2D
