# Mon Oct 28 15:57:23 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 281MB peak: 281MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":52:28:52:28|Tristate driver TrigMonAdcs_1 (in view: work.Main(architecture_main)) on net TrigMonAdcs_1 (in view: work.Main(architecture_main)) has its enable tied to GND.
@N: MO111 :|Tristate driver TrigMonAdcs_t (in view: work.FineSteeringMirror(verilog)) on net TrigMonAdcs (in view: work.FineSteeringMirror(verilog)) has its enable tied to GND.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v":461:9:461:20|Removing instance FineSteeringMirror_sb_0.SYSRESET_POR (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v":347:0:347:11|Removing instance FineSteeringMirror_sb_0.CORERESETP_0 (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":346:2:346:3|Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance RxAv (in view: work.UartRxRaw_1(behaviour)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd":141:2:141:3|Removing sequential instance SpiExtBusReadReady (in view: work.SpiExtBusPorts_102000000(spiextbus)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 284MB peak: 284MB)

@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":54:65:54:65|Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Found counter in view:work.Main(architecture_main) instance ltc2378.SamplesAveraged[15:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance UartLabBitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd":96:2:96:3|Found counter in view:work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual) instance ClkDiv[6:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":55:2:55:3|Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[10:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":55:2:55:3|Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 287MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 311MB peak: 311MB)

NConnInternalConnection caching is on
@W: BN114 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Removing instance Main_0.RS422_Rx2.UartFifo.fifo_i.ram_ram_0_0 (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance Main_0.RS422_Rx2.UartFifo.fifo_i.waddr_r[9:0] (in view: work.FineSteeringMirror(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance Main_0.RS422_Rx2.UartFifo.fifo_i.raddr_r[9:0] (in view: work.FineSteeringMirror(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[7] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[6] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[5] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[4] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[3] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[2] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[1] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[0] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[7] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[6] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[5] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[4] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[3] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[2] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[1] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[0] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 317MB peak: 317MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 317MB peak: 317MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 317MB peak: 317MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 317MB peak: 317MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 317MB peak: 317MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 320MB peak: 320MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		     0.44ns		2303 /      2118
   2		0h:00m:07s		     0.44ns		2243 /      2118
   3		0h:00m:07s		     0.52ns		2242 /      2118
   4		0h:00m:07s		     0.52ns		2242 /      2118
@N: FP130 |Promoting Net Main_0.shot_i_arst on CLKINT  I_314 
@N: FP130 |Promoting Net Main_0.SpiRst_arst on CLKINT  I_315 
@N: FP130 |Promoting Net Main_0.ltc2378.shot_i_arst_0 on CLKINT  I_316 
@N: FP130 |Promoting Net Main_0.UartLabFifoReset_i_arst on CLKINT  I_317 
@N: FP130 |Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_318 
@N: FP130 |Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_319 
@N: FP130 |Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_320 
@N: FP130 |Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_321 
@N: FP130 |Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_322 
@N: FP130 |Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_323 
@N: FP130 |Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_324 
@N: FP130 |Promoting Net Main_0.UartClk3 on CLKINT  I_325 
@N: FP130 |Promoting Net Main_0.UartClk1 on CLKINT  I_326 
@N: FP130 |Promoting Net Main_0.UartClkLab on CLKINT  I_327 
@N: FP130 |Promoting Net Main_0.UartClk0 on CLKINT  I_328 
@N: FP130 |Promoting Net Main_0.Ext_i.SpiRst_arst on CLKINT  I_329 
@N: FP130 |Promoting Net Main_0.ExtAddrInUart.UartClk on CLKINT  I_330 
@N: FP130 |Promoting Net Main_0.UartClk2 on CLKINT  I_331 
@N: FP130 |Promoting Net Main_0.UartTxClkLab on CLKINT  I_332 
@N: FP130 |Promoting Net Main_0.UartTxClk3 on CLKINT  I_333 
@N: FP130 |Promoting Net Main_0.UartTxClk2 on CLKINT  I_334 
@N: FP130 |Promoting Net Main_0.UartTxClk1 on CLKINT  I_335 
@N: FP130 |Promoting Net Main_0.UartTxClk0 on CLKINT  I_336 
@N: FP130 |Promoting Net Main_0.ExtAddrOutUart.SpiExtBusAddrTxdClock on CLKINT  I_337 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 338MB peak: 338MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 339MB peak: 339MB)

@N: MT611 :|Automatically generated clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:10s; Memory used current: 339MB peak: 339MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:10s; Memory used current: 339MB peak: 339MB)


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 339MB peak: 339MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/synthesis/synwork/FineSteeringMirror_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 339MB peak: 339MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 339MB peak: 339MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 339MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 339MB peak: 339MB)

@W: MT246 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.ExtAddrInUart.UartClkDiv.div_i_5.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.ExtAddrOutUart.SpiExtBusAddrTxdClockDiv.div_i.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartLabTxBitClockDiv.div_i_4.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartLabBitClockDiv.clko_i_1.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_3.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_3.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i_1.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_2.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i_0.
@W: MT420 |Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FineSteeringMirror_sb_0.CCC_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Oct 28 15:57:36 2024
#


Top view:               FineSteeringMirror
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/designer/FineSteeringMirror/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.444

                                                                                          Requested     Estimated     Requested     Estimated               Clock        Clock                 
Starting Clock                                                                            Frequency     Frequency     Period        Period        Slack     Type         Group                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                                                  51.0 MHz      NA            19.608        NA            NA        virtual      default_clkgroup      
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_4 
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_6 
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_8 
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_10
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_12
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     183.6 MHz     10.000        5.447         4.553     inferred     Inferred_clkgroup_0_2 
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     Inferred_clkgroup_0_3 
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                             100.0 MHz     138.4 MHz     10.000        7.224         2.776     inferred     Inferred_clkgroup_0_1 
FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock                                   100.0 MHz     116.9 MHz     10.000        8.556         1.444     inferred     Inferred_clkgroup_0_14
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     Inferred_clkgroup_0_5 
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     Inferred_clkgroup_0_7 
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     222.1 MHz     10.000        4.502         5.498     inferred     Inferred_clkgroup_0_9 
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     Inferred_clkgroup_0_11
VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     Inferred_clkgroup_0_13
System                                                                                    100.0 MHz     272.7 MHz     10.000        3.667         6.333     system       system_clkgroup       
===============================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                               Ending                                                                                 |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                 System                                                                                 |  10.000      6.333  |  No paths    -      |  10.000      6.784  |  No paths    -    
System                                                                                 FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  10.000      6.439  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          System                                                                                 |  10.000      6.739  |  No paths    -      |  10.000      6.739  |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  10.000      2.776  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock                                |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  10.000      4.553  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  10.000      5.498  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock                                FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock                                FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock                                |  10.000      1.444  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4LabLab_TxLab.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4LabLab_TxLab.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4LabLab_TxLab.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4LabLab_TxLab.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4LabLab_TxLab.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4LabLab_TxLab.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4LabLab_TxLab.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      EN      un1_busy_i_3     9.662        8.329
Main_0.RS4LabLab_TxLab.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4LabLab_TxLab.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4LabLab_TxLab.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4LabLab_TxLab.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                                   Net      -        -       0.855     -           5         
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4LabLab_TxLab.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS433_Tx3.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS433_Tx3.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      EN      un1_busy_i_2     9.662        8.329
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS433_Tx3.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS433_Tx3.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS433_Tx3.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS433_Tx3.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx2.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx2.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      EN      un1_busy_i_1     9.662        8.329
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx2.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx2.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx2.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx2.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx1.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx1.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      EN      un1_busy_i_0     9.662        8.329
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx1.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx1.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx1.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx1.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx0.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                          Required          
Instance                                  Reference                                                                        Type     Pin     Net             Time         Slack
                                          Clock                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[0]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[1]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[2]     9.745        6.118
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[3]     9.745        6.240
Main_0.RS422_Tx0.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       TxD_3_iv_i      9.745        7.005
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Busy_i_1        9.745        7.036
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      EN      un1_busy_i      9.662        8.329
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       StartTx_i       9.745        8.912
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Temp1           9.745        9.409
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx0.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx0.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx0.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx0.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                         Arrival          
Instance                                   Reference                                                                      Type     Pin     Net              Time        Slack
                                           Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrInUart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.553
Main_0.ExtAddrInUart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.667
Main_0.ExtAddrInUart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.087       4.688
Main_0.ExtAddrInUart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.906
Main_0.ExtAddrInUart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.487
Main_0.ExtAddrInUart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.524
Main_0.ExtAddrInUart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.313
Main_0.ExtAddrInUart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.087       6.521
Main_0.ExtAddrInUart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.900
Main_0.ExtAddrInUart.Uart.RReg[0]          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       RReg[0]          0.087       9.409
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                                         Required          
Instance                                Reference                                                                      Type     Pin     Net              Time         Slack
                                        Clock                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrInUart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_9           9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_10          9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_11          9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_12          9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_13          9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_14          9.662        4.553
Main_0.ExtAddrInUart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_15          9.662        4.631
Main_0.ExtAddrInUart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_16          9.662        4.631
Main_0.ExtAddrInUart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        5.327
Main_0.ExtAddrInUart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       SUM_4[2]         9.745        5.327
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.109
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.553

    Number of logic level(s):                4
    Starting point:                          Main_0.ExtAddrInUart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.ExtAddrInUart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrInUart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                         Net      -        -       1.135     -           15        
Main_0.ExtAddrInUart.Uart.RxProc\.un8_enable      CFG4     D        In      -         1.244 f     -         
Main_0.ExtAddrInUart.Uart.RxProc\.un8_enable      CFG4     Y        Out     0.317     1.561 r     -         
un8_enable                                        Net      -        -       0.745     -           3         
Main_0.ExtAddrInUart.Uart.RxProc\.un21_enable     CFG4     C        In      -         2.306 r     -         
Main_0.ExtAddrInUart.Uart.RxProc\.un21_enable     CFG4     Y        Out     0.203     2.509 r     -         
un21_enable                                       Net      -        -       0.855     -           5         
Main_0.ExtAddrInUart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.365 r     -         
Main_0.ExtAddrInUart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.590 f     -         
RReg_0_sqmuxa                                     Net      -        -       0.977     -           8         
Main_0.ExtAddrInUart.Uart.RReg_9_0                CFG4     D        In      -         4.567 f     -         
Main_0.ExtAddrInUart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.855 f     -         
RReg_9                                            Net      -        -       0.254     -           1         
Main_0.ExtAddrInUart.Uart.RReg[0]                 SLE      EN       In      -         5.109 f     -         
============================================================================================================
Total path delay (propagation time + setup) of 5.447 is 1.480(27.2%) logic and 3.967(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                                       Arrival          
Instance                                                 Reference                                                                      Type     Pin     Net                            Time        Slack
                                                         Clock                                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       BitCnt[1]                      0.087       6.079
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       BitCnt[3]                      0.108       6.135
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       BitCnt[2]                      0.087       6.343
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       BitCnt[0]                      0.087       6.386
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.Busy_i        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       SpiExtBusAddrTxdInProgress     0.108       7.112
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.LastGo        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       LastGo                         0.108       7.307
=========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                         Required          
Instance                                                 Reference                                                                      Type     Pin     Net              Time         Slack
                                                         Clock                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.TxD           ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.Busy_i        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.LastGo        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      un1_busy_i_4     9.662        8.406
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[1] / Q
    Ending point:                            Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                                        Net      -        -       0.977     -           8         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                                            Net      -        -       0.855     -           5         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                                Net      -        -       0.745     -           3         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                                      Net      -        -       0.248     -           1         
Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                                  Arrival          
Instance                                          Reference                                         Type     Pin     Net                    Time        Slack
                                                  Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[3]     0.108       2.776
Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O_rep     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       O_rep                  0.108       3.385
Main_0.GenRamAddrBus\.5\.IBUF_RamAddr_i.O         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[5]             0.108       3.422
Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[2]     0.108       3.428
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[6]     0.108       3.522
Main_0.IBufSarAdcnDrdyC.O                         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       nDrdyAdcC_i            0.108       3.529
Main_0.IBufSarAdcnDrdyB.O                         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       nDrdyAdcB_i            0.108       3.577
Main_0.BootupReset.shot_i                         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       shot_i                 0.108       3.594
Main_0.GenRamAddrBus\.4\.IBUF_RamAddr_i.O_rep     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       O_rep_0                0.087       3.634
Main_0.GenRamAddrBus\.7\.IBUF_RamAddr_i.O         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[7]     0.087       3.697
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                    Required          
Instance                                Reference                                         Type     Pin     Net                      Time         Slack
                                        Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RegisterSpace.DataOut[1]         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       N_1786                   9.745        2.776
Main_0.RegisterSpace.DataOut[2]         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[2]      9.745        2.776
Main_0.RegisterSpace.DataOut[3]         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[3]      9.745        2.776
Main_0.RegisterSpace.DataOut[4]         FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[4]      9.745        2.776
Main_0.RegisterSpace.DataOut[24]        FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[24]     9.745        2.938
Main_0.RegisterSpace.DataOut[25]        FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       N_1810                   9.745        2.938
Main_0.RegisterSpace.DataOut[26]        FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[26]     9.745        2.938
Main_0.RegisterSpace.DataOut[27]        FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber[27]     9.745        2.938
Main_0.RegisterSpace.ClkDacWrite[0]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      EN      ClkDacWrite_1_sqmuxa     9.662        3.114
Main_0.RegisterSpace.ClkDacWrite[1]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      EN      ClkDacWrite_1_sqmuxa     9.662        3.114
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.776

    Number of logic level(s):                5
    Starting point:                          Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O / Q
    Ending point:                            Main_0.RegisterSpace.DataOut[1] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O                 SLE      Q        Out     0.108     0.108 f     -         
RamBusAddress_i[3]                                        Net      -        -       2.205     -           132       
Main_0.RegisterSpace.un1_serialnumber_sn_m38_0_i_a2_1     CFG4     C        In      -         2.314 f     -         
Main_0.RegisterSpace.un1_serialnumber_sn_m38_0_i_a2_1     CFG4     Y        Out     0.210     2.523 f     -         
N_111                                                     Net      -        -       0.815     -           4         
Main_0.RegisterSpace.un1_serialnumber_sn_m38_0_i_0        CFG4     C        In      -         3.338 f     -         
Main_0.RegisterSpace.un1_serialnumber_sn_m38_0_i_0        CFG4     Y        Out     0.210     3.547 f     -         
un1_serialnumber_sn_m38_0_i_0                             Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un100_readreq_1_1_a2_RNIM8HM3        CFG4     D        In      -         3.796 f     -         
Main_0.RegisterSpace.un100_readreq_1_1_a2_RNIM8HM3        CFG4     Y        Out     0.288     4.084 f     -         
N_50                                                      Net      -        -       1.233     -           26        
Main_0.RegisterSpace.un1_serialnumber_35_0[24]            CFG2     A        In      -         5.317 f     -         
Main_0.RegisterSpace.un1_serialnumber_35_0[24]            CFG2     Y        Out     0.100     5.417 r     -         
un1_serialnumber_35_0[24]                                 Net      -        -       0.977     -           8         
Main_0.RegisterSpace.un1_serialnumber[1]                  CFG4     D        In      -         6.394 r     -         
Main_0.RegisterSpace.un1_serialnumber[1]                  CFG4     Y        Out     0.326     6.720 r     -         
N_1786                                                    Net      -        -       0.248     -           1         
Main_0.RegisterSpace.DataOut[1]                           SLE      D        In      -         6.968 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 7.224 is 1.497(20.7%) logic and 5.727(79.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                                                                              Arrival          
Instance                                                               Reference                                                   Type        Pin                Net                                                        Time        Slack
                                                                       Clock                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     AMBA_SLAVE_0_PADDRS_net_0[15]                              3.614       1.444
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       1.469
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     AMBA_SLAVE_0_PADDRS_net_0[14]                              3.688       1.559
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     AMBA_SLAVE_0_PADDRS_net_0[13]                              3.682       1.666
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     AMBA_SLAVE_0_PADDRS_net_0[12]                              3.713       1.758
==============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                                                   Required          
Instance                                                               Reference                                                   Type        Pin                 Net                            Time         Slack
                                                                       Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_READY         Main_0_RamBusAck_i_m_i         8.471        1.444
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]      Main_0_RamBusDataOut_m[3]      9.469        2.580
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]      Main_0_RamBusDataOut_m[4]      9.535        2.646
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]      Main_0_RamBusDataOut_m[9]      9.600        2.711
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[23]     Main_0_RamBusDataOut_m[23]     9.612        2.723
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]      Main_0_RamBusDataOut_m[0]      9.628        2.739
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[29]     Main_0_RamBusDataOut_m[29]     9.638        2.749
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[30]     Main_0_RamBusDataOut_m[30]     9.642        2.753
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[13]     Main_0_RamBusDataOut_m[13]     9.655        2.766
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[16]     Main_0_RamBusDataOut_m[16]     9.663        2.774
====================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.529
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.471

    - Propagation time:                      7.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.444

    Number of logic level(s):                3
    Starting point:                          FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_ADDR[15]     Out     3.614     3.614 f     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                                          Net         -                  -       0.248     -           1         
FineSteeringMirror_sb_0.CoreAPB3_0.iPSELS_1_0[0]                       CFG2        A                  In      -         3.862 f     -         
FineSteeringMirror_sb_0.CoreAPB3_0.iPSELS_1_0[0]                       CFG2        Y                  Out     0.100     3.962 r     -         
iPSELS_1[0]                                                            Net         -                  -       0.248     -           1         
FineSteeringMirror_sb_0.CoreAPB3_0.iPSELS[0]                           CFG4        B                  In      -         4.211 r     -         
FineSteeringMirror_sb_0.CoreAPB3_0.iPSELS[0]                           CFG4        Y                  Out     0.165     4.375 r     -         
FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0                            Net         -                  -       1.309     -           34        
Main_0.RegisterSpace.WriteAck_RNIQUPB                                  CFG3        C                  In      -         5.685 r     -         
Main_0.RegisterSpace.WriteAck_RNIQUPB                                  CFG3        Y                  Out     0.226     5.910 f     -         
Main_0_RamBusAck_i_m_i                                                 Net         -                  -       1.117     -           1         
FineSteeringMirror_sb_0.FineSteeringMirror_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_READY        In      -         7.027 f     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 8.556 is 5.633(65.8%) logic and 2.923(34.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                                    Arrival          
Instance                                       Reference                                                                                 Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RxdLab_RxLab.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RxdLab_RxLab.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RxdLab_RxLab.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RxdLab_RxLab.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RxdLab_RxLab.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.UartLabTxBitClockDiv.div_i              VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                                    Required          
Instance                                    Reference                                                                                 Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdLab_RxLab.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RxdLab_RxLab.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RxdLab_RxLab.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       SUM_3[2]         9.745        5.273
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdLab_RxLab.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdLab_RxLab.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdLab_RxLab.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdLab_RxLab.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdLab_RxLab.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       0.855     -           5         
Main_0.RxdLab_RxLab.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RxdLab_RxLab.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                           Net      -        -       0.855     -           5         
Main_0.RxdLab_RxLab.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RxdLab_RxLab.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdLab_RxLab.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RxdLab_RxLab.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                                Net      -        -       0.254     -           1         
Main_0.RxdLab_RxLab.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RS433_Rx3.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RS433_Rx3.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RS433_Rx3.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RS433_Rx3.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RS433_Rx3.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RS433_Rx3.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.Uart3TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RS433_Rx3.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       SUM_2[2]         9.745        5.273
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RS433_Rx3.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS433_Rx3.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.855     -           5         
Main_0.RS433_Rx3.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS433_Rx3.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS433_Rx3.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.087       5.498
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       5.596
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       5.711
Main_0.RS422_Rx2.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.829
Main_0.RS422_Rx2.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.707
Main_0.RS422_Rx2.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.829
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.875
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.992
Main_0.RS422_Rx2.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.360
Main_0.Uart2TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                                          Required          
Instance                                    Reference                                                                                 Type     Pin     Net                    Time         Slack
                                            Clock                                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[1]           9.745        5.498
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       SUM_1[2]               9.745        5.498
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[0]           9.745        5.708
Main_0.RS422_Rx2.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[3]           9.745        6.085
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       samplecnt_RNO_1[3]     9.745        6.250
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       samplecnt_RNO_1[2]     9.745        6.311
Main_0.RS422_Rx2.Uart.Uart.RxAv             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      un1_enable_i           9.662        6.784
Main_0.RS422_Rx2.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       samplecnt_RNO_1[1]     9.745        6.987
Main_0.RS422_Rx2.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       CO0_i                  9.745        7.121
Main_0.RS422_Rx2.Uart.Uart.RxAv             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       RxAv_5                 9.745        7.649
================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.498

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx2.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx2.Uart.Uart.bitpos[1] / D
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]               SLE      Q        Out     0.087     0.087 r     -         
bitpos[0]                                          Net      -        -       0.855     -           5         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         0.943 r     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.326     1.269 f     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.286 f     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.087     2.373 f     -         
un21_enable                                        Net      -        -       0.815     -           4         
Main_0.RS422_Rx2.Uart.Uart.un1_bitpos_1_1.CO0      CFG3     B        In      -         3.188 f     -         
Main_0.RS422_Rx2.Uart.Uart.un1_bitpos_1_1.CO0      CFG3     Y        Out     0.148     3.336 r     -         
CO0                                                Net      -        -       0.497     -           2         
Main_0.RS422_Rx2.Uart.Uart.bitpos_10_m2[1]         CFG4     B        In      -         3.833 r     -         
Main_0.RS422_Rx2.Uart.Uart.bitpos_10_m2[1]         CFG4     Y        Out     0.165     3.998 r     -         
bitpos_10[1]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]               SLE      D        In      -         4.246 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.502 is 1.069(23.8%) logic and 3.432(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RS422_Rx1.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RS422_Rx1.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RS422_Rx1.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RS422_Rx1.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RS422_Rx1.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RS422_Rx1.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.Uart1TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RS422_Rx1.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RS422_Rx1.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       SUM_0[2]         9.745        5.273
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx1.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx1.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.855     -           5         
Main_0.RS422_Rx1.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx1.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx1.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RS422_Rx0.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RS422_Rx0.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RS422_Rx0.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RS422_Rx0.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RS422_Rx0.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RS422_Rx0.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.Uart0TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RS422_Rx0.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock     SLE      D       SUM[2]           9.745        5.273
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx0.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx0.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.855     -           5         
Main_0.RS422_Rx0.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx0.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx0.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                          Arrival          
Instance                               Reference     Type     Pin     Net                Time        Slack
                                       Clock                                                              
----------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC      GL0     GL0_net            0.000       6.333
Main_0.FSMDacs_i.Spi.un1_rst_9_rs      System        SLE      Q       un1_rst_9_rs       0.108       6.439
Main_0.FSMDacs_i.Spi.un1_rst_10_rs     System        SLE      Q       un1_rst_10_rs      0.108       6.642
Main_0.FSMDacs_i.Spi.un1_rst_11_rs     System        SLE      Q       un1_rst_11_rs      0.108       6.642
Main_0.ltc2378.Spi.un1_rst_6_rs        System        SLE      Q       un1_rst_6_rs_0     0.087       8.747
Main_0.FSMDacs_i.Spi.un1_rst_6_rs      System        SLE      Q       un1_rst_6_rs       0.087       8.747
Main_0.Ext_i.Spi.un1_rst_3_rs          System        SLE      Q       un1_rst_3_rs       0.087       8.957
Main_0.ads1258.Spi.un1_rst_6_rs        System        SLE      Q       un1_rst_6_rs_1     0.087       8.957
Main_0.ads1258.Spi.un1_rst_7_rs        System        SLE      Q       un1_rst_7_rs_1     0.087       8.957
Main_0.ltc2378.Spi.un1_rst_7_rs        System        SLE      Q       un1_rst_7_rs_0     0.087       8.957
==========================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                          Required          
Instance                                     Reference     Type     Pin      Net               Time         Slack
                                             Clock                                                               
-----------------------------------------------------------------------------------------------------------------
FineSteeringMirror_sb_0.CCC_0.CCC_INST       System        CCC      CLK0     FCCC_C0_0_GL0     10.000       6.333
Main_0.FSMDacs_i.Spi.un1_rst_set             System        SLE      ALn      un1_rst_i         10.000       6.439
Main_0.FSMDacs_i.Spi.un1_rst_3_set           System        SLE      ALn      un1_rst_3_i       10.000       6.642
Main_0.FSMDacs_i.Spi.un1_rst_4_set           System        SLE      ALn      un1_rst_4_i       10.000       6.642
Main_0.FSMDacs_i.Spi.DataFromMisoC_1[23]     System        SLE      ALn      un1_rst_6_i       10.000       6.784
Main_0.FSMDacs_i.Spi.DataFromMisoD_1[23]     System        SLE      ALn      un1_rst_6_i       10.000       6.784
Main_0.FSMDacs_i.Spi.un1_rst_6_rs            System        SLE      ALn      un1_rst_6_i       10.000       6.784
Main_0.FSMDacs_i.Spi.DataFromMisoA_1[23]     System        SLE      ALn      un1_rst_8_i       10.000       6.990
Main_0.FSMDacs_i.Spi.DataFromMisoB_1[23]     System        SLE      ALn      un1_rst_7_i       10.000       6.990
Main_0.FSMDacs_i.Spi.un1_rst_7_rs            System        SLE      ALn      un1_rst_7_i       10.000       6.990
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.667
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.333

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / GL0
    Ending point:                            FineSteeringMirror_sb_0.CCC_0.CCC_INST / CLK0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST               CCC        GL0      Out     0.000     0.000 r     -         
GL0_net                                    Net        -        -       1.830     -           1         
FCCC_C0_0.FCCC_C0_0.GL0_INST               CLKINT     A        In      -         1.830 r     -         
FCCC_C0_0.FCCC_C0_0.GL0_INST               CLKINT     Y        Out     0.387     2.217 r     -         
FCCC_C0_0_GL0                              Net        -        -       1.450     -           1         
FineSteeringMirror_sb_0.CCC_0.CCC_INST     CCC        CLK0     In      -         3.667 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 3.667 is 0.387(10.6%) logic and 3.280(89.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 339MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 339MB peak: 339MB)

---------------------------------------
Resource Usage Report for FineSteeringMirror 

Mapping to part: m2s010vf400std
Cell usage:
CCC             2 uses
CLKINT          27 uses
MSS_010         1 use
CFG1           84 uses
CFG2           402 uses
CFG3           446 uses
CFG4           651 uses

Carry cells:
ARI1            532 uses - used for arithmetic functions
ARI1            274 uses - used for Wide-Mux implementation
Total ARI1      806 uses


Sequential Cells: 
SLE            2236 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 85
I/O primitives: 84
INBUF          34 uses
OUTBUF         36 uses
TRIBUFF        14 uses


Global Clock Buffers: 27

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 9 of 21 (42%)

Total LUTs:    2389

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 324; LUTs = 324;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2236 + 0 + 324 + 0 = 2560;
Total number of LUTs after P&R:  2389 + 0 + 324 + 0 = 2713;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 339MB peak: 339MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Mon Oct 28 15:57:36 2024

###########################################################]
