/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [6:0] _02_;
  reg [3:0] _03_;
  wire [16:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [16:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_7z | celloutsig_0_49z;
  assign celloutsig_1_0z = in_data[186] | in_data[112];
  assign celloutsig_1_11z = celloutsig_1_8z | celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_10z | celloutsig_1_4z[8];
  assign celloutsig_0_19z = celloutsig_0_17z | celloutsig_0_18z;
  assign celloutsig_0_32z = celloutsig_0_31z[4] ^ celloutsig_0_20z;
  assign celloutsig_1_10z = celloutsig_1_7z[2] ^ celloutsig_1_2z;
  assign celloutsig_1_14z = celloutsig_1_10z ^ celloutsig_1_4z[10];
  assign celloutsig_0_20z = celloutsig_0_12z ^ celloutsig_0_15z[4];
  assign celloutsig_0_0z = ~(in_data[0] ^ in_data[81]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[13] ^ celloutsig_0_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_5z[12] ^ celloutsig_1_7z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z[18] ^ celloutsig_0_1z);
  assign celloutsig_0_23z = ~(_00_ ^ celloutsig_0_17z);
  assign celloutsig_0_27z = ~(in_data[79] ^ celloutsig_0_8z);
  assign celloutsig_0_29z = ~(celloutsig_0_2z[22] ^ celloutsig_0_20z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_11z[10:3], celloutsig_0_21z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_22z[6:3], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_2z[8:5];
  reg [16:0] _24_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _24_ <= 17'h00000;
    else _24_ <= { in_data[38:23], celloutsig_0_0z };
  assign { _04_[16:3], _00_, _04_[1:0] } = _24_;
  assign celloutsig_0_45z = { _02_[6:1], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_7z } % { 1'h1, _01_, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_1_7z = { in_data[135:130], celloutsig_1_6z } % { 1'h1, in_data[137:134], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = { _03_[2:0], celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[21:20], in_data[0] };
  assign celloutsig_0_33z = celloutsig_0_15z[7:3] != { celloutsig_0_15z[4:1], celloutsig_0_27z };
  assign celloutsig_1_8z = { in_data[162:160], celloutsig_1_2z, celloutsig_1_7z } != { celloutsig_1_4z[12:3], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[30:28] != in_data[11:9];
  assign celloutsig_0_12z = celloutsig_0_11z[10:2] != { celloutsig_0_11z[5:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_2z[24:12], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_23z } != { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_49z = | { celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_39z, celloutsig_0_24z };
  assign celloutsig_1_1z = | in_data[125:99];
  assign celloutsig_1_2z = | in_data[179:170];
  assign celloutsig_1_6z = | celloutsig_1_5z[10:4];
  assign celloutsig_1_16z = | { celloutsig_1_5z[14:7], celloutsig_1_3z };
  assign celloutsig_0_8z = | { in_data[75:70], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = | { _04_[5], _03_ };
  assign celloutsig_0_21z = | { celloutsig_0_11z[7:3], celloutsig_0_0z, celloutsig_0_17z, _03_, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_30z = | { celloutsig_0_22z[2:1], celloutsig_0_7z };
  assign celloutsig_0_36z = ^ { _04_[0], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_9z = ^ { celloutsig_1_4z[13:0], celloutsig_1_2z };
  assign celloutsig_0_17z = ^ { _04_[4:3], celloutsig_0_9z };
  assign celloutsig_0_26z = ^ { celloutsig_0_11z[5:4], celloutsig_0_24z };
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_10z } ^ celloutsig_0_15z[9:5];
  assign celloutsig_1_5z = { in_data[127:113], celloutsig_1_2z } ^ celloutsig_1_4z[16:1];
  assign celloutsig_1_17z = { in_data[131:115], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_10z } ^ { celloutsig_1_4z[5], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_17z[18:8], celloutsig_1_18z } ^ { celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z[8:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[93:85], celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[81], celloutsig_0_9z, celloutsig_0_8z, _03_ } ^ celloutsig_0_11z[9:3];
  assign celloutsig_0_22z = { celloutsig_0_16z[6:1], celloutsig_0_12z } ^ { celloutsig_0_11z[8], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_4z = 17'h00000;
    else if (clkin_data[96]) celloutsig_1_4z = { in_data[155:150], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_11z = 11'h000;
    else if (!clkin_data[64]) celloutsig_0_11z = { in_data[15:6], celloutsig_0_4z };
  assign celloutsig_0_3z = ~((in_data[87] & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_2z[13]));
  assign celloutsig_0_39z = ~((celloutsig_0_17z & celloutsig_0_3z) | (_04_[13] & celloutsig_0_33z));
  assign celloutsig_0_51z = ~((celloutsig_0_45z[1] & celloutsig_0_49z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[6] & celloutsig_0_0z) | (in_data[60] & celloutsig_0_3z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_1z));
  assign celloutsig_0_9z = ~((in_data[37] & celloutsig_0_0z) | (celloutsig_0_4z & in_data[32]));
  assign celloutsig_0_18z = ~((celloutsig_0_10z[0] & _03_[0]) | (celloutsig_0_11z[8] & celloutsig_0_10z[0]));
  assign { celloutsig_0_2z[1], celloutsig_0_2z[24:4], celloutsig_0_2z[0] } = { celloutsig_0_1z, in_data[67:47], celloutsig_0_0z } ^ { celloutsig_0_0z, in_data[58:38], celloutsig_0_1z };
  assign _04_[2] = _00_;
  assign celloutsig_0_2z[3:2] = 2'h0;
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
