Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 11:13:29 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Master_wrapper_control_sets_placed.rpt
| Design       : Master_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            4 |
| No           | No                    | Yes                    |              33 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal           |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
| ~Master_i/clock_div_0/U0/clk_div |                                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF                        |                                         |                  |                1 |              2 |         2.00 |
|  Master_i/clock_div_1/U0/clk_div |                                         | rst_IBUF         |                2 |              3 |         1.50 |
|  Master_i/clock_div_1/U0/clk_div | Master_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  Master_i/clock_div_1/U0/clk_div | Master_i/tx_mod_0/U0/count              | rst_IBUF         |                2 |              4 |         2.00 |
|  Master_i/clock_div_0/U0/clk_div |                                         | rst_IBUF         |                2 |              7 |         3.50 |
|  Master_i/clock_div_0/U0/clk_div |                                         |                  |                1 |              8 |         8.00 |
|  Master_i/prescaler_0/U0/cnt     |                                         |                  |                1 |              8 |         8.00 |
|  Master_i/clock_div_1/U0/clk_div | Master_i/tx_mod_0/U0/reg_data           | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF                        |                                         | rst_IBUF         |                8 |             23 |         2.88 |
+----------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


