Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/ghazi/Documents/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 425eabcb872c4ae09d82e9c2e207ebd8 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_synchronized_behav xil_defaultlib.TOP_tb_synchronized xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 7 for port data_out_adr_left [/home/ghazi/Desktop/master_work/BRAM_PRJ/BRAM_PRJ.srcs/sources_1/new/DATA_PROCESS.v:65]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 7 for port data_out_adr_right [/home/ghazi/Desktop/master_work/BRAM_PRJ/BRAM_PRJ.srcs/sources_1/new/DATA_PROCESS.v:66]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port addra [/home/ghazi/Desktop/master_work/BRAM_PRJ/BRAM_PRJ.srcs/sources_1/new/STORE_V_DISPARITY.v:170]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port addrb [/home/ghazi/Desktop/master_work/BRAM_PRJ/BRAM_PRJ.srcs/sources_1/new/STORE_V_DISPARITY.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_top
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_v8_3_0_sy...
Compiling module xil_defaultlib.BUFFER_ROW_blk_mem_gen_v8_3_0
Compiling module xil_defaultlib.BUFFER_ROW
Compiling module xil_defaultlib.READ_FILE_BRAM
Compiling module xil_defaultlib.MIN
Compiling module xil_defaultlib.MIN_8_bytes
Compiling module xil_defaultlib.statem
Compiling module xil_defaultlib.DATA_PROCESS
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE_blk_mem_ge...
Compiling module xil_defaultlib.STORE_DISPARITY_IMAGE
Compiling module xil_defaultlib.STORE_V_DISPARITY
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb_synchronized
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_synchronized_behav
