

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sun Nov 23 22:53:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_v2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      42|    -|
|Register         |        -|     -|     341|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     341|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_13s_29_1_0_U1  |mul_16s_13s_29_1_0  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_13s_29s_29_4_0_U2   |mac_muladd_16s_13s_29s_29_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_15ns_30s_32_4_0_U3  |mac_muladd_16s_15ns_30s_32_4_0  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  42|          9|   48|        144|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |FIR_coe_0_0_val_int_reg                     |  13|   0|   13|          0|
    |FIR_coe_0_2_val_int_reg                     |  13|   0|   13|          0|
    |FIR_coe_0_2_val_read_reg_148                |  13|   0|   13|          0|
    |FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg  |  13|   0|   13|          0|
    |FIR_delays_read_25_reg_153                  |  16|   0|   16|          0|
    |FIR_delays_read_26_reg_159                  |  16|   0|   16|          0|
    |FIR_delays_read_26_reg_159_pp0_iter1_reg    |  16|   0|   16|          0|
    |FIR_delays_read_28_int_reg                  |  16|   0|   16|          0|
    |FIR_delays_read_int_reg                     |  16|   0|   16|          0|
    |FIR_delays_write_int_reg                    |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_143               |  16|   0|   16|          0|
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_return_0_int_reg                         |  16|   0|   16|          0|
    |ap_return_1_int_reg                         |  16|   0|   16|          0|
    |ap_return_2_int_reg                         |  16|   0|   16|          0|
    |FIR_delays_read_25_reg_153                  |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_143               |  64|  32|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 341|  64|  245|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_28  |   in|   16|     ap_none|  FIR_delays_read_28|        scalar|
|FIR_coe_0_0_val     |   in|   13|     ap_none|     FIR_coe_0_0_val|        scalar|
|FIR_coe_0_2_val     |   in|   13|     ap_none|     FIR_coe_0_2_val|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

