{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572618907374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572618907378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 11:35:07 2019 " "Processing started: Fri Nov 01 11:35:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572618907378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618907378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618907378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572618907854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572618907854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-Memory " "Found design unit 1: mem-Memory" {  } { { "src/components/Memory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572618917464 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "src/components/Memory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572618917464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917464 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" InstructionMemory.vhd(6) " "VHDL syntax error at InstructionMemory.vhd(6) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" InstructionMemory.vhd(18) " "VHDL syntax error at InstructionMemory.vhd(18) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" InstructionMemory.vhd(24) " "VHDL syntax error at InstructionMemory.vhd(24) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" InstructionMemory.vhd(24) " "VHDL syntax error at InstructionMemory.vhd(24) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "inst_mem InstructionMemory.vhd(31) " "VHDL syntax error at InstructionMemory.vhd(31): name used in construct must match previously specified name \"inst_mem\"" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 31 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "inst_mem InstructionMemory.vhd(5) " "Ignored construct inst_mem at InstructionMemory.vhd(5) due to previous errors" {  } { { "src/components/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/HVEM_PipelineCPU/src/components/InstructionMemory.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/instructionmemory.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/components/instructionmemory.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572618917580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 01 11:35:17 2019 " "Processing ended: Fri Nov 01 11:35:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572618917580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572618917580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572618917580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618917580 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572618918182 ""}
