# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \dynports 1
attribute \src "dut.sv:1.1-12.10"
attribute \cells_not_processed 1
module \mul_plain
  parameter \M 6
  parameter \N 6
  wire width 12 $auto$expression.cpp:1773:import_operation$1
  attribute \src "dut.sv:1.18-1.19"
  wire width 6 input 1 \a
  attribute \src "dut.sv:1.21-1.22"
  wire width 6 input 2 \b
  attribute \src "dut.sv:1.24-1.25"
  wire width 12 output 3 \p
  cell $mul $mul$dut.sv:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1773:import_operation$1
  end
  connect \p $auto$expression.cpp:1773:import_operation$1
end
