Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/hlug/Documents/GitHub/Verilog/mips/tb_Registers_isim_beh.exe -prj C:/Users/hlug/Documents/GitHub/Verilog/mips/tb_Registers_beh.prj work.tb_Registers work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hlug/Documents/GitHub/Verilog/mips/Registers.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/hlug/Documents/GitHub/Verilog/mips/Registers.v" Line 33: Redeclaration of ansi port ReadData1 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/hlug/Documents/GitHub/Verilog/mips/Registers.v" Line 34: Redeclaration of ansi port ReadData2 is not allowed
Analyzing Verilog file "C:/Users/hlug/Documents/GitHub/Verilog/mips/tb_Registers.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Registers
Compiling module tb_Registers
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/hlug/Documents/GitHub/Verilog/mips/tb_Registers_isim_beh.exe
Fuse Memory Usage: 30328 KB
Fuse CPU Usage: 436 ms
