#Start recording tcl command: 11/14/2019 11:04:11
#Project Location: D:/Project/Verilog/STEP/series_courses/02_PWM; Project name: pwm
prj_project open "D:/Project/Verilog/STEP/series_courses/02_PWM/pwm.ldf"
#Stop recording: 11/14/2019 11:09:03
