# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../A5_problem2.srcs/sources_1/new/ff_2bSel.vhd" \
"../../../../A5_problem2.srcs/sources_1/new/num_gen.vhd" \
"../../../../A5_problem2.srcs/sources_1/new/master.vhd" \
"../../../../A5_problem2.srcs/sources_1/new/slave.vhd" \
"../../../../A5_problem2.srcs/sim_3/new/bin_division_tb.vhd" \

# Do not sort compile order
nosort
