#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027a2fe2d230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027a2fe32890 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_0000027a2fe2a700 .functor NOT 1, L_0000027a2fe8a0d0, C4<0>, C4<0>, C4<0>;
L_0000027a2fe2ac40 .functor XOR 10, L_0000027a2fe8b1b0, L_0000027a2fe8b430, C4<0000000000>, C4<0000000000>;
L_0000027a2fe2ad90 .functor XOR 10, L_0000027a2fe2ac40, L_0000027a2fe89e50, C4<0000000000>, C4<0000000000>;
v0000027a2fe8ac10_0 .net *"_ivl_10", 9 0, L_0000027a2fe89e50;  1 drivers
v0000027a2fe8aad0_0 .net *"_ivl_12", 9 0, L_0000027a2fe2ad90;  1 drivers
v0000027a2fe89bd0_0 .net *"_ivl_2", 9 0, L_0000027a2fe89db0;  1 drivers
v0000027a2fe8b250_0 .net *"_ivl_4", 9 0, L_0000027a2fe8b1b0;  1 drivers
v0000027a2fe8b610_0 .net *"_ivl_6", 9 0, L_0000027a2fe8b430;  1 drivers
v0000027a2fe8a530_0 .net *"_ivl_8", 9 0, L_0000027a2fe2ac40;  1 drivers
v0000027a2fe8a350_0 .net "a", 2 0, v0000027a2fe8a8f0_0;  1 drivers
v0000027a2fe8ab70_0 .net "b", 2 0, v0000027a2fe8b4d0_0;  1 drivers
v0000027a2fe8b2f0_0 .var "clk", 0 0;
v0000027a2fe8a5d0_0 .net "out_not_dut", 5 0, L_0000027a2fe898b0;  1 drivers
v0000027a2fe8b6b0_0 .net "out_not_ref", 5 0, L_0000027a2fe8afd0;  1 drivers
v0000027a2fe8acb0_0 .net "out_or_bitwise_dut", 2 0, L_0000027a2fe2abd0;  1 drivers
v0000027a2fe8a670_0 .net "out_or_bitwise_ref", 2 0, L_0000027a2fe2a310;  1 drivers
v0000027a2fe8a170_0 .net "out_or_logical_dut", 0 0, L_0000027a2fe2aa10;  1 drivers
v0000027a2fe8a3f0_0 .net "out_or_logical_ref", 0 0, L_0000027a2fe2ab60;  1 drivers
v0000027a2fe8ad50_0 .var/2u "stats1", 287 0;
v0000027a2fe8b570_0 .var/2u "strobe", 0 0;
v0000027a2fe8b390_0 .net "tb_match", 0 0, L_0000027a2fe8a0d0;  1 drivers
v0000027a2fe8adf0_0 .net "tb_mismatch", 0 0, L_0000027a2fe2a700;  1 drivers
v0000027a2fe8b750_0 .net "wavedrom_enable", 0 0, v0000027a2fe89950_0;  1 drivers
v0000027a2fe89ef0_0 .net "wavedrom_title", 511 0, v0000027a2fe8a710_0;  1 drivers
L_0000027a2fe89db0 .concat [ 6 1 3 0], L_0000027a2fe8afd0, L_0000027a2fe2ab60, L_0000027a2fe2a310;
L_0000027a2fe8b1b0 .concat [ 6 1 3 0], L_0000027a2fe8afd0, L_0000027a2fe2ab60, L_0000027a2fe2a310;
L_0000027a2fe8b430 .concat [ 6 1 3 0], L_0000027a2fe898b0, L_0000027a2fe2aa10, L_0000027a2fe2abd0;
L_0000027a2fe89e50 .concat [ 6 1 3 0], L_0000027a2fe8afd0, L_0000027a2fe2ab60, L_0000027a2fe2a310;
L_0000027a2fe8a0d0 .cmp/eeq 10, L_0000027a2fe89db0, L_0000027a2fe2ad90;
S_0000027a2fe32a20 .scope module, "good1" "RefModule" 3 93, 4 2 0, S_0000027a2fe32890;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0000027a2fe2a310 .functor OR 3, v0000027a2fe8a8f0_0, v0000027a2fe8b4d0_0, C4<000>, C4<000>;
L_0000027a2fe2ab60 .functor OR 1, L_0000027a2fe8ae90, L_0000027a2fe8af30, C4<0>, C4<0>;
L_0000027a2fe2a7e0 .functor NOT 3, v0000027a2fe8b4d0_0, C4<000>, C4<000>, C4<000>;
L_0000027a2fe2ae00 .functor NOT 3, v0000027a2fe8a8f0_0, C4<000>, C4<000>, C4<000>;
v0000027a2fe0c600_0 .net *"_ivl_12", 2 0, L_0000027a2fe2a7e0;  1 drivers
v0000027a2fe0ca60_0 .net *"_ivl_14", 2 0, L_0000027a2fe2ae00;  1 drivers
L_0000027a30210088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027a2fe0c6a0_0 .net/2u *"_ivl_2", 2 0, L_0000027a30210088;  1 drivers
v0000027a2fe0cb00_0 .net *"_ivl_4", 0 0, L_0000027a2fe8ae90;  1 drivers
L_0000027a302100d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027a2fe0cba0_0 .net/2u *"_ivl_6", 2 0, L_0000027a302100d0;  1 drivers
v0000027a2fe0cc40_0 .net *"_ivl_8", 0 0, L_0000027a2fe8af30;  1 drivers
v0000027a2fe0bd40_0 .net "a", 2 0, v0000027a2fe8a8f0_0;  alias, 1 drivers
v0000027a2fe0be80_0 .net "b", 2 0, v0000027a2fe8b4d0_0;  alias, 1 drivers
v0000027a2fe0bfc0_0 .net "out_not", 5 0, L_0000027a2fe8afd0;  alias, 1 drivers
v0000027a2fe0c060_0 .net "out_or_bitwise", 2 0, L_0000027a2fe2a310;  alias, 1 drivers
v0000027a2fe0c100_0 .net "out_or_logical", 0 0, L_0000027a2fe2ab60;  alias, 1 drivers
L_0000027a2fe8ae90 .cmp/ne 3, v0000027a2fe8a8f0_0, L_0000027a30210088;
L_0000027a2fe8af30 .cmp/ne 3, v0000027a2fe8b4d0_0, L_0000027a302100d0;
L_0000027a2fe8afd0 .concat [ 3 3 0 0], L_0000027a2fe2ae00, L_0000027a2fe2a7e0;
S_0000027a2fdcc4e0 .scope module, "stim1" "stimulus_gen" 3 88, 3 6 0, S_0000027a2fe32890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000027a2fe8a8f0_0 .var "a", 2 0;
v0000027a2fe8b4d0_0 .var "b", 2 0;
v0000027a2fe899f0_0 .net "clk", 0 0, v0000027a2fe8b2f0_0;  1 drivers
v0000027a2fe89950_0 .var "wavedrom_enable", 0 0;
v0000027a2fe8a710_0 .var "wavedrom_title", 511 0;
S_0000027a2fdcc670 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_0000027a2fdcc4e0;
 .timescale -12 -12;
v0000027a2fe0c2e0_0 .var/2s "count", 31 0;
E_0000027a2fe35fc0/0 .event negedge, v0000027a2fe899f0_0;
E_0000027a2fe35fc0/1 .event posedge, v0000027a2fe899f0_0;
E_0000027a2fe35fc0 .event/or E_0000027a2fe35fc0/0, E_0000027a2fe35fc0/1;
E_0000027a2fe35800 .event posedge, v0000027a2fe899f0_0;
E_0000027a2fe35f80 .event negedge, v0000027a2fe899f0_0;
S_0000027a2fdcc800 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000027a2fdcc4e0;
 .timescale -12 -12;
v0000027a2fe0c420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000027a2fe293d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000027a2fdcc4e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000027a2fe29560 .scope module, "top_module1" "TopModule" 3 100, 5 3 0, S_0000027a2fe32890;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0000027a2fe2abd0 .functor OR 3, v0000027a2fe8a8f0_0, v0000027a2fe8b4d0_0, C4<000>, C4<000>;
L_0000027a2fe2aa10 .functor AND 1, L_0000027a2fe89a90, L_0000027a2fe89d10, C4<1>, C4<1>;
L_0000027a2fe2b0a0 .functor NOT 3, v0000027a2fe8b4d0_0, C4<000>, C4<000>, C4<000>;
L_0000027a2fe2af50 .functor NOT 3, v0000027a2fe8a8f0_0, C4<000>, C4<000>, C4<000>;
v0000027a2fe8b110_0 .net *"_ivl_14", 2 0, L_0000027a2fe2b0a0;  1 drivers
v0000027a2fe89b30_0 .net *"_ivl_19", 2 0, L_0000027a2fe2af50;  1 drivers
L_0000027a30210118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027a2fe8b070_0 .net/2u *"_ivl_2", 2 0, L_0000027a30210118;  1 drivers
v0000027a2fe8a7b0_0 .net *"_ivl_4", 0 0, L_0000027a2fe89a90;  1 drivers
L_0000027a30210160 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027a2fe8a210_0 .net/2u *"_ivl_6", 2 0, L_0000027a30210160;  1 drivers
v0000027a2fe8a490_0 .net *"_ivl_8", 0 0, L_0000027a2fe89d10;  1 drivers
v0000027a2fe8a850_0 .net "a", 2 0, v0000027a2fe8a8f0_0;  alias, 1 drivers
v0000027a2fe89c70_0 .net "b", 2 0, v0000027a2fe8b4d0_0;  alias, 1 drivers
v0000027a2fe8a990_0 .net "out_not", 5 0, L_0000027a2fe898b0;  alias, 1 drivers
v0000027a2fe8a2b0_0 .net "out_or_bitwise", 2 0, L_0000027a2fe2abd0;  alias, 1 drivers
v0000027a2fe8aa30_0 .net "out_or_logical", 0 0, L_0000027a2fe2aa10;  alias, 1 drivers
L_0000027a2fe89a90 .cmp/ne 3, v0000027a2fe8a8f0_0, L_0000027a30210118;
L_0000027a2fe89d10 .cmp/ne 3, v0000027a2fe8b4d0_0, L_0000027a30210160;
L_0000027a2fe898b0 .concat8 [ 3 3 0 0], L_0000027a2fe2af50, L_0000027a2fe2b0a0;
S_0000027a2fe296f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0000027a2fe32890;
 .timescale -12 -12;
E_0000027a2fe35980 .event edge, v0000027a2fe8b570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027a2fe8b570_0;
    %nor/r;
    %assign/vec4 v0000027a2fe8b570_0, 0;
    %wait E_0000027a2fe35980;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027a2fdcc4e0;
T_3 ;
    %fork t_1, S_0000027a2fdcc670;
    %jmp t_0;
    .scope S_0000027a2fdcc670;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0000027a2fe0c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0000027a2fe8a8f0_0, 0;
    %assign/vec4 v0000027a2fe8b4d0_0, 0;
    %wait E_0000027a2fe35f80;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027a2fe35800;
    %load/vec4 v0000027a2fe0c2e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000027a2fe0c2e0_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0000027a2fe8a8f0_0, 0;
    %assign/vec4 v0000027a2fe8b4d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000027a2fe293d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027a2fe35fc0;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0000027a2fe8a8f0_0, 0;
    %assign/vec4 v0000027a2fe8b4d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .scope S_0000027a2fdcc4e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000027a2fe32890;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a2fe8b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a2fe8b570_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000027a2fe32890;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000027a2fe8b2f0_0;
    %inv;
    %store/vec4 v0000027a2fe8b2f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000027a2fe32890;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027a2fe899f0_0, v0000027a2fe8adf0_0, v0000027a2fe8a350_0, v0000027a2fe8ab70_0, v0000027a2fe8a670_0, v0000027a2fe8acb0_0, v0000027a2fe8a3f0_0, v0000027a2fe8a170_0, v0000027a2fe8b6b0_0, v0000027a2fe8a5d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027a2fe32890;
T_7 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", &PV<v0000027a2fe8ad50_0, 192, 32>, &PV<v0000027a2fe8ad50_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", &PV<v0000027a2fe8ad50_0, 128, 32>, &PV<v0000027a2fe8ad50_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", &PV<v0000027a2fe8ad50_0, 64, 32>, &PV<v0000027a2fe8ad50_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027a2fe8ad50_0, 256, 32>, &PV<v0000027a2fe8ad50_0, 0, 32> {0 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027a2fe8ad50_0, 256, 32>, &PV<v0000027a2fe8ad50_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000027a2fe32890;
T_8 ;
    %wait E_0000027a2fe35fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027a2fe8ad50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
    %load/vec4 v0000027a2fe8b390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027a2fe8ad50_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000027a2fe8a670_0;
    %load/vec4 v0000027a2fe8a670_0;
    %load/vec4 v0000027a2fe8acb0_0;
    %xor;
    %load/vec4 v0000027a2fe8a670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.4 ;
    %load/vec4 v0000027a2fe8a3f0_0;
    %load/vec4 v0000027a2fe8a3f0_0;
    %load/vec4 v0000027a2fe8a170_0;
    %xor;
    %load/vec4 v0000027a2fe8a3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.10 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.8 ;
    %load/vec4 v0000027a2fe8b6b0_0;
    %load/vec4 v0000027a2fe8b6b0_0;
    %load/vec4 v0000027a2fe8a5d0_0;
    %xor;
    %load/vec4 v0000027a2fe8b6b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.14 ;
    %load/vec4 v0000027a2fe8ad50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a2fe8ad50_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027a2fe32890;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 156 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_test.sv";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01.sv";
