
*** Running vivado
    with args -log MIPS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIPS.tcl -notrace
Command: synth_design -top MIPS -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.055 ; gain = 100.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/MIPS.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'INST_MEM' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'instruction.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:34]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
WARNING: [Synth 8-3848] Net mem in module/entity INST_MEM does not have driver. [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:30]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'INST_MEM' (2#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/Controller.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (3#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/Controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
INFO: [Synth 8-6157] synthesizing module 'registers' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/registers.v:9]
INFO: [Synth 8-6155] done synthesizing module 'registers' (5#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/registers.v:9]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (6#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:41]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (6#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_left_2' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:32]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_2' (7#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:32]
INFO: [Synth 8-6157] synthesizing module 'ALU_decoder' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/ALU_decoder.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/ALU_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU_decoder' (8#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/ALU_decoder.v:25]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/ALU.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/ALU.v:28]
INFO: [Synth 8-6157] synthesizing module 'Add_ALU' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/Add_ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Add_ALU' (10#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/Add_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (11#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:22]
INFO: [Synth 8-6157] synthesizing module 'jump_address' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/jump_addr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jump_address' (12#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/jump_addr.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'PCout' does not match port width (4) of module 'jump_address' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/MIPS.v:169]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (12#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/others.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/data_memory.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/data_memory.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (14#1) [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/sources_1/imports/source/MIPS.v:3]
WARNING: [Synth 8-3331] design data_memory has unconnected port memread
WARNING: [Synth 8-3331] design data_memory has unconnected port address[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port address[0]
WARNING: [Synth 8-3331] design shift_left_2 has unconnected port i[31]
WARNING: [Synth 8-3331] design shift_left_2 has unconnected port i[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 399.676 ; gain = 161.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 399.676 ; gain = 161.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 399.676 ; gain = 161.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/constrs_1/imports/HDL_verilog/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.srcs/constrs_1/imports/HDL_verilog/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 718.824 ; gain = 1.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 718.824 ; gain = 480.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 718.824 ; gain = 480.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 718.824 ; gain = 480.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 718.824 ; gain = 480.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module INST_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Add_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MIPS has port ShiftOut[1] driven by constant 0
WARNING: [Synth 8-3917] design MIPS has port ShiftOut[0] driven by constant 0
WARNING: [Synth 8-3917] design MIPS has port ALUCtl[3] driven by constant 0
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[31]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[30]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[29]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[28]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[27]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[26]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[25]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[24]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[23]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[22]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[21]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[20]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[19]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[18]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[17]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[16]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[15]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[14]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[13]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[12]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[1]
WARNING: [Synth 8-3331] design INST_MEM has unconnected port PC[0]
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[4]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[5]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[6]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[7]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[8]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[9]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[10]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[11]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[12]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[13]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[14]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[21]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[22]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[23]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[25]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[24]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[15]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[16]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[17]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[18]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[20]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[19]' (FD) to 'instmem_0/inst_reg[0]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[0]' (FD) to 'instmem_0/inst_reg[1]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[3]' (FD) to 'instmem_0/inst_reg[1]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[2]' (FD) to 'instmem_0/inst_reg[1]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[1]' (FD) to 'instmem_0/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[30]' (FD) to 'instmem_0/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[31]' (FD) to 'instmem_0/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[29]' (FD) to 'instmem_0/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[28]' (FD) to 'instmem_0/inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'instmem_0/inst_reg[26]' (FD) to 'instmem_0/inst_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instmem_0/\inst_reg[27] )
WARNING: [Synth 8-3332] Sequential element (inst_reg[27]) is unused and will be removed from module INST_MEM.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[28]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[27]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[26]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[25]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[24]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[23]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[22]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[21]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[20]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[19]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[18]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[17]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[16]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[15]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[14]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[13]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[12]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[11]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[10]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[9]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[8]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[7]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[6]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[5]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[4]) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[0]) is unused and will be removed from module MIPS.
INFO: [Synth 8-3886] merging instance 'pc_0/PCout_reg[1]' (FDR) to 'pc_0/PCout_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_0/PCout_reg[3] )
INFO: [Synth 8-3886] merging instance 'pc_0/PCout_reg[29]' (FDR) to 'pc_0/PCout_reg[31]'
INFO: [Synth 8-3886] merging instance 'pc_0/PCout_reg[3]' (FDR) to 'pc_0/PCout_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc_0/PCout_reg[31] )
WARNING: [Synth 8-3332] Sequential element (pc_0/PCout_reg[31]) is unused and will be removed from module MIPS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 718.824 ; gain = 480.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|MIPS        | data_memory_0/memory_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 755.344 ; gain = 517.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 755.418 ; gain = 517.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|MIPS        | data_memory_0/memory_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     1|
|3     |LUT1     |     1|
|4     |RAM64X1S |    32|
|5     |FDRE     |     2|
|6     |IBUF     |     2|
|7     |OBUF     |   405|
+------+---------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   444|
|2     |  add_alu_0     |Add_ALU     |     1|
|3     |  data_memory_0 |data_memory |    32|
|4     |  pc_0          |PC          |     3|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 764.992 ; gain = 207.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 764.992 ; gain = 527.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 160 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 777.145 ; gain = 552.352
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/temp_MIPS/temp_MIPS.runs/synth_1/MIPS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_utilization_synth.rpt -pb MIPS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 777.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  1 15:33:29 2025...
