Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-csg324-1
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : i2c

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c.v" into library work
Parsing verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_defines.v" included at line 6.
Parsing module <i2c>.
Analyzing Verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_bit_ctrl.v" into library work
Parsing verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_defines.v" included at line 141.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_byte_ctrl.v" into library work
Parsing verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_defines.v" into library work
Analyzing Verilog file "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/timescale.v" into library work

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2c>.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_bit_ctrl.v" Line 258: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_bit_ctrl.v" Line 406: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c.v" Line 202: Assignment to I2C_intrp ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c.v" Line 78: Net <tip> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c>.
    Related source file is "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c.v".
        ARST_LVL = 1'b0
WARNING:Xst:653 - Signal <tip> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 1-bit register for signal <cr<7>>.
    Found 1-bit register for signal <cr<6>>.
    Found 1-bit register for signal <cr<5>>.
    Found 1-bit register for signal <cr<4>>.
    Found 1-bit register for signal <cr<3>>.
    Found 1-bit register for signal <cr<0>>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit tristate buffer for signal <scl> created at line 51
    Found 1-bit tristate buffer for signal <sda> created at line 52
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <i2c> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 5-bit register for signal <c_state>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_4_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "/home/ubuntu/Escritorio/github_ferney/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/i2c_verilog/i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <dscl_oen>.
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_5_o_sub_3_OUT> created at line 226.
    Found 14-bit subtractor for signal <GND_5_o_GND_5_o_sub_12_OUT<13:0>> created at line 258.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit subtractor                                     : 1
 16-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
# Registers                                            : 43
 1-bit register                                        : 31
 14-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 3
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 23
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <ctr_0> of sequential type is unconnected in block <i2c>.

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).
WARNING:Xst:2677 - Node <ctr_0> of sequential type is unconnected in block <i2c>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
# Counters                                             : 1
 16-bit down counter                                   : 1
# Registers                                            : 95
 Flip-Flops                                            : 95
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 31
 14-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <byte_controller/FSM_0> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <byte_controller/bit_controller/FSM_1> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------

Optimizing unit <i2c> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...
INFO:Xst:2261 - The FF/Latch <byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <i2c> is equivalent to the following FF/Latch, which will be removed : <byte_controller/bit_controller/sda_chk> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block i2c, actual ratio is 0.
FlipFlop byte_controller/sr_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/sr_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/bit_controller/busy has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop al has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop irq_flag has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/bit_controller/scl_oen has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop byte_controller/bit_controller/sda_oen has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 232
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 2
#      LUT2                        : 14
#      LUT3                        : 11
#      LUT4                        : 22
#      LUT5                        : 62
#      LUT6                        : 32
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 144
#      FD                          : 4
#      FDC                         : 71
#      FDCE                        : 19
#      FDP                         : 6
#      FDPE                        : 10
#      FDR                         : 18
#      FDS                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 33
#      IOBUF                       : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  126800     0%  
 Number of Slice LUTs:                  172  out of  63400     0%  
    Number used as Logic:               172  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    173
   Number with an unused Flip Flop:      73  out of    173    42%  
   Number with an unused LUT:             1  out of    173     0%  
   Number of fully used LUT-FF pairs:    99  out of    173    57%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  52  out of    210    24%  
    IOB Flip Flops/Latches:              44

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
I2C_clk                            | BUFGP                  | 144   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.441ns (Maximum Frequency: 290.613MHz)
   Minimum input arrival time before clock: 2.142ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I2C_clk'
  Clock period: 3.441ns (frequency: 290.613MHz)
  Total number of paths / destination ports: 1473 / 146
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 4)
  Source:            byte_controller/bit_controller/cnt_1 (FF)
  Destination:       byte_controller/bit_controller/cnt_13 (FF)
  Source Clock:      I2C_clk rising
  Destination Clock: I2C_clk rising

  Data Path: byte_controller/bit_controller/cnt_1 to byte_controller/bit_controller/cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.953  byte_controller/bit_controller/cnt_1 (byte_controller/bit_controller/cnt_1)
     LUT6:I0->O            1   0.124   0.536  byte_controller/bit_controller/rst_scl_sync_OR_20_o1 (byte_controller/bit_controller/rst_scl_sync_OR_20_o1)
     LUT6:I4->O            1   0.124   0.421  byte_controller/bit_controller/rst_scl_sync_OR_20_o3 (byte_controller/bit_controller/rst_scl_sync_OR_20_o3)
     LUT6:I5->O           17   0.124   0.527  byte_controller/bit_controller/rst_scl_sync_OR_20_o4 (byte_controller/bit_controller/rst_scl_sync_OR_20_o)
     LUT5:I4->O            1   0.124   0.000  byte_controller/bit_controller/cnt_15_rstpot (byte_controller/bit_controller/cnt_15_rstpot)
     FDC:D                     0.030          byte_controller/bit_controller/cnt_15
    ----------------------------------------
    Total                      3.441ns (1.004ns logic, 2.437ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2C_clk'
  Total number of paths / destination ports: 310 / 307
-------------------------------------------------------------------------
Offset:              2.142ns (Levels of Logic = 3)
  Source:            I2C_rst (PAD)
  Destination:       byte_controller/bit_controller/cmd_stop (FF)
  Destination Clock: I2C_clk rising

  Data Path: I2C_rst to byte_controller/bit_controller/cmd_stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           103   0.001   1.087  I2C_rst_IBUF (I2C_rst_IBUF)
     LUT5:I0->O            1   0.124   0.776  byte_controller/bit_controller/Mmux_cmd_stop_GND_5_o_MUX_54_o11 (byte_controller/bit_controller/cmd_stop_GND_5_o_MUX_54_o)
     LUT4:I0->O            1   0.124   0.000  byte_controller/bit_controller/cmd_stop_rstpot (byte_controller/bit_controller/cmd_stop_rstpot)
     FDC:D                     0.030          byte_controller/bit_controller/cmd_stop
    ----------------------------------------
    Total                      2.142ns (0.279ns logic, 1.863ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I2C_clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            byte_controller/sr_7_1 (FF)
  Destination:       receive<7> (PAD)
  Source Clock:      I2C_clk rising

  Data Path: byte_controller/sr_7_1 to receive<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.478   0.399  byte_controller/sr_7_1 (byte_controller/sr_7_1)
     OBUF:I->O                 0.000          receive_7_OBUF (receive<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I2C_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I2C_clk        |    3.441|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.34 secs
 
--> 


Total memory usage is 511124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

