// Seed: 605951046
`timescale 1ps / 1ps
module module_0;
  type_3(
      id_0, id_0 - 1, 1'b0 & 1
  );
  logic id_1;
  type_5(
      1, id_0, id_0 ^ "", id_0
  );
  logic id_2;
endmodule
