-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BlackBoxJam_Stream2Mem_Batch_64u_128u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    memOutStrm34_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    memOutStrm34_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    memOutStrm34_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    memOutStrm34_empty_n : IN STD_LOGIC;
    memOutStrm34_read : OUT STD_LOGIC;
    m_axi_hostmem_AWVALID : OUT STD_LOGIC;
    m_axi_hostmem_AWREADY : IN STD_LOGIC;
    m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_WVALID : OUT STD_LOGIC;
    m_axi_hostmem_WREADY : IN STD_LOGIC;
    m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_WLAST : OUT STD_LOGIC;
    m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_ARVALID : OUT STD_LOGIC;
    m_axi_hostmem_ARREADY : IN STD_LOGIC;
    m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RVALID : IN STD_LOGIC;
    m_axi_hostmem_RREADY : OUT STD_LOGIC;
    m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_hostmem_RLAST : IN STD_LOGIC;
    m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BVALID : IN STD_LOGIC;
    m_axi_hostmem_BREADY : OUT STD_LOGIC;
    m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    out_r_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    out_r_empty_n : IN STD_LOGIC;
    out_r_read : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    numReps_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC );
end;


architecture behav of BlackBoxJam_Stream2Mem_Batch_64u_128u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal hostmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln189_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal out_r_blk_n : STD_LOGIC;
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_3_reg_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal out_1_reg_211 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_111_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_216 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln189_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln1_reg_231 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_idle : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_RREADY : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_idle : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARVALID : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_RREADY : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY : STD_LOGIC;
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sext_ln153_fu_168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal rep_fu_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rep_7_fu_178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rep_6_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln184_fu_128_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln191_fu_137_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln_fu_141_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln153_fu_149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln153_fu_153_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln187_fu_123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memOutStrm34_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm34_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_empty_n : IN STD_LOGIC;
        memOutStrm34_read : OUT STD_LOGIC;
        m_axi_hostmem_AWVALID : OUT STD_LOGIC;
        m_axi_hostmem_AWREADY : IN STD_LOGIC;
        m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WVALID : OUT STD_LOGIC;
        m_axi_hostmem_WREADY : IN STD_LOGIC;
        m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_hostmem_WLAST : OUT STD_LOGIC;
        m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARVALID : OUT STD_LOGIC;
        m_axi_hostmem_ARREADY : IN STD_LOGIC;
        m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RVALID : IN STD_LOGIC;
        m_axi_hostmem_RREADY : OUT STD_LOGIC;
        m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_RLAST : IN STD_LOGIC;
        m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BVALID : IN STD_LOGIC;
        m_axi_hostmem_BREADY : OUT STD_LOGIC;
        m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln153 : IN STD_LOGIC_VECTOR (60 downto 0) );
    end component;


    component BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        memOutStrm34_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        memOutStrm34_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        memOutStrm34_empty_n : IN STD_LOGIC;
        memOutStrm34_read : OUT STD_LOGIC;
        m_axi_hostmem_AWVALID : OUT STD_LOGIC;
        m_axi_hostmem_AWREADY : IN STD_LOGIC;
        m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WVALID : OUT STD_LOGIC;
        m_axi_hostmem_WREADY : IN STD_LOGIC;
        m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_hostmem_WLAST : OUT STD_LOGIC;
        m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARVALID : OUT STD_LOGIC;
        m_axi_hostmem_ARREADY : IN STD_LOGIC;
        m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RVALID : IN STD_LOGIC;
        m_axi_hostmem_RREADY : OUT STD_LOGIC;
        m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_hostmem_RLAST : IN STD_LOGIC;
        m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BVALID : IN STD_LOGIC;
        m_axi_hostmem_BREADY : OUT STD_LOGIC;
        m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln153 : IN STD_LOGIC_VECTOR (60 downto 0) );
    end component;



begin
    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 : component BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start,
        ap_done => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done,
        ap_idle => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_idle,
        ap_ready => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready,
        memOutStrm34_dout => memOutStrm34_dout,
        memOutStrm34_num_data_valid => ap_const_lv3_0,
        memOutStrm34_fifo_cap => ap_const_lv3_0,
        memOutStrm34_empty_n => memOutStrm34_empty_n,
        memOutStrm34_read => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read,
        m_axi_hostmem_AWVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY => m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY => m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST,
        m_axi_hostmem_WID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID,
        m_axi_hostmem_WUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY => ap_const_logic_0,
        m_axi_hostmem_ARADDR => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID => ap_const_logic_0,
        m_axi_hostmem_RREADY => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA => ap_const_lv64_0,
        m_axi_hostmem_RLAST => ap_const_logic_0,
        m_axi_hostmem_RID => ap_const_lv1_0,
        m_axi_hostmem_RFIFONUM => ap_const_lv9_0,
        m_axi_hostmem_RUSER => ap_const_lv1_0,
        m_axi_hostmem_RRESP => ap_const_lv2_0,
        m_axi_hostmem_BVALID => m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP => m_axi_hostmem_BRESP,
        m_axi_hostmem_BID => m_axi_hostmem_BID,
        m_axi_hostmem_BUSER => m_axi_hostmem_BUSER,
        sext_ln153 => trunc_ln1_reg_231);

    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102 : component BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start,
        ap_done => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done,
        ap_idle => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_idle,
        ap_ready => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready,
        memOutStrm34_dout => memOutStrm34_dout,
        memOutStrm34_num_data_valid => ap_const_lv3_0,
        memOutStrm34_fifo_cap => ap_const_lv3_0,
        memOutStrm34_empty_n => memOutStrm34_empty_n,
        memOutStrm34_read => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read,
        m_axi_hostmem_AWVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY => m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY => m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST,
        m_axi_hostmem_WID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID,
        m_axi_hostmem_WUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY => ap_const_logic_0,
        m_axi_hostmem_ARADDR => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID => ap_const_logic_0,
        m_axi_hostmem_RREADY => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA => ap_const_lv64_0,
        m_axi_hostmem_RLAST => ap_const_logic_0,
        m_axi_hostmem_RID => ap_const_lv1_0,
        m_axi_hostmem_RFIFONUM => ap_const_lv9_0,
        m_axi_hostmem_RUSER => ap_const_lv1_0,
        m_axi_hostmem_RRESP => ap_const_lv2_0,
        m_axi_hostmem_BVALID => m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY => grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP => m_axi_hostmem_BRESP,
        m_axi_hostmem_BID => m_axi_hostmem_BID,
        m_axi_hostmem_BUSER => m_axi_hostmem_BUSER,
        sext_ln153 => trunc_ln1_reg_231);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln187_fu_123_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready = ap_const_logic_1)) then 
                    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rep_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                rep_fu_68 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_1))) then 
                rep_fu_68 <= rep_6_fu_188_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_0))) then 
                rep_fu_68 <= rep_7_fu_178_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                empty_reg_216 <= empty_fu_111_p1;
                numReps_3_reg_206 <= numReps_dout;
                out_1_reg_211 <= out_r_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln189_reg_227 <= icmp_ln189_fu_132_p2;
                trunc_ln1_reg_231 <= add_ln153_fu_153_p2(63 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln189_reg_227, ap_CS_fsm_state10, ap_block_state1, ap_CS_fsm_state2, ap_block_state3_io, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_block_state10, icmp_ln187_fu_123_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln187_fu_123_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln153_fu_153_p2 <= std_logic_vector(unsigned(out_1_reg_211) + unsigned(zext_ln153_fu_149_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10)
    begin
        if ((ap_const_boolean_1 = ap_block_state10)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done)
    begin
        if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_io)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done)
    begin
        if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, out_r_empty_n, numReps_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0));
    end process;


    ap_block_state10_assign_proc : process(m_axi_hostmem_BVALID, icmp_ln189_reg_227)
    begin
                ap_block_state10 <= (((m_axi_hostmem_BVALID = ap_const_logic_0) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((m_axi_hostmem_BVALID = ap_const_logic_0) and (icmp_ln189_reg_227 = ap_const_lv1_1)));
    end process;


    ap_block_state3_io_assign_proc : process(m_axi_hostmem_AWREADY, icmp_ln189_reg_227)
    begin
                ap_block_state3_io <= (((m_axi_hostmem_AWREADY = ap_const_logic_0) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((m_axi_hostmem_AWREADY = ap_const_logic_0) and (icmp_ln189_reg_227 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln187_fu_123_p2)
    begin
        if (((icmp_ln187_fu_123_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln187_fu_123_p2)
    begin
        if (((icmp_ln187_fu_123_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_111_p1 <= numReps_dout(4 - 1 downto 0);
    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg;
    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;

    hostmem_blk_n_AW_assign_proc : process(m_axi_hostmem_AWREADY, ap_CS_fsm_state3, icmp_ln189_reg_227)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln189_reg_227 = ap_const_lv1_1)))) then 
            hostmem_blk_n_AW <= m_axi_hostmem_AWREADY;
        else 
            hostmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    hostmem_blk_n_B_assign_proc : process(m_axi_hostmem_BVALID, icmp_ln189_reg_227, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln189_reg_227 = ap_const_lv1_1)))) then 
            hostmem_blk_n_B <= m_axi_hostmem_BVALID;
        else 
            hostmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln187_fu_123_p2 <= "1" when (rep_fu_68 = numReps_3_reg_206) else "0";
    icmp_ln189_fu_132_p2 <= "1" when (empty_reg_216 = trunc_ln184_fu_128_p1) else "0";
    m_axi_hostmem_ARADDR <= ap_const_lv64_0;
    m_axi_hostmem_ARBURST <= ap_const_lv2_0;
    m_axi_hostmem_ARCACHE <= ap_const_lv4_0;
    m_axi_hostmem_ARID <= ap_const_lv1_0;
    m_axi_hostmem_ARLEN <= ap_const_lv32_0;
    m_axi_hostmem_ARLOCK <= ap_const_lv2_0;
    m_axi_hostmem_ARPROT <= ap_const_lv3_0;
    m_axi_hostmem_ARQOS <= ap_const_lv4_0;
    m_axi_hostmem_ARREGION <= ap_const_lv4_0;
    m_axi_hostmem_ARSIZE <= ap_const_lv3_0;
    m_axi_hostmem_ARUSER <= ap_const_lv1_0;
    m_axi_hostmem_ARVALID <= ap_const_logic_0;

    m_axi_hostmem_AWADDR_assign_proc : process(ap_CS_fsm_state3, icmp_ln189_reg_227, ap_block_state3_io, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, sext_ln153_fu_168_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_1)))) then 
            m_axi_hostmem_AWADDR <= sext_ln153_fu_168_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWADDR <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWADDR <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR;
        else 
            m_axi_hostmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_hostmem_AWBURST_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWBURST <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWBURST <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST;
        else 
            m_axi_hostmem_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_hostmem_AWCACHE_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWCACHE <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWCACHE <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE;
        else 
            m_axi_hostmem_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_hostmem_AWID_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID;
        else 
            m_axi_hostmem_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_hostmem_AWLEN_assign_proc : process(ap_CS_fsm_state3, icmp_ln189_reg_227, ap_block_state3_io, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_1))) then 
            m_axi_hostmem_AWLEN <= ap_const_lv32_100;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_0))) then 
            m_axi_hostmem_AWLEN <= ap_const_lv32_10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWLEN <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWLEN <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN;
        else 
            m_axi_hostmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_hostmem_AWLOCK_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWLOCK <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWLOCK <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK;
        else 
            m_axi_hostmem_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_hostmem_AWPROT_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWPROT <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWPROT <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT;
        else 
            m_axi_hostmem_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_hostmem_AWQOS_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWQOS <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWQOS <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS;
        else 
            m_axi_hostmem_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_hostmem_AWREGION_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWREGION <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWREGION <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION;
        else 
            m_axi_hostmem_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_hostmem_AWSIZE_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWSIZE <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWSIZE <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE;
        else 
            m_axi_hostmem_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_hostmem_AWUSER_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWUSER <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWUSER <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER;
        else 
            m_axi_hostmem_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_hostmem_AWVALID_assign_proc : process(ap_CS_fsm_state3, icmp_ln189_reg_227, ap_block_state3_io, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_io) and (icmp_ln189_reg_227 = ap_const_lv1_1)))) then 
            m_axi_hostmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_AWVALID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_AWVALID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID;
        else 
            m_axi_hostmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_hostmem_BREADY_assign_proc : process(icmp_ln189_reg_227, ap_CS_fsm_state10, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_block_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10) and (icmp_ln189_reg_227 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10) and (icmp_ln189_reg_227 = ap_const_lv1_1)))) then 
            m_axi_hostmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_BREADY <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_BREADY <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY;
        else 
            m_axi_hostmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_hostmem_RREADY <= ap_const_logic_0;

    m_axi_hostmem_WDATA_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WDATA <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WDATA <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA;
        else 
            m_axi_hostmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_hostmem_WID_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID;
        else 
            m_axi_hostmem_WID <= "X";
        end if; 
    end process;


    m_axi_hostmem_WLAST_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WLAST <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WLAST <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST;
        else 
            m_axi_hostmem_WLAST <= 'X';
        end if; 
    end process;


    m_axi_hostmem_WSTRB_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WSTRB <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WSTRB <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB;
        else 
            m_axi_hostmem_WSTRB <= "XXXXXXXX";
        end if; 
    end process;


    m_axi_hostmem_WUSER_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WUSER <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WUSER <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER;
        else 
            m_axi_hostmem_WUSER <= "X";
        end if; 
    end process;


    m_axi_hostmem_WVALID_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_hostmem_WVALID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_hostmem_WVALID <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID;
        else 
            m_axi_hostmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    memOutStrm34_read_assign_proc : process(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read, grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            memOutStrm34_read <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            memOutStrm34_read <= grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read;
        else 
            memOutStrm34_read <= ap_const_logic_0;
        end if; 
    end process;


    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;


    out_r_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_r_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_r_blk_n <= out_r_empty_n;
        else 
            out_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            out_r_read <= ap_const_logic_1;
        else 
            out_r_read <= ap_const_logic_0;
        end if; 
    end process;

    rep_6_fu_188_p2 <= std_logic_vector(unsigned(rep_fu_68) + unsigned(ap_const_lv32_10));
    rep_7_fu_178_p2 <= std_logic_vector(unsigned(rep_fu_68) + unsigned(ap_const_lv32_1));
        sext_ln153_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_231),64));

    shl_ln_fu_141_p3 <= (trunc_ln191_fu_137_p1 & ap_const_lv7_0);
    trunc_ln184_fu_128_p1 <= rep_fu_68(4 - 1 downto 0);
    trunc_ln191_fu_137_p1 <= rep_fu_68(28 - 1 downto 0);
    zext_ln153_fu_149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_141_p3),64));
end behav;
