{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571899174992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571899174998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 00:39:34 2019 " "Processing started: Thu Oct 24 00:39:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571899174998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899174998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899174998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571899175884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571899175884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmander_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file charmander_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 charmander_module " "Found entity 1: charmander_module" {  } { { "charmander_module.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmander_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file charmander_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 charmander_deco " "Found entity 1: charmander_deco" {  } { { "charmander_deco.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line " "Found entity 1: sprite_line" {  } { { "sprite_line.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_line.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_syncronization.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_syncronization.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_syncronization " "Found entity 1: horizontal_syncronization" {  } { { "horizontal_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_counter.sv(13) " "Verilog HDL information at vertical_counter.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_counter.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_counter.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571899188100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Position " "Found entity 1: FSM_Position" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_player.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_player " "Found entity 1: FSM_player" {  } { { "FSM_player.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_memory " "Found entity 1: matrix_memory" {  } { { "matrix_memory.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/matrix_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file victory_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory_detection " "Found entity 1: victory_detection" {  } { { "victory_detection.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/victory_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.sv 1 1 " "Found 1 design units, including 1 entities, in source file tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/tester.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_syncronization.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_syncronization.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_syncronization " "Found entity 1: vertical_syncronization" {  } { { "vertical_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188148 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_syncronization.sv(13) " "Verilog HDL information at display_syncronization.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "display_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_syncronization.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571899188152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_syncronization.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_syncronization.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_syncronization " "Found entity 1: display_syncronization" {  } { { "display_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_syncronization.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_visible.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_visible.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_visible " "Found entity 1: display_visible" {  } { { "display_visible.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_visible.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pikachu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file pikachu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pikachu_deco " "Found entity 1: pikachu_deco" {  } { { "pikachu_deco.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pikachu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file pikachu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pikachu_module " "Found entity 1: pikachu_module" {  } { { "pikachu_module.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_tb " "Found entity 1: sprite_tb" {  } { { "sprite_tb.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visible_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file visible_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visible_sprite " "Found entity 1: visible_sprite" {  } { { "visible_sprite.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/visible_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_gen " "Found entity 1: address_gen" {  } { { "address_gen.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/address_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_finder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_finder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_finder " "Found entity 1: pixel_finder" {  } { { "pixel_finder.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pixel_finder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_cursor.sv 1 1 " "Found 1 design units, including 1 entities, in source file line_cursor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_cursor " "Found entity 1: line_cursor" {  } { { "line_cursor.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/line_cursor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_position_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_position_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Position_TB " "Found entity 1: FSM_Position_TB" {  } { { "FSM_Position_TB.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_counter " "Found entity 1: position_counter" {  } { { "position_counter.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/position_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe_Top " "Found entity 1: TicTacToe_Top" {  } { { "TicTacToe_Top.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pikachu_sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pikachu_sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pikachu_sprite_rom " "Found entity 1: pikachu_sprite_rom" {  } { { "pikachu_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmander_sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file charmander_sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charmander_sprite_rom " "Found entity 1: charmander_sprite_rom" {  } { { "charmander_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_exists.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_exists.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_exists " "Found entity 1: sprite_exists" {  } { { "sprite_exists.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_exists.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_action_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_action_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_action_counter " "Found entity 1: random_action_counter" {  } { { "random_action_counter.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_action_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_number.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TicTacToe_Top " "Elaborating entity \"TicTacToe_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571899188409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_player FSM_player:player_FSM " "Elaborating entity \"FSM_player\" for hierarchy \"FSM_player:player_FSM\"" {  } { { "TicTacToe_Top.sv" "player_FSM" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter FSM_player:player_FSM\|position_counter:counter " "Elaborating entity \"position_counter\" for hierarchy \"FSM_player:player_FSM\|position_counter:counter\"" {  } { { "FSM_player.sv" "counter" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_player.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Position FSM_Position:moves_FSM " "Elaborating entity \"FSM_Position\" for hierarchy \"FSM_Position:moves_FSM\"" {  } { { "TicTacToe_Top.sv" "moves_FSM" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188419 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(33) " "Verilog HDL Case Statement information at FSM_Position.sv(33): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(40) " "Verilog HDL Case Statement information at FSM_Position.sv(40): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(48) " "Verilog HDL Case Statement information at FSM_Position.sv(48): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(55) " "Verilog HDL Case Statement information at FSM_Position.sv(55): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(63) " "Verilog HDL Case Statement information at FSM_Position.sv(63): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(72) " "Verilog HDL Case Statement information at FSM_Position.sv(72): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(80) " "Verilog HDL Case Statement information at FSM_Position.sv(80): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(87) " "Verilog HDL Case Statement information at FSM_Position.sv(87): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_Position.sv(95) " "Verilog HDL Case Statement information at FSM_Position.sv(95): all case item expressions in this case statement are onehot" {  } { { "FSM_Position.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571899188421 "|TicTacToe_Top|FSM_Position:moves_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_memory matrix_memory:matrix_module " "Elaborating entity \"matrix_memory\" for hierarchy \"matrix_memory:matrix_module\"" {  } { { "TicTacToe_Top.sv" "matrix_module" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory_detection victory_detection:victory_module " "Elaborating entity \"victory_detection\" for hierarchy \"victory_detection:victory_module\"" {  } { { "TicTacToe_Top.sv" "victory_module" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "TicTacToe_Top.sv" "vga_controller" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider vga_controller:vga_controller\|clock_divider:clk_pixel " "Elaborating entity \"clock_divider\" for hierarchy \"vga_controller:vga_controller\|clock_divider:clk_pixel\"" {  } { { "vga_controller.sv" "clk_pixel" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter vga_controller:vga_controller\|horizontal_counter:h_counter " "Elaborating entity \"horizontal_counter\" for hierarchy \"vga_controller:vga_controller\|horizontal_counter:h_counter\"" {  } { { "vga_controller.sv" "h_counter" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter vga_controller:vga_controller\|vertical_counter:v_counter " "Elaborating entity \"vertical_counter\" for hierarchy \"vga_controller:vga_controller\|vertical_counter:v_counter\"" {  } { { "vga_controller.sv" "v_counter" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_syncronization vga_controller:vga_controller\|horizontal_syncronization:h_syncronization " "Elaborating entity \"horizontal_syncronization\" for hierarchy \"vga_controller:vga_controller\|horizontal_syncronization:h_syncronization\"" {  } { { "vga_controller.sv" "h_syncronization" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 horizontal_syncronization.sv(11) " "Verilog HDL assignment warning at horizontal_syncronization.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "horizontal_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188599 "|vga_controller|horizontal_syncronization:h_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 horizontal_syncronization.sv(15) " "Verilog HDL assignment warning at horizontal_syncronization.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "horizontal_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188599 "|vga_controller|horizontal_syncronization:h_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 horizontal_syncronization.sv(17) " "Verilog HDL assignment warning at horizontal_syncronization.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "horizontal_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188599 "|vga_controller|horizontal_syncronization:h_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 horizontal_syncronization.sv(19) " "Verilog HDL assignment warning at horizontal_syncronization.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "horizontal_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188599 "|vga_controller|horizontal_syncronization:h_syncronization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_syncronization vga_controller:vga_controller\|vertical_syncronization:v_syncronization " "Elaborating entity \"vertical_syncronization\" for hierarchy \"vga_controller:vga_controller\|vertical_syncronization:v_syncronization\"" {  } { { "vga_controller.sv" "v_syncronization" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vertical_syncronization.sv(11) " "Verilog HDL assignment warning at vertical_syncronization.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "vertical_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188619 "|vga_controller|vertical_syncronization:v_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vertical_syncronization.sv(15) " "Verilog HDL assignment warning at vertical_syncronization.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "vertical_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188619 "|vga_controller|vertical_syncronization:v_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vertical_syncronization.sv(17) " "Verilog HDL assignment warning at vertical_syncronization.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "vertical_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188619 "|vga_controller|vertical_syncronization:v_syncronization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vertical_syncronization.sv(19) " "Verilog HDL assignment warning at vertical_syncronization.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "vertical_syncronization.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571899188619 "|vga_controller|vertical_syncronization:v_syncronization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_syncronization vga_controller:vga_controller\|display_syncronization:disp_syncronization " "Elaborating entity \"display_syncronization\" for hierarchy \"vga_controller:vga_controller\|display_syncronization:disp_syncronization\"" {  } { { "vga_controller.sv" "disp_syncronization" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_visible vga_controller:vga_controller\|display_visible:enable_logic " "Elaborating entity \"display_visible\" for hierarchy \"vga_controller:vga_controller\|display_visible:enable_logic\"" {  } { { "vga_controller.sv" "enable_logic" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_line vga_controller:vga_controller\|sprite_line:game_table " "Elaborating entity \"sprite_line\" for hierarchy \"vga_controller:vga_controller\|sprite_line:game_table\"" {  } { { "vga_controller.sv" "game_table" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_finder vga_controller:vga_controller\|pixel_finder:pixels " "Elaborating entity \"pixel_finder\" for hierarchy \"vga_controller:vga_controller\|pixel_finder:pixels\"" {  } { { "vga_controller.sv" "pixels" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pikachu_module vga_controller:vga_controller\|pikachu_module:pikachu_sprite " "Elaborating entity \"pikachu_module\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\"" {  } { { "vga_controller.sv" "pikachu_sprite" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_gen vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|address_gen:address_gen " "Elaborating entity \"address_gen\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|address_gen:address_gen\"" {  } { { "pikachu_module.sv" "address_gen" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pikachu_sprite_rom vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom " "Elaborating entity \"pikachu_sprite_rom\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\"" {  } { { "pikachu_module.sv" "sprite_rom" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\"" {  } { { "pikachu_sprite_rom.v" "altsyncram_component" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\"" {  } { { "pikachu_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/este0/Downloads/sprites/sprites/pikachu.mif " "Parameter \"init_file\" = \"C:/Users/este0/Downloads/sprites/sprites/pikachu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188761 ""}  } { { "pikachu_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571899188761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chj1 " "Found entity 1: altsyncram_chj1" {  } { { "db/altsyncram_chj1.tdf" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_chj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chj1 vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\|altsyncram_chj1:auto_generated " "Elaborating entity \"altsyncram_chj1\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\|altsyncram_chj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pikachu_deco vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_deco:decoder " "Elaborating entity \"pikachu_deco\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|pikachu_deco:decoder\"" {  } { { "pikachu_module.sv" "decoder" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visible_sprite vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|visible_sprite:visible_p " "Elaborating entity \"visible_sprite\" for hierarchy \"vga_controller:vga_controller\|pikachu_module:pikachu_sprite\|visible_sprite:visible_p\"" {  } { { "pikachu_module.sv" "visible_p" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charmander_module vga_controller:vga_controller\|charmander_module:charmander_sprite " "Elaborating entity \"charmander_module\" for hierarchy \"vga_controller:vga_controller\|charmander_module:charmander_sprite\"" {  } { { "vga_controller.sv" "charmander_sprite" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charmander_sprite_rom vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom " "Elaborating entity \"charmander_sprite_rom\" for hierarchy \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\"" {  } { { "charmander_module.sv" "sprite_rom" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\"" {  } { { "charmander_sprite_rom.v" "altsyncram_component" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\"" {  } { { "charmander_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/este0/Downloads/sprites/sprites/charmander.mif " "Parameter \"init_file\" = \"C:/Users/este0/Downloads/sprites/sprites/charmander.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571899188881 ""}  } { { "charmander_sprite_rom.v" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571899188881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqj1 " "Found entity 1: altsyncram_sqj1" {  } { { "db/altsyncram_sqj1.tdf" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_sqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571899188946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899188946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqj1 vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\|altsyncram_sqj1:auto_generated " "Elaborating entity \"altsyncram_sqj1\" for hierarchy \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_sprite_rom:sprite_rom\|altsyncram:altsyncram_component\|altsyncram_sqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charmander_deco vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_deco:decoder " "Elaborating entity \"charmander_deco\" for hierarchy \"vga_controller:vga_controller\|charmander_module:charmander_sprite\|charmander_deco:decoder\"" {  } { { "charmander_module.sv" "decoder" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_cursor vga_controller:vga_controller\|line_cursor:cursor " "Elaborating entity \"line_cursor\" for hierarchy \"vga_controller:vga_controller\|line_cursor:cursor\"" {  } { { "vga_controller.sv" "cursor" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_exists vga_controller:vga_controller\|sprite_exists:sprite_enables " "Elaborating entity \"sprite_exists\" for hierarchy \"vga_controller:vga_controller\|sprite_exists:sprite_enables\"" {  } { { "vga_controller.sv" "sprite_enables" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number random_number:random_number " "Elaborating entity \"random_number\" for hierarchy \"random_number:random_number\"" {  } { { "TicTacToe_Top.sv" "random_number" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899188981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_action_counter random_action_counter:random_counter " "Elaborating entity \"random_action_counter\" for hierarchy \"random_action_counter:random_counter\"" {  } { { "TicTacToe_Top.sv" "random_counter" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899189044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "TicTacToe_Top.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571899190346 "|TicTacToe_Top|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "TicTacToe_Top.sv" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571899190346 "|TicTacToe_Top|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571899190346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571899190443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571899191050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/output_files/TicTacToe.map.smsg " "Generated suppressed messages file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/output_files/TicTacToe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899191134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571899191377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571899191377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "502 " "Implemented 502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571899191606 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571899191606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571899191606 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571899191606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571899191606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571899191661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 00:39:51 2019 " "Processing ended: Thu Oct 24 00:39:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571899191661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571899191661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571899191661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571899191661 ""}
