{"Source Block": ["zipcpu/rtl/core/pipemem.v@107:121@HdlStmProcess", "\t\tmisaligned = 1'b0;\n\n\talways @(posedge i_clk)\n\t\tfifo_oreg[wraddr] <= { i_oreg, i_op[2:1], i_addr[1:0] };\n\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n\t\t\twraddr <= 0;\n\t\telse if (i_pipe_stb)\n\t\t\twraddr <= wraddr + 1'b1;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n\t\t\trdaddr <= 0;\n\t\telse if ((i_wb_ack)&&(cyc))\n\t\t\trdaddr <= rdaddr + 1'b1;\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@112:126", "\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n\t\t\twraddr <= 0;\n\t\telse if (i_pipe_stb)\n\t\t\twraddr <= wraddr + 1'b1;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n\t\t\trdaddr <= 0;\n\t\telse if ((i_wb_ack)&&(cyc))\n\t\t\trdaddr <= rdaddr + 1'b1;\n\tassign\tnxt_rdaddr = rdaddr + 1'b1;\n\n\twire\tgbl_stb, lcl_stb, lcl_bus;\n\tassign\tlcl_bus = (i_addr[31:24]==8'hff)&&(WITH_LOCAL_BUS);\n\tassign\tlcl_stb = (lcl_bus)&&(!misaligned);\n"]], "Diff Content": {"Delete": [[113, "\t\tif ((i_reset)||((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n"], [115, "\t\telse if (i_pipe_stb)\n"], [116, "\t\t\twraddr <= wraddr + 1'b1;\n"]], "Add": [[113, "\tif (i_reset)\n"], [113, "\t\twraddr <= 0;\n"], [113, "\telse if (((i_wb_err)&&(cyc))||((i_pipe_stb)&&(misaligned)))\n"], [116, "\telse if (i_pipe_stb)\n"], [116, "\t\twraddr <= wraddr + 1'b1;\n"], [116, "\tinitial\trdaddr = 0;\n"]]}}