$date
  Mon Mar 31 21:45:00 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbench $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # addsub $end
$var reg 4 $ result[3:0] $end
$var reg 1 % cout $end
$var reg 4 & b_mod[3:0] $end
$var reg 1 ' cin $end
$var reg 5 ( sum[4:0] $end
$upscope $end
$enddefinitions $end
#0
b0100 !
b0011 "
0#
b0111 $
0%
b0011 &
0'
b00111 (
#10000000
b1000 !
b0111 "
b1111 $
b0111 &
b01111 (
#11000000
#20000000
b1111 !
b0001 "
b0000 $
1%
b0001 &
b10000 (
#21000000
#30000000
b0011 !
b0100 "
1#
b1111 $
0%
b1011 &
1'
b01111 (
#31000000
#40000000
b0100 !
b0011 "
b0001 $
1%
b1100 &
b10001 (
#41000000
#50000000
b0000 !
b0001 "
b1111 $
0%
b1110 &
b01111 (
#51000000
#60000000
