{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623677456279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623677456289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 19:00:55 2021 " "Processing started: Mon Jun 14 19:00:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623677456289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623677456289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM -c top " "Command: quartus_sta SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623677456290 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623677456391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623677457944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623677457944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677457987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677457988 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1623677459206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1623677459243 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "Timing Analyzer" 0 0 1623677459244 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677459590 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1623677459680 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677459713 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623677459713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677459999 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677460000 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623677460003 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677460003 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677460005 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677460005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623677460009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623677460024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.204 " "Worst-case setup slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.204               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.524               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 clk125  " "    1.174               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.128               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    2.128               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.181               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   15.181               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677460385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.160               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.273               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk125  " "    0.329               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.337               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.514               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677460456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.404 " "Worst-case recovery slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    9.404               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.128               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "   11.128               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.233               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   20.233               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677460475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.022 " "Worst-case removal slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.022               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.831               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.316               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    1.316               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677460500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.805 " "Worst-case minimum pulse width slack is 0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.805               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    0.858               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.560               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.560               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.056               0.000 clk125  " "    3.056               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.420               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.420               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.778               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    7.778               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.487               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.487               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677460512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677460512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.405 ns " "Worst Case Available Settling Time: 20.405 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677460576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677460576 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "Timing Analyzer" 0 0 1623677460700 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677461013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.789 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.789" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.633 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.204 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.404 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.404" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.022 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677462679 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677462679 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677462757 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1623677462757 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.351  0.357" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.351  0.357" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.356     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.356     --" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  0.204   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  0.204   0.16" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.404  0.022" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.404  0.022" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.789  0.633" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.789  0.633" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.276  0.228" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.276  0.228" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.211  0.248" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.211  0.248" 0 0 "Timing Analyzer" 0 0 1623677462758 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623677462949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623677463000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623677474418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677475036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623677475036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677475302 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677475302 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623677475304 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677475304 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677475305 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677475305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.273 " "Worst-case setup slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.273               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.626               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 clk125  " "    1.157               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.002               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    2.002               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.077               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   15.077               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677475570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.210               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.253               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.303               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk125  " "    0.340               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.532               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677475679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.672 " "Worst-case recovery slack is 9.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    9.672               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.368               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "   11.368               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.354               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   20.354               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677475752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.078 " "Worst-case removal slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.078               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.769               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    1.251               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677475821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.731 " "Worst-case minimum pulse width slack is 0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.731               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    0.866               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.558               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.058               0.000 clk125  " "    3.058               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.383               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.383               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.780               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    7.780               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.471               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.471               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677475858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677475858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.876 ns " "Worst Case Available Settling Time: 20.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677475904 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677475904 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "Timing Analyzer" 0 0 1623677476106 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677476387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.823 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.823" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677477570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.673 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.673" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677477654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.273 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677477791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677477946 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677477946 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.672 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.672" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677478041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.078 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.078" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677478149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677478149 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.335  0.352" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.335  0.352" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.397     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.397     --" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  0.273   0.21" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  0.273   0.21" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.672  0.078" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.672  0.078" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.823  0.673" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.823  0.673" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.286  0.239" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.286  0.239" 0 0 "Timing Analyzer" 0 0 1623677478261 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|   0.23  0.258" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|   0.23  0.258" 0 0 "Timing Analyzer" 0 0 1623677478262 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623677478519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623677479094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623677485350 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677485866 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623677485866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677486136 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677486136 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623677486138 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677486138 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677486140 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677486140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.450 " "Worst-case setup slack is 1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.450               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.584               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    1.584               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.240               0.000 clk125  " "    4.240               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.574               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    8.574               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.122               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   19.122               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677486261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 clk125  " "    0.090               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.143               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.169               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.183               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.335               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677486383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.771 " "Worst-case recovery slack is 11.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.771               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "   11.771               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.358               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "   13.358               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.664               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.664               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677486465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.307               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.425               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.628               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677486548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.115 " "Worst-case minimum pulse width slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.115               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    1.197               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.561               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.561               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.233               0.000 clk125  " "    3.233               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.721               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.721               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.796               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    7.796               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.979               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.979               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677486619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677486619 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.281 ns " "Worst Case Available Settling Time: 25.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677486670 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677486670 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "Timing Analyzer" 0 0 1623677487013 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677487292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.153 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.153" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677488693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677488808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.450 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.450" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677488974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677488974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489172 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677489172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.771 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.771" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677489297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.307 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.307" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677489428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677489428 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677489572 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1623677489572 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.225  0.219" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.225  0.219" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.774     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.774     --" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   1.45  0.143" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   1.45  0.143" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.771  0.307" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.771  0.307" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.153  1.084" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.153  1.084" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.449  0.402" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.449  0.402" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.304  0.304" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.304  0.304" 0 0 "Timing Analyzer" 0 0 1623677489573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623677489916 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623677490542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623677490542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677490803 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677490803 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623677490805 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677490805 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.190 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623677490806 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1623677490806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.536 " "Worst-case setup slack is 1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.536               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.536               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    1.732               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.564               0.000 clk125  " "    4.564               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.223               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    9.223               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.518               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   19.518               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677490958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677490958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk125  " "    0.076               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.131               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.157               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.176               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.280               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677491116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.237 " "Worst-case recovery slack is 12.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.237               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "   12.237               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.503               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "   13.503               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.861               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.861               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677491228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.288 " "Worst-case removal slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    0.288               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.359               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.573               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677491339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.109 " "Worst-case minimum pulse width slack is 1.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.109               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    1.195               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.560               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.560               0.000 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.323               0.000 clk125  " "    3.323               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.718               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.718               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.795               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk  " "    7.795               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.986               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.986               0.000 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623677491440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623677491440 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.840 ns " "Worst Case Available Settling Time: 25.840 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623677491491 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677491491 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "Timing Analyzer" 0 0 1623677491997 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677492283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.144 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.144" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677494151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.096 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.096" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677494297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.536 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.536" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677494491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.131 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677494755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.237 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.237" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677494918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677494918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.288 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.288" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677495082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677495082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677495082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677495082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623677495082 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623677495082 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: LPDDR2_inst\|lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1623677495260 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1623677495260 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.195  0.236" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.195  0.236" 0 0 "Timing Analyzer" 0 0 1623677495260 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.768     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.768     --" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.536  0.131" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.536  0.131" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.237  0.288" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.237  0.288" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.144  1.096" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.144  1.096" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.453  0.406" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.453  0.406" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.306  0.306" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.306  0.306" 0 0 "Timing Analyzer" 0 0 1623677495261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623677498231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623677498232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6335 " "Peak virtual memory: 6335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623677499269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 19:01:39 2021 " "Processing ended: Mon Jun 14 19:01:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623677499269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623677499269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623677499269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623677499269 ""}
