

================================================================
== Vitis HLS Report for 'write_back_Pipeline_write_back'
================================================================
* Date:           Tue May 14 23:14:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_back  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     208|    224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_120_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln156_fu_108_p2               |         +|   0|  0|  71|          64|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_70_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_result_blk_n        |   9|          2|    1|          2|
    |gmem2_blk_n_AW           |   9|          2|    1|          2|
    |gmem2_blk_n_B            |   9|          2|    1|          2|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   71|        142|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |data_result_read_reg_166                |  32|   0|   32|          0|
    |data_result_read_reg_166_pp0_iter2_reg  |  32|   0|   32|          0|
    |gmem2_addr_reg_171                      |  64|   0|   64|          0|
    |i_fu_60                                 |  64|   0|   64|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 208|   0|  208|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|data_result_dout            |   in|   32|     ap_fifo|                     data_result|       pointer|
|data_result_num_data_valid  |   in|    7|     ap_fifo|                     data_result|       pointer|
|data_result_fifo_cap        |   in|    7|     ap_fifo|                     data_result|       pointer|
|data_result_empty_n         |   in|    1|     ap_fifo|                     data_result|       pointer|
|data_result_read            |  out|    1|     ap_fifo|                     data_result|       pointer|
|m_axi_gmem2_AWVALID         |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWREADY         |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWADDR          |  out|   64|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWID            |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWLEN           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWSIZE          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWBURST         |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWLOCK          |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWCACHE         |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWPROT          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWQOS           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWREGION        |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWUSER          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WVALID          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WREADY          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WDATA           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WSTRB           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WLAST           |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WID             |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WUSER           |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARVALID         |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARREADY         |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARADDR          |  out|   64|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARID            |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARLEN           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARSIZE          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARBURST         |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARLOCK          |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARCACHE         |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARPROT          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARQOS           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARREGION        |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARUSER          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RVALID          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RREADY          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RDATA           |   in|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RLAST           |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RID             |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RFIFONUM        |   in|    9|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RUSER           |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RRESP           |   in|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BVALID          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BREADY          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BRESP           |   in|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BID             |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BUSER           |   in|    1|       m_axi|                           gmem2|       pointer|
|c_load                      |   in|   64|     ap_none|                          c_load|        scalar|
+----------------------------+-----+-----+------------+--------------------------------+--------------+

