//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.7.02Beta
//Created Time: Tue Jun 01 10:37:23 2021

module Video_Frame_Buffer_Top(
	I_rst_n,
	I_dma_clk,
	I_wr_halt,
	I_rd_halt,
	I_vin0_clk,
	I_vin0_vs_n,
	I_vin0_de,
	I_vin0_data,
	I_vout0_clk,
	I_vout0_vs_n,
	I_vout0_de,
	I_rd_data_valid,
	I_rd_data,
	I_init_calib,
	O_vin0_fifo_full,
	O_vout0_den,
	O_vout0_data,
	O_vout0_fifo_empty,
	O_cmd,
	O_cmd_en,
	O_addr,
	O_wr_data,
	O_data_mask
);
input I_rst_n;
input I_dma_clk;
input [0:0] I_wr_halt;
input [0:0] I_rd_halt;
input I_vin0_clk;
input I_vin0_vs_n;
input I_vin0_de;
input [15:0] I_vin0_data;
input I_vout0_clk;
input I_vout0_vs_n;
input I_vout0_de;
input I_rd_data_valid;
input [31:0] I_rd_data;
input I_init_calib;
output O_vin0_fifo_full;
output O_vout0_den;
output [15:0] O_vout0_data;
output O_vout0_fifo_empty;
output O_cmd;
output O_cmd_en;
output [21:0] O_addr;
output [31:0] O_wr_data;
output [3:0] O_data_mask;
wire GND;
wire I_dma_clk;
wire I_init_calib;
wire [31:0] I_rd_data;
wire I_rd_data_valid;
wire [0:0] I_rd_halt;
wire I_rst_n;
wire I_vin0_clk;
wire [15:0] I_vin0_data;
wire I_vin0_de;
wire I_vin0_vs_n;
wire I_vout0_clk;
wire I_vout0_de;
wire I_vout0_vs_n;
wire [0:0] I_wr_halt;
wire [21:0] O_addr;
wire O_cmd;
wire O_cmd_en;
wire [3:0] O_data_mask;
wire O_vin0_fifo_full;
wire [15:0] O_vout0_data;
wire O_vout0_den;
wire O_vout0_fifo_empty;
wire [31:0] O_wr_data;
wire VCC;
wire \vfb_hyperram_wrapper_inst/dma0_wr_end ;
wire \vfb_hyperram_wrapper_inst/dma0_wr_req ;
wire \vfb_hyperram_wrapper_inst/n14_8 ;
wire \vfb_hyperram_wrapper_inst/n14_11 ;
wire \vfb_hyperram_wrapper_inst/dma0_rd_req ;
wire \vfb_hyperram_wrapper_inst/dma0_rd_end ;
wire \vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ;
wire \vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ;
wire \vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ;
wire \vfb_hyperram_wrapper_inst/dma0_rd_valid_Z ;
wire \vfb_hyperram_wrapper_inst/current_state.ST_IDLE ;
wire [21:6] \vfb_hyperram_wrapper_inst/dma0_wr_addr ;
wire [5:0] \vfb_hyperram_wrapper_inst/cmd_cnt ;
wire [31:0] \vfb_hyperram_wrapper_inst/dma0_wr_data ;
wire [21:6] \vfb_hyperram_wrapper_inst/dma0_rd_addr ;
wire [5:0] \vfb_hyperram_wrapper_inst/cmd_cnt_0 ;
wire [31:0] \vfb_hyperram_wrapper_inst/dma0_rd_data_Z ;
wire [21:20] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_wr_base ;
wire [21:20] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_rd_base ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n313_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n312_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n311_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n308_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n165_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n216_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n213_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n210_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n208_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n146_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_10 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n218_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n219_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_13 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n163_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_15 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n166_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n167_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ;
wire [15:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data ;
wire [5:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt ;
wire [31:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ;
wire [15:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n250_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n203_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_10_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_0_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_1_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_2_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_3_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_4_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_5_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_6_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_7_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_8_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_9_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_10_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_10 ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub ;
wire [35:18] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO ;
wire [35:14] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO_0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n350_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n349_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n138_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n313_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n312_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n307_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n305_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n302_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n298_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n346_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n347_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ;
wire [15:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt ;
wire [5:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt ;
wire [10:8] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count ;
wire [31:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ;
wire [0:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 ;
wire [0:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 ;
wire [31:16] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b ;
wire [0:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n334_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_4 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_6 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_0_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_1_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_2_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_3_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_4_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_5_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_6_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_7_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_8_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_9_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_10_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_3 ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr ;
wire [9:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext ;
wire [10:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub ;
wire [35:18] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO ;
wire [35:14] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO_0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n148_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n147_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n116_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n115_11 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n99_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n78_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n100_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n79_9 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ;
wire \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr ;
wire [1:0] \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_7 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_9 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_11 ;
wire \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(O_addr[0])
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(O_addr[1])
);
OBUF gowin_buf_2 (
	.I(GND),
	.O(O_addr[2])
);
OBUF gowin_buf_3 (
	.I(GND),
	.O(O_addr[3])
);
OBUF gowin_buf_4 (
	.I(GND),
	.O(O_addr[4])
);
OBUF gowin_buf_5 (
	.I(GND),
	.O(O_addr[5])
);
OBUF gowin_buf_6 (
	.I(GND),
	.O(O_data_mask[0])
);
OBUF gowin_buf_7 (
	.I(GND),
	.O(O_data_mask[1])
);
OBUF gowin_buf_8 (
	.I(GND),
	.O(O_data_mask[2])
);
OBUF gowin_buf_9 (
	.I(GND),
	.O(O_data_mask[3])
);
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ),
	.I1(I_vin0_vs_n),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [21]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [21]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_4 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s0 .INIT=16'hAA3C;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [20]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [20]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_4 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s0 .INIT=16'hAA3C;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_5 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_4 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s3 .INIT=16'hFF0B;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_11 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s3 .INIT=16'h78FF;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_s3  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [3]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/cmd_cnt [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_s3 .INIT=16'h1FFF;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n313_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n313_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n313_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n312_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n312_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n312_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n311_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt [2]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n311_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n311_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_s1 .INIT=8'h60;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_8 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n308_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_8 ),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n308_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n308_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n165_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n165_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n165_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n216_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n216_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n216_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n213_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [12]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n213_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n213_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [13]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n210_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n210_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n210_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n208_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n208_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n208_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [18]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [19]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_s1 .INIT=16'h0708;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_s1  (
	.I0(I_vin0_vs_n),
	.I1(I_vin0_de),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_s1 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [10]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s1 .INIT=16'h0E00;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s2 .INIT=8'hD0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_6 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s1 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s2 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_5 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s1 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s4 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_s2  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_s2 .INIT=8'h80;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_s2 .INIT=8'h80;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [9]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [8]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_s2 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_s2 .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [12]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_s2 .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_s2 .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_s2 .INIT=4'h8;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [18]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_s2 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [8]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s3 .INIT=16'h0001;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s4 .INIT=16'h0001;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s3  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [13]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [12]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s3 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s4  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [20]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [19]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_s4 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s3  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [19]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [18]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_s3 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s5 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_s3 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_s3 .INIT=16'h1444;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [8]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_s3 .INIT=16'h1444;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_s3  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [3]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt [1]),
	.I3(\vfb_hyperram_wrapper_inst/cmd_cnt [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_s3 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n146_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_4 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_5 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n146_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n146_s3 .INIT=8'hF2;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_5 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_s3 .INIT=16'h1444;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_8 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_10 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_s4 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_s3 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n218_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n218_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n218_s2 .INIT=16'h0BB0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n219_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n219_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n219_s2 .INIT=8'h45;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d3 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s4 .INIT=16'h4F44;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s6  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_req ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_4 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_5 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_13 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s6 .INIT=16'h00FB;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n163_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_11 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n163_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n163_s3 .INIT=16'h8828;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s5  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_15 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s5 .INIT=4'h7;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_s4  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_s4 .INIT=16'h82A0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n166_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n166_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n166_s3 .INIT=16'h82A0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n167_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n167_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n167_s3 .INIT=8'h82;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IDLE ),
	.I1(I_rst_n),
	.I2(I_init_calib),
	.F(\vfb_hyperram_wrapper_inst/n14_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3 .INIT=8'h3B;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0 .INIT=1'b1;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n16_5 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0  (
	.D(I_vin0_data[15]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0  (
	.D(I_vin0_data[14]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0  (
	.D(I_vin0_data[13]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0  (
	.D(I_vin0_data[12]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0  (
	.D(I_vin0_data[11]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0  (
	.D(I_vin0_data[10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0  (
	.D(I_vin0_data[9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0  (
	.D(I_vin0_data[8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0  (
	.D(I_vin0_data[7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0  (
	.D(I_vin0_data[6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0  (
	.D(I_vin0_data[5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0  (
	.D(I_vin0_data[4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0  (
	.D(I_vin0_data[3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0  (
	.D(I_vin0_data[2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0  (
	.D(I_vin0_data[1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0  (
	.D(I_vin0_data[0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d3_s0 .INIT=1'b0;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0 .INIT=1'b1;
DFFPE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n146_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_5 ),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_end )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1 .INIT=1'b1;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1  (
	.D(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n165_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_15 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n204_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n205_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n206_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [19])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n207_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [18])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n208_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n209_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n210_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n211_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n212_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n213_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n214_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n215_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n216_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n217_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n218_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n219_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n308_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_4_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n309_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_3_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n310_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n311_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n312_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n313_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_5_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s1 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s4  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_13 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_wr_req )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s4 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s4  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n163_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s4 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n164_9 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s3 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n166_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s3 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n167_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3 .INIT=1'b0;
INV \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5  (
	.I(I_rst_n),
	.O(\vfb_hyperram_wrapper_inst/n14_11 )
);
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [15]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [13]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [12]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_s6 .INIT=8'h70;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_s7  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_s7 .INIT=8'h70;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_s3 .INIT=16'h1222;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_s3 .INIT=8'h14;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_15_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_15_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_14_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_14_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_13_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_13_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_12_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_12_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_11_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_11_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1 [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_16b_d1_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_32b_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_32b_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_we_32b_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n73_5 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_we_32b_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_31_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n74_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [31])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_31_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_30_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n75_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [30])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_30_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_29_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n76_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [29])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_29_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_28_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n77_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [28])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_28_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n78_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [27])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n79_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [26])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_25_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n80_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [25])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_25_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_24_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n81_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [24])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_24_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_23_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n82_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [23])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_23_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_22_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n83_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [22])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_22_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n84_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n85_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n86_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [19])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n87_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [18])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n88_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [17])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n89_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [16])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n90_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n91_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n92_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n93_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n94_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n95_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n96_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n97_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n98_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n99_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n100_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n101_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n102_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n103_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n104_12 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n105_13 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n64_8 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/n65_8 ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3 .INIT=1'b0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_s1  (
	.I0(O_vin0_fifo_full),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_we_32b ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_de_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_s1 .INIT=8'h40;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_0_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_1_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_2_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_3_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_4_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_5_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_5_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_6_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_7_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_8_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_8_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_9_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_9_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [9]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [8]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_7_s0 .INIT=16'h6996;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_6_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_3_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_4 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_4 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s0 .INIT=16'h6996;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_1_s0 .INIT=4'h6;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_0_s0 .INIT=8'h96;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n250_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n250_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n250_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_0_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_1_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_2_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_3_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_4_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_5_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_5_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_6_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_7_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_8_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_8_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext_9_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0 .INIT=16'h4000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_s1 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s1 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [9]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1 .INIT=16'hED7B;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [1]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2 .INIT=16'h9009;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [6]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3 .INIT=16'h8008;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [6]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s10  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s10 .INIT=8'h69;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [5]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_4_s2 .INIT=16'h6996;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_5_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_5_s1 .INIT=8'h96;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_8_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_8_s1 .INIT=8'h96;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n203_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n203_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n203_s1 .INIT=8'h10;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_7_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_7_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_8_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [8]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_8_s1 .INIT=16'hCACC;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_9_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [9]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_9_s1 .INIT=16'hCACC;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_3 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1 .INIT=8'h09;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_8_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_7_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [0]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq2_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [10]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wgraynext [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [7]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [6]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [2]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [1]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [0]),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin_0_s0 .INIT=1'b0;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0 .INIT=1'b1;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ),
	.CLK(I_vin0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(O_vin0_fifo_full)
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9]),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_9_s0 .INIT=1'b0;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1  (
	.D(GND),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0]),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s1  (
	.D(GND),
	.CLK(I_vin0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0]),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1 .INIT=1'b1;
SDPX9B \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_10 ),
	.RESETB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [17:0]}),
	.ADA({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [9:0], GND, GND, VCC, VCC}),
	.ADB({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [9:0], GND, GND, GND, GND}),
	.DO({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO [35:18], \vfb_hyperram_wrapper_inst/dma0_wr_data [17:0]})
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_0=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_1=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_4 ),
	.RESETA(GND),
	.CLKB(I_dma_clk),
	.CEB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_10 ),
	.RESETB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_d_32b [31:18]}),
	.ADA({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [9:0], GND, GND, VCC, VCC}),
	.ADB({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [9:0], GND, GND, GND, GND}),
	.DO({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/DO_0 [35:14], \vfb_hyperram_wrapper_inst/dma0_wr_data [31:18]})
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_0=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_1=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_1=3'b000;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n203_5 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_8_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_10_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [10]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_9_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_10_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_10_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n60_4 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_0_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_0_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_1_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_0_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_1_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_1_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_2_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_1_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_2_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_2_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_3_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_2_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_3_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_3_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_4_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_3_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_4_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_4_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_5_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_4_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_5_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_5_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_6_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_5_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_6_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_6_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_7_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_6_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_7_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_7_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_8_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_7_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_8_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_8_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_9_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbin [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_8_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_9_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_9_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_10_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr [10]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_9_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_10_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wbinnext_10_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n250_3 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n227_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n228_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n229_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n230_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n231_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n232_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n233_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n234_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n235_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n236_s0 .ALU_MODE=3;
INV \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_s8  (
	.I(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.O(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_10 )
);
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0  (
	.I0(I_vout0_vs_n),
	.I1(I_vout0_de),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_s0  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_s0 .INIT=16'h0001;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [21]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s0 .INIT=16'hAA3C;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [20]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [20]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s0 .INIT=16'hAA3C;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_3 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s3 .INIT=4'hE;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3 .INIT=16'h0EFF;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n350_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n350_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n350_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n349_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [2]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n349_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n349_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1 .INIT=8'h60;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n138_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n138_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n138_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s1 .INIT=8'h60;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [12]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [13]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [16]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s1  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s1 .INIT=16'h0708;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_8 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [19]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s1 .INIT=16'h0708;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n313_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n313_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n313_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n312_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n312_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n312_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n307_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n307_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n307_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_9 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n305_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_9 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n305_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n305_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_9 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n302_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n302_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n302_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_8 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_s1 .INIT=16'h7800;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_6 ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s1 .INIT=8'h60;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n298_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n298_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n298_s1 .INIT=16'h7800;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s1 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s2 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s1 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s4 .INIT=4'h8;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_3 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s5 .INIT=8'h07;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s4  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [2]),
	.I3(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s4 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s2  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s2 .INIT=8'h80;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_s2 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_s2 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [9]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s2 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [11]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s2 .INIT=8'h80;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s2 .INIT=4'h8;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s2 .INIT=8'h80;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s2 .INIT=8'h80;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_s2 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_s2 .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_7 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_s2 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_7 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_7 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_8 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s2 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s3  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [16]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s3 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s4  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [13]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [11]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s4 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s5  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [20]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [19]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s5 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s2 .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s3  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [19]),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [16]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s3 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s3 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s3 .INIT=16'h8000;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_s4 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_6 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_s2 .INIT=16'h6A00;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s3 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s3 .INIT=16'h1444;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s3 .INIT=16'h1444;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_s3 .INIT=8'h80;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_s3 .INIT=16'h6A00;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_s3 .INIT=16'h6A00;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_6 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s4 .INIT=16'h8000;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s3  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s3 .INIT=16'hFFFE;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s3 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s3 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [12]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_6 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s3 .INIT=16'h0BB0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s2 .INIT=16'h0BB0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2 .INIT=8'h45;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d2 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s4 .INIT=16'h4F44;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s4  (
	.I0(I_rd_data_valid),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s4 .INIT=16'h20FF;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n346_s3  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [5]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_9 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n346_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n346_s3 .INIT=16'hEA00;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s6  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [5]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_9 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s6 .INIT=16'h57FF;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n347_s3  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [5]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_9 ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n347_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n347_s3 .INIT=16'h9C00;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0 .INIT=1'b1;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/dma0_rd_valid_Z ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d1 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_valid_d2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n298_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n299_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n300_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n301_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n302_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n303_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n304_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n305_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n307_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n308_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n309_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n311_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n312_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n313_5 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0 .INIT=1'b0;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0 .INIT=1'b1;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n103_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_5 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_req )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1 .INIT=1'b0;
DFFPE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_end )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1 .INIT=1'b1;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n133_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n134_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n135_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n137_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n138_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_10 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [19])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [16])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_8 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n349_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n350_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_14 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s5  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n346_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s5 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_4_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n347_8 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_4_s3 .INIT=1'b0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [31]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [15]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_s0 .INIT=8'hAC;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [14]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [30]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [13]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [29]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [12]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [28]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [11]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [27]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [26]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [25]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [24]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [23]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [22]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [21]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [20]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [19]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [18]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [17]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [16]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_s0 .INIT=8'hCA;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_s1 .INIT=4'h4;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_s3 .INIT=8'h12;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d2 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d1 [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2 [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_d2_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_32b_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n50_5 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_32b_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_31_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [31]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [31])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_31_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_30_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [30]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [30])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_30_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_29_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [29]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [29])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_29_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_28_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [28]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [28])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_28_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [27]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [27])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_26_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [26]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [26])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_26_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_25_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [25]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [25])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_25_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_24_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [24]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [24])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_24_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_23_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [23]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [23])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_23_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_22_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [22]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [22])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_22_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [21]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [20]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [19]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [19])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [18]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [18])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [17]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [17])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [16]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b [16])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_den)
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n88_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[15])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n89_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[14])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n90_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[13])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n91_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[12])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n92_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[11])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n93_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n94_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n95_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n96_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n97_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n98_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n99_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n100_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n101_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n102_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n103_3 ),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(O_vout0_data[0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/n35_8 ),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3 .INIT=1'b0;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s0 .INIT=8'hAC;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_3_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_2_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_1_s0 .INIT=8'hCA;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_0_s0 .INIT=8'hCA;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s0  (
	.I0(O_vout0_fifo_empty),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s0 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_0_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_1_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_2_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_3_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_4_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_5_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_5_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_6_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_7_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_8_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_8_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_9_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_0_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_1_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_1_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_2_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_2_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_3_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [5]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_4_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_5_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_5_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_6_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_7_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_8_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_8_s0 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext_9_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0 .INIT=16'h8000;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_7_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [8]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_7_s0 .INIT=16'h6996;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_4_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [6]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_4_s0 .INIT=16'h6996;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_0_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_4 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_0_s0 .INIT=16'h6996;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n334_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n334_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n334_s0 .INIT=4'h6;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [7]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [8]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [8]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1 .INIT=16'h9009;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [6]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [6]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2 .INIT=16'h9009;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3 .INIT=16'h8008;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4 .INIT=16'h4001;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_4 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s1 .INIT=4'h6;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [5]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [4]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5 .INIT=8'h69;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [3]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [2]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6 .INIT=8'h69;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [9]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7 .INIT=16'hED7B;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8 .INIT=4'h6;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9 .INIT=4'h6;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_5_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [6]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [7]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_5_s1 .INIT=8'h96;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_8_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [9]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_8_s1 .INIT=8'h96;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_1_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [2]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_1_s1 .INIT=16'h6996;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [2]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s2 .INIT=8'h96;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I1(I_rd_data_valid),
	.I2(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I3(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_6 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_s2 .INIT=16'h0400;
LUT3 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [10]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_3 ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1 .INIT=8'h09;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_3_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_2_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_1_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [10]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [9]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [10]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [9]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [9]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [8]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [7]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [6]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [5]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [4]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [3]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [2]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [1]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [0]),
	.CLK(I_vout0_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wgraynext [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [7]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_6_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [6]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_6_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_5_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [5]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_5_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_4_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [4]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_4_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_3_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [3]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_3_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_2_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_2_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [1]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_1_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [0]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_0_s0 .INIT=1'b0;
DFFP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(O_vout0_fifo_empty)
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0 .INIT=1'b1;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_10_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [10]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_10_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [9]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_9_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_8_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [8]),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_8_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.CLK(I_vout0_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_32b ),
	.CLEAR(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0 .INIT=1'b0;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s1  (
	.D(GND),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0]),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1  (
	.D(GND),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1 .INIT=1'b1;
DFFNP \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0]),
	.CLK(I_vout0_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s1 .INIT=1'b1;
SDPX9B \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_6 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_3 ),
	.RESETB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_hyperram_wrapper_inst/dma0_rd_data_Z [17:0]}),
	.ADA({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [9:0], GND, GND, VCC, VCC}),
	.ADB({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [9:0], GND, GND, GND, GND}),
	.DO({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO [35:18], \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [17:0]})
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_0=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_1=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_1=3'b000;
SDPX9B \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_6 ),
	.RESETA(GND),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_3 ),
	.RESETB(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_hyperram_wrapper_inst/dma0_rd_data_Z [31:18]}),
	.ADA({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [9:0], GND, GND, VCC, VCC}),
	.ADB({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [9:0], GND, GND, GND, GND}),
	.DO({\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/DO_0 [35:14], \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_d_32b [31:18]})
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_0=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_1=18;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_1=3'b000;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_3 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n60_6 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_0_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_0_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_1_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_0_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_1_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_1_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_2_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_1_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_2_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_2_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_3_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_2_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_3_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_3_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_4_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_3_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_4_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_4_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_5_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_4_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_5_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_5_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_6_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_5_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_6_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_6_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_7_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_6_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_7_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_7_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_8_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_7_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_8_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_8_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_9_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_8_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_9_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_9_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_10_s  (
	.I0(GND),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr [10]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_9_2 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_10_2 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbinnext_10_s .ALU_MODE=0;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [2])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [3])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [4])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [5])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [6])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [7])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [8])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [9])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n334_3 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [10])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s .ALU_MODE=1;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [1]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n228_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [2]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [2]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n229_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [3]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [3]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n230_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [4]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [4]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n231_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [5]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [5]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n232_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [6]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [6]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n233_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [7]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [7]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n234_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [8]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [8]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n235_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_s0 .ALU_MODE=3;
ALU \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_s0  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext [9]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr [9]),
	.I3(GND),
	.CIN(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n236_3 ),
	.COUT(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_3 ),
	.SUM(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n237_s0 .ALU_MODE=3;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_s0  (
	.I0(I_wr_halt[0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_s0 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_s0  (
	.I0(I_rd_halt[0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_s0 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n148_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n148_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n148_s5 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n147_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n147_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n147_s5 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n116_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n116_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n116_s5 .INIT=4'h4;
LUT2 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n115_s5  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n115_11 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n115_s5 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n99_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n99_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n99_s4 .INIT=16'h01B0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n78_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n78_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n78_s4 .INIT=16'h01B0;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n100_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n100_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n100_s4 .INIT=16'h0071;
LUT4 \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n79_s4  (
	.I0(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I3(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n79_9 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n79_s4 .INIT=16'h0071;
DFFR \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.RESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0 .INIT=1'b0;
DFFR \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.RESET(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n78_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n79_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n234_3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n99_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n100_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n240_3 ),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n115_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_20_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n116_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_20_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_21_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n147_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [21])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_21_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_20_s0  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n148_11 ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [20])
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_20_s0 .INIT=1'b0;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1 .INIT=1'b1;
DFFS \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1  (
	.D(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.SET(GND),
	.Q(\vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 )
);
defparam \vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1 .INIT=1'b1;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [0]),
	.I1(O_cmd),
	.F(O_wr_data[0])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [1]),
	.I1(O_cmd),
	.F(O_wr_data[1])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [2]),
	.I1(O_cmd),
	.F(O_wr_data[2])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [3]),
	.I1(O_cmd),
	.F(O_wr_data[3])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [4]),
	.I1(O_cmd),
	.F(O_wr_data[4])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [5]),
	.I1(O_cmd),
	.F(O_wr_data[5])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [6]),
	.I1(O_cmd),
	.F(O_wr_data[6])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [7]),
	.I1(O_cmd),
	.F(O_wr_data[7])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [8]),
	.I1(O_cmd),
	.F(O_wr_data[8])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [9]),
	.I1(O_cmd),
	.F(O_wr_data[9])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [10]),
	.I1(O_cmd),
	.F(O_wr_data[10])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [11]),
	.I1(O_cmd),
	.F(O_wr_data[11])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [12]),
	.I1(O_cmd),
	.F(O_wr_data[12])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [13]),
	.I1(O_cmd),
	.F(O_wr_data[13])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [14]),
	.I1(O_cmd),
	.F(O_wr_data[14])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [15]),
	.I1(O_cmd),
	.F(O_wr_data[15])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [16]),
	.I1(O_cmd),
	.F(O_wr_data[16])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [17]),
	.I1(O_cmd),
	.F(O_wr_data[17])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [18]),
	.I1(O_cmd),
	.F(O_wr_data[18])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [19]),
	.I1(O_cmd),
	.F(O_wr_data[19])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [20]),
	.I1(O_cmd),
	.F(O_wr_data[20])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [21]),
	.I1(O_cmd),
	.F(O_wr_data[21])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [22]),
	.I1(O_cmd),
	.F(O_wr_data[22])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [23]),
	.I1(O_cmd),
	.F(O_wr_data[23])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [24]),
	.I1(O_cmd),
	.F(O_wr_data[24])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [25]),
	.I1(O_cmd),
	.F(O_wr_data[25])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [26]),
	.I1(O_cmd),
	.F(O_wr_data[26])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [27]),
	.I1(O_cmd),
	.F(O_wr_data[27])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [28]),
	.I1(O_cmd),
	.F(O_wr_data[28])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [29]),
	.I1(O_cmd),
	.F(O_wr_data[29])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [30]),
	.I1(O_cmd),
	.F(O_wr_data[30])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s .INIT=4'h8;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_data [31]),
	.I1(O_cmd),
	.F(O_wr_data[31])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s .INIT=4'h8;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [6]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [6]),
	.I3(O_cmd),
	.F(O_addr[6])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [7]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [7]),
	.I3(O_cmd),
	.F(O_addr[7])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [8]),
	.I3(O_cmd),
	.F(O_addr[8])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [9]),
	.I3(O_cmd),
	.F(O_addr[9])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [10]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [10]),
	.I3(O_cmd),
	.F(O_addr[10])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [11]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [11]),
	.I3(O_cmd),
	.F(O_addr[11])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [12]),
	.I3(O_cmd),
	.F(O_addr[12])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [13]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [13]),
	.I3(O_cmd),
	.F(O_addr[13])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [14]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [14]),
	.I3(O_cmd),
	.F(O_addr[14])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [15]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [15]),
	.I3(O_cmd),
	.F(O_addr[15])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [16]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [16]),
	.I3(O_cmd),
	.F(O_addr[16])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [17]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [17]),
	.I3(O_cmd),
	.F(O_addr[17])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [18]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [18]),
	.I3(O_cmd),
	.F(O_addr[18])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [19]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [19]),
	.I3(O_cmd),
	.F(O_addr[19])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [20]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [20]),
	.I3(O_cmd),
	.F(O_addr[20])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_hyperram_wrapper_inst/dma0_wr_addr [21]),
	.I3(O_cmd),
	.F(O_addr[21])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_11 ),
	.I1(O_cmd),
	.I2(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_9 ),
	.F(O_cmd_en)
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s .INIT=16'hF888;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ),
	.I3(I_rst_n),
	.F(O_cmd)
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1 .INIT=16'hF400;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1  (
	.I0(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I1(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ),
	.I3(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1 .INIT=16'h1F00;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_rd_req ),
	.I1(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY ),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_rd_end ),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2 .INIT=16'h0BBB;
LUT2 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3  (
	.I0(\vfb_hyperram_wrapper_inst/dma0_wr_end ),
	.I1(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3 .INIT=4'h4;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s2  (
	.I0(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY ),
	.I1(\vfb_hyperram_wrapper_inst/dma0_rd_req ),
	.I2(\vfb_hyperram_wrapper_inst/dma0_rd_end ),
	.I3(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s2 .INIT=16'h7077;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2  (
	.I0(\vfb_hyperram_wrapper_inst/current_state.ST_IDLE ),
	.I1(I_init_calib),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/dma0_wr_end ),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2 .INIT=16'h0777;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s2  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [1]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [2]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt [3]),
	.I3(\vfb_hyperram_wrapper_inst/cmd_cnt [4]),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s2 .INIT=16'h0001;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s3  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [1]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [2]),
	.I2(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [3]),
	.I3(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [4]),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_7 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s3 .INIT=16'h0001;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s4  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [5]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt_0 [0]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_7 ),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_9 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s4 .INIT=16'h1000;
LUT4 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s5  (
	.I0(\vfb_hyperram_wrapper_inst/cmd_cnt [5]),
	.I1(\vfb_hyperram_wrapper_inst/cmd_cnt [0]),
	.I2(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_6 ),
	.F(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_11 )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s5 .INIT=16'h1000;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_valid_Z_s0  (
	.I0(I_rd_data_valid),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_valid_Z )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_valid_Z_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0  (
	.I0(I_rd_data[31]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [31])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0  (
	.I0(I_rd_data[30]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [30])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0  (
	.I0(I_rd_data[29]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [29])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0  (
	.I0(I_rd_data[28]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [28])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0  (
	.I0(I_rd_data[27]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [27])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0  (
	.I0(I_rd_data[26]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [26])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0  (
	.I0(I_rd_data[25]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [25])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0  (
	.I0(I_rd_data[24]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [24])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0  (
	.I0(I_rd_data[23]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [23])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0  (
	.I0(I_rd_data[22]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [22])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0  (
	.I0(I_rd_data[21]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [21])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0  (
	.I0(I_rd_data[20]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [20])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0  (
	.I0(I_rd_data[19]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [19])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0  (
	.I0(I_rd_data[18]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [18])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0  (
	.I0(I_rd_data[17]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [17])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0  (
	.I0(I_rd_data[16]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [16])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0  (
	.I0(I_rd_data[15]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [15])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0  (
	.I0(I_rd_data[14]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [14])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0  (
	.I0(I_rd_data[13]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [13])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0  (
	.I0(I_rd_data[12]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [12])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0  (
	.I0(I_rd_data[11]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [11])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0  (
	.I0(I_rd_data[10]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [10])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0  (
	.I0(I_rd_data[9]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [9])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0  (
	.I0(I_rd_data[8]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [8])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0  (
	.I0(I_rd_data[7]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [7])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0  (
	.I0(I_rd_data[6]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [6])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0  (
	.I0(I_rd_data[5]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [5])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0  (
	.I0(I_rd_data[4]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [4])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0  (
	.I0(I_rd_data[3]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [3])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0  (
	.I0(I_rd_data[2]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [2])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0  (
	.I0(I_rd_data[1]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [1])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0 .INIT=8'h20;
LUT3 \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0  (
	.I0(I_rd_data[0]),
	.I1(\vfb_hyperram_wrapper_inst/next_state.ST_OFF0_READ_DDR_6 ),
	.I2(I_rst_n),
	.F(\vfb_hyperram_wrapper_inst/dma0_rd_data_Z [0])
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0 .INIT=8'h20;
DFFC \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0  (
	.D(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0  (
	.D(\vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR ),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/current_state.ST_OFF0_READ_DDR )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0 .INIT=1'b0;
DFFC \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0  (
	.D(O_cmd),
	.CLK(I_dma_clk),
	.CLEAR(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/current_state.ST_IFF0_WRITE_DDR )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0 .INIT=1'b0;
DFFP \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4  (
	.D(\vfb_hyperram_wrapper_inst/n14_8 ),
	.CLK(I_dma_clk),
	.PRESET(\vfb_hyperram_wrapper_inst/n14_11 ),
	.Q(\vfb_hyperram_wrapper_inst/current_state.ST_IDLE )
);
defparam \vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4 .INIT=1'b1;
endmodule
