
I2S_INMP441.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000384  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000518  08000518  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000518  08000518  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000518  08000518  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000518  08000518  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000518  08000518  00001518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800051c  0800051c  0000151c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000520  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  08000524  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000524  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001e1a  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007f2  00000000  00000000  00003e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000248  00000000  00000000  00004640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000197  00000000  00000000  00004888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f76  00000000  00000000  00004a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000322d  00000000  00000000  00018995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e48a  00000000  00000000  0001bbc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009a04c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006cc  00000000  00000000  0009a090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0009a75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000500 	.word	0x08000500

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08000500 	.word	0x08000500

080001d4 <DMA1_Stream3_IRQHandler>:
    DMA1_Stream3->CR |= DMA_EN;

}

void DMA1_Stream3_IRQHandler(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
    if(DMA1->LISR & DMA_HTIF3)
 80001d8:	4b11      	ldr	r3, [pc, #68]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d008      	beq.n	80001f6 <DMA1_Stream3_IRQHandler+0x22>
    {
        DMA1->LIFCR |= DMA_CHTIF3;
 80001e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 80001e6:	689b      	ldr	r3, [r3, #8]
 80001e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 80001ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001ee:	6093      	str	r3, [r2, #8]
        half_complete = 1;
 80001f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000224 <DMA1_Stream3_IRQHandler+0x50>)
 80001f2:	2201      	movs	r2, #1
 80001f4:	701a      	strb	r2, [r3, #0]
    }

    if(DMA1->LISR & DMA_TCIF3)
 80001f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d008      	beq.n	8000214 <DMA1_Stream3_IRQHandler+0x40>
    {
        DMA1->LIFCR |= DMA_CTCIF3;
 8000202:	4b07      	ldr	r3, [pc, #28]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 8000204:	689b      	ldr	r3, [r3, #8]
 8000206:	4a06      	ldr	r2, [pc, #24]	@ (8000220 <DMA1_Stream3_IRQHandler+0x4c>)
 8000208:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800020c:	6093      	str	r3, [r2, #8]
        full_complete = 1;
 800020e:	4b06      	ldr	r3, [pc, #24]	@ (8000228 <DMA1_Stream3_IRQHandler+0x54>)
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
    }
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	40026000 	.word	0x40026000
 8000224:	20000020 	.word	0x20000020
 8000228:	20000021 	.word	0x20000021

0800022c <uart_write>:


uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t baudrate){
	return ((PeriphClk + (baudrate/2))/baudrate);
}
void uart_write(USART_TypeDef *USARTx,uint8_t ch){
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
 8000234:	460b      	mov	r3, r1
 8000236:	70fb      	strb	r3, [r7, #3]
	while(!(USARTx->SR & 1<<7));
 8000238:	bf00      	nop
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000242:	2b00      	cmp	r3, #0
 8000244:	d0f9      	beq.n	800023a <uart_write+0xe>
    USARTx->DR = (ch & 0xFF);
 8000246:	78fa      	ldrb	r2, [r7, #3]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	605a      	str	r2, [r3, #4]
}
 800024c:	bf00      	nop
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000256:	4770      	bx	lr

08000258 <I2S2_Init>:
// PB12 - I2S2_WS
// PB13 - I2S2_CK
// PB15 - I2S2_SD
// Note: INMP441 is mono, SD line is connected

void I2S2_Init(void) {
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->APB1ENR |= RCC_APB1ENR_SPI2EN; // SPI2/I2S2
 800025c:	4b3a      	ldr	r3, [pc, #232]	@ (8000348 <I2S2_Init+0xf0>)
 800025e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000260:	4a39      	ldr	r2, [pc, #228]	@ (8000348 <I2S2_Init+0xf0>)
 8000262:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000266:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; // Port B
 8000268:	4b37      	ldr	r3, [pc, #220]	@ (8000348 <I2S2_Init+0xf0>)
 800026a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800026c:	4a36      	ldr	r2, [pc, #216]	@ (8000348 <I2S2_Init+0xf0>)
 800026e:	f043 0302 	orr.w	r3, r3, #2
 8000272:	6313      	str	r3, [r2, #48]	@ 0x30

    // Configure PB12, PB13, PB15 as AF
    GPIOB->MODER &= ~(0x3 << (12*2)); // clear
 8000274:	4b35      	ldr	r3, [pc, #212]	@ (800034c <I2S2_Init+0xf4>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a34      	ldr	r2, [pc, #208]	@ (800034c <I2S2_Init+0xf4>)
 800027a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800027e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (0x2 << (12*2)); // AF mode
 8000280:	4b32      	ldr	r3, [pc, #200]	@ (800034c <I2S2_Init+0xf4>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a31      	ldr	r2, [pc, #196]	@ (800034c <I2S2_Init+0xf4>)
 8000286:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800028a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(0x3 << (13*2));
 800028c:	4b2f      	ldr	r3, [pc, #188]	@ (800034c <I2S2_Init+0xf4>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a2e      	ldr	r2, [pc, #184]	@ (800034c <I2S2_Init+0xf4>)
 8000292:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000296:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (0x2 << (13*2));
 8000298:	4b2c      	ldr	r3, [pc, #176]	@ (800034c <I2S2_Init+0xf4>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a2b      	ldr	r2, [pc, #172]	@ (800034c <I2S2_Init+0xf4>)
 800029e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80002a2:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(0x3 << (15*2));
 80002a4:	4b29      	ldr	r3, [pc, #164]	@ (800034c <I2S2_Init+0xf4>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a28      	ldr	r2, [pc, #160]	@ (800034c <I2S2_Init+0xf4>)
 80002aa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80002ae:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (0x2 << (15*2));
 80002b0:	4b26      	ldr	r3, [pc, #152]	@ (800034c <I2S2_Init+0xf4>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a25      	ldr	r2, [pc, #148]	@ (800034c <I2S2_Init+0xf4>)
 80002b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80002ba:	6013      	str	r3, [r2, #0]

    // AF5 for SPI2/I2S2
    GPIOB->AFR[1] &= ~((0xF << (4*(12-8))) | (0xF << (4*(13-8))) | (0xF << (4*(15-8))));
 80002bc:	4b23      	ldr	r3, [pc, #140]	@ (800034c <I2S2_Init+0xf4>)
 80002be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002c0:	4a22      	ldr	r2, [pc, #136]	@ (800034c <I2S2_Init+0xf4>)
 80002c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80002c6:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80002ca:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |=  ((5 << (4*(12-8))) | (5 << (4*(13-8))) | (5 << (4*(15-8))));
 80002cc:	4b1f      	ldr	r3, [pc, #124]	@ (800034c <I2S2_Init+0xf4>)
 80002ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002d0:	4a1e      	ldr	r2, [pc, #120]	@ (800034c <I2S2_Init+0xf4>)
 80002d2:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 80002d6:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 80002da:	6253      	str	r3, [r2, #36]	@ 0x24

    // I2S2 configuration: Master RX, Philips standard, 16-bit data, 16 kHz
    // Use PLLI2S for correct audio freq
    RCC->PLLI2SCFGR = (192 << 6) | (5 << 28); // N=192, R=5 (approx)
 80002dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000348 <I2S2_Init+0xf0>)
 80002de:	4a1c      	ldr	r2, [pc, #112]	@ (8000350 <I2S2_Init+0xf8>)
 80002e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    RCC->CR |= RCC_CR_PLLI2SON;
 80002e4:	4b18      	ldr	r3, [pc, #96]	@ (8000348 <I2S2_Init+0xf0>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a17      	ldr	r2, [pc, #92]	@ (8000348 <I2S2_Init+0xf0>)
 80002ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002ee:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLI2SRDY));
 80002f0:	bf00      	nop
 80002f2:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <I2S2_Init+0xf0>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0f9      	beq.n	80002f2 <I2S2_Init+0x9a>

    SPI2->I2SCFGR = 0;
 80002fe:	4b15      	ldr	r3, [pc, #84]	@ (8000354 <I2S2_Init+0xfc>)
 8000300:	2200      	movs	r2, #0
 8000302:	61da      	str	r2, [r3, #28]
    SPI2->I2SCFGR |= (1 << 11); // I2SMOD = 1 (I2S mode)
 8000304:	4b13      	ldr	r3, [pc, #76]	@ (8000354 <I2S2_Init+0xfc>)
 8000306:	69db      	ldr	r3, [r3, #28]
 8000308:	4a12      	ldr	r2, [pc, #72]	@ (8000354 <I2S2_Init+0xfc>)
 800030a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800030e:	61d3      	str	r3, [r2, #28]
    SPI2->I2SCFGR |= (1 << 7);  // I2SCFG = 10 (Master RX)
 8000310:	4b10      	ldr	r3, [pc, #64]	@ (8000354 <I2S2_Init+0xfc>)
 8000312:	69db      	ldr	r3, [r3, #28]
 8000314:	4a0f      	ldr	r2, [pc, #60]	@ (8000354 <I2S2_Init+0xfc>)
 8000316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800031a:	61d3      	str	r3, [r2, #28]
    SPI2->I2SCFGR |= (0 << 4);  // I2S standard = 00 Philips
 800031c:	4b0d      	ldr	r3, [pc, #52]	@ (8000354 <I2S2_Init+0xfc>)
 800031e:	4a0d      	ldr	r2, [pc, #52]	@ (8000354 <I2S2_Init+0xfc>)
 8000320:	69db      	ldr	r3, [r3, #28]
 8000322:	61d3      	str	r3, [r2, #28]
    SPI2->I2SCFGR |= (0 << 1);  // Data format 16-bit
 8000324:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <I2S2_Init+0xfc>)
 8000326:	4a0b      	ldr	r2, [pc, #44]	@ (8000354 <I2S2_Init+0xfc>)
 8000328:	69db      	ldr	r3, [r3, #28]
 800032a:	61d3      	str	r3, [r2, #28]
    SPI2->I2SPR = 32;            // Prescaler (example for 16kHz)
 800032c:	4b09      	ldr	r3, [pc, #36]	@ (8000354 <I2S2_Init+0xfc>)
 800032e:	2220      	movs	r2, #32
 8000330:	621a      	str	r2, [r3, #32]
    SPI2->I2SCFGR |= SPI_I2SCFGR_I2SE; // Enable I2S
 8000332:	4b08      	ldr	r3, [pc, #32]	@ (8000354 <I2S2_Init+0xfc>)
 8000334:	69db      	ldr	r3, [r3, #28]
 8000336:	4a07      	ldr	r2, [pc, #28]	@ (8000354 <I2S2_Init+0xfc>)
 8000338:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800033c:	61d3      	str	r3, [r2, #28]
}
 800033e:	bf00      	nop
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	40023800 	.word	0x40023800
 800034c:	40020400 	.word	0x40020400
 8000350:	50003000 	.word	0x50003000
 8000354:	40003800 	.word	0x40003800

08000358 <I2S2_Read>:

int16_t I2S2_Read(void) {
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
    // Wait until RXNE
    while(!(SPI2->SR & SPI_SR_RXNE));
 800035c:	bf00      	nop
 800035e:	4b07      	ldr	r3, [pc, #28]	@ (800037c <I2S2_Read+0x24>)
 8000360:	689b      	ldr	r3, [r3, #8]
 8000362:	f003 0301 	and.w	r3, r3, #1
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0f9      	beq.n	800035e <I2S2_Read+0x6>
    return (int16_t)(SPI2->DR & 0xFFFF);
 800036a:	4b04      	ldr	r3, [pc, #16]	@ (800037c <I2S2_Read+0x24>)
 800036c:	68db      	ldr	r3, [r3, #12]
 800036e:	b21b      	sxth	r3, r3
}
 8000370:	4618      	mov	r0, r3
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40003800 	.word	0x40003800

08000380 <main>:

int main(void) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
    I2S2_Init();
 8000386:	f7ff ff67 	bl	8000258 <I2S2_Init>

    while(1) {
        int16_t sample = I2S2_Read();
 800038a:	f7ff ffe5 	bl	8000358 <I2S2_Read>
 800038e:	4603      	mov	r3, r0
 8000390:	80fb      	strh	r3, [r7, #6]

        // INMP441 is mono, but I2S RX will send left channel first (or right if wired)
        // Send MSB first or LSB depending on how you want
        uart_write(USART2, (sample >> 8) & 0xFF);  // high byte
 8000392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000396:	121b      	asrs	r3, r3, #8
 8000398:	b21b      	sxth	r3, r3
 800039a:	b2db      	uxtb	r3, r3
 800039c:	4619      	mov	r1, r3
 800039e:	4805      	ldr	r0, [pc, #20]	@ (80003b4 <main+0x34>)
 80003a0:	f7ff ff44 	bl	800022c <uart_write>
        uart_write(USART2, sample & 0xFF);         // low byte
 80003a4:	88fb      	ldrh	r3, [r7, #6]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	4619      	mov	r1, r3
 80003aa:	4802      	ldr	r0, [pc, #8]	@ (80003b4 <main+0x34>)
 80003ac:	f7ff ff3e 	bl	800022c <uart_write>
    while(1) {
 80003b0:	bf00      	nop
 80003b2:	e7ea      	b.n	800038a <main+0xa>
 80003b4:	40004400 	.word	0x40004400

080003b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003bc:	bf00      	nop
 80003be:	e7fd      	b.n	80003bc <NMI_Handler+0x4>

080003c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c4:	bf00      	nop
 80003c6:	e7fd      	b.n	80003c4 <HardFault_Handler+0x4>

080003c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <MemManage_Handler+0x4>

080003d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <BusFault_Handler+0x4>

080003d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <UsageFault_Handler+0x4>

080003e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr

080003ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f2:	bf00      	nop
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr

080003fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr

0800040a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800040e:	f000 f83f 	bl	8000490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
	...

08000418 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800041c:	4b06      	ldr	r3, [pc, #24]	@ (8000438 <SystemInit+0x20>)
 800041e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000422:	4a05      	ldr	r2, [pc, #20]	@ (8000438 <SystemInit+0x20>)
 8000424:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000428:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	e000ed00 	.word	0xe000ed00

0800043c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800043c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000474 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000440:	f7ff ffea 	bl	8000418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000444:	480c      	ldr	r0, [pc, #48]	@ (8000478 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000446:	490d      	ldr	r1, [pc, #52]	@ (800047c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000448:	4a0d      	ldr	r2, [pc, #52]	@ (8000480 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800044c:	e002      	b.n	8000454 <LoopCopyDataInit>

0800044e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800044e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000452:	3304      	adds	r3, #4

08000454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000458:	d3f9      	bcc.n	800044e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045a:	4a0a      	ldr	r2, [pc, #40]	@ (8000484 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800045c:	4c0a      	ldr	r4, [pc, #40]	@ (8000488 <LoopFillZerobss+0x22>)
  movs r3, #0
 800045e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000460:	e001      	b.n	8000466 <LoopFillZerobss>

08000462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000464:	3204      	adds	r2, #4

08000466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000468:	d3fb      	bcc.n	8000462 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800046a:	f000 f825 	bl	80004b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800046e:	f7ff ff87 	bl	8000380 <main>
  bx  lr    
 8000472:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000474:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800047c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000480:	08000520 	.word	0x08000520
  ldr r2, =_sbss
 8000484:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000488:	20000028 	.word	0x20000028

0800048c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800048c:	e7fe      	b.n	800048c <ADC_IRQHandler>
	...

08000490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000494:	4b06      	ldr	r3, [pc, #24]	@ (80004b0 <HAL_IncTick+0x20>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	461a      	mov	r2, r3
 800049a:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <HAL_IncTick+0x24>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4413      	add	r3, r2
 80004a0:	4a04      	ldr	r2, [pc, #16]	@ (80004b4 <HAL_IncTick+0x24>)
 80004a2:	6013      	str	r3, [r2, #0]
}
 80004a4:	bf00      	nop
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	20000000 	.word	0x20000000
 80004b4:	20000024 	.word	0x20000024

080004b8 <__libc_init_array>:
 80004b8:	b570      	push	{r4, r5, r6, lr}
 80004ba:	4d0d      	ldr	r5, [pc, #52]	@ (80004f0 <__libc_init_array+0x38>)
 80004bc:	4c0d      	ldr	r4, [pc, #52]	@ (80004f4 <__libc_init_array+0x3c>)
 80004be:	1b64      	subs	r4, r4, r5
 80004c0:	10a4      	asrs	r4, r4, #2
 80004c2:	2600      	movs	r6, #0
 80004c4:	42a6      	cmp	r6, r4
 80004c6:	d109      	bne.n	80004dc <__libc_init_array+0x24>
 80004c8:	4d0b      	ldr	r5, [pc, #44]	@ (80004f8 <__libc_init_array+0x40>)
 80004ca:	4c0c      	ldr	r4, [pc, #48]	@ (80004fc <__libc_init_array+0x44>)
 80004cc:	f000 f818 	bl	8000500 <_init>
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	10a4      	asrs	r4, r4, #2
 80004d4:	2600      	movs	r6, #0
 80004d6:	42a6      	cmp	r6, r4
 80004d8:	d105      	bne.n	80004e6 <__libc_init_array+0x2e>
 80004da:	bd70      	pop	{r4, r5, r6, pc}
 80004dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e0:	4798      	blx	r3
 80004e2:	3601      	adds	r6, #1
 80004e4:	e7ee      	b.n	80004c4 <__libc_init_array+0xc>
 80004e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ea:	4798      	blx	r3
 80004ec:	3601      	adds	r6, #1
 80004ee:	e7f2      	b.n	80004d6 <__libc_init_array+0x1e>
 80004f0:	08000518 	.word	0x08000518
 80004f4:	08000518 	.word	0x08000518
 80004f8:	08000518 	.word	0x08000518
 80004fc:	0800051c 	.word	0x0800051c

08000500 <_init>:
 8000500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000502:	bf00      	nop
 8000504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000506:	bc08      	pop	{r3}
 8000508:	469e      	mov	lr, r3
 800050a:	4770      	bx	lr

0800050c <_fini>:
 800050c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050e:	bf00      	nop
 8000510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000512:	bc08      	pop	{r3}
 8000514:	469e      	mov	lr, r3
 8000516:	4770      	bx	lr
