#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_Bypass */
ADC_Bypass__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__SHIFT EQU 7

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_intClock */
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000043
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_Recv_ISR */
UART_Recv_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_Recv_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_Recv_ISR__INTC_MASK EQU 0x100
UART_Recv_ISR__INTC_NUMBER EQU 8
UART_Recv_ISR__INTC_PRIOR_MASK EQU 0xC0
UART_Recv_ISR__INTC_PRIOR_NUM EQU 3
UART_Recv_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_Recv_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_Recv_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT4_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT4_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT4_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_GPIO_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT4_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT4_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT4_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_GPIO_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_SCBCLK__DIV_ID EQU 0x00000044
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT4_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT4_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_GPIO_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT4_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT4_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT4_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_GPIO_PRT4_PS
UART_tx__SHIFT EQU 1

/* SD_CS */
SD_CS__0__DR EQU CYREG_GPIO_PRT1_DR
SD_CS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_CS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_CS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SD_CS__0__HSIOM_MASK EQU 0x0000F000
SD_CS__0__HSIOM_SHIFT EQU 12
SD_CS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_CS__0__INTR EQU CYREG_GPIO_PRT1_INTR
SD_CS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_CS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_CS__0__MASK EQU 0x08
SD_CS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_CS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_CS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_CS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_CS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_CS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_CS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_CS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_CS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_CS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_CS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_CS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_CS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_CS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_CS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_CS__0__PC EQU CYREG_GPIO_PRT1_PC
SD_CS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_CS__0__PORT EQU 1
SD_CS__0__PS EQU CYREG_GPIO_PRT1_PS
SD_CS__0__SHIFT EQU 3
SD_CS__DR EQU CYREG_GPIO_PRT1_DR
SD_CS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_CS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_CS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_CS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_CS__INTR EQU CYREG_GPIO_PRT1_INTR
SD_CS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_CS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_CS__MASK EQU 0x08
SD_CS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_CS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_CS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_CS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_CS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_CS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_CS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_CS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_CS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_CS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_CS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_CS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_CS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_CS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_CS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_CS__PC EQU CYREG_GPIO_PRT1_PC
SD_CS__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_CS__PORT EQU 1
SD_CS__PS EQU CYREG_GPIO_PRT1_PS
SD_CS__SHIFT EQU 3

/* SPI_PI_miso_s */
SPI_PI_miso_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_miso_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_miso_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_PI_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPI_PI_miso_s__0__HSIOM_SHIFT EQU 4
SPI_PI_miso_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_miso_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_miso_s__0__MASK EQU 0x02
SPI_PI_miso_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_miso_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_miso_s__0__PORT EQU 6
SPI_PI_miso_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_miso_s__0__SHIFT EQU 1
SPI_PI_miso_s__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_miso_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_miso_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_miso_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_miso_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_miso_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_miso_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_miso_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_miso_s__MASK EQU 0x02
SPI_PI_miso_s__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_miso_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_miso_s__PORT EQU 6
SPI_PI_miso_s__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_miso_s__SHIFT EQU 1

/* SPI_PI_mosi_s */
SPI_PI_mosi_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_PI_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPI_PI_mosi_s__0__HSIOM_SHIFT EQU 0
SPI_PI_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_mosi_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_mosi_s__0__MASK EQU 0x01
SPI_PI_mosi_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_mosi_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_mosi_s__0__PORT EQU 6
SPI_PI_mosi_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_mosi_s__0__SHIFT EQU 0
SPI_PI_mosi_s__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_mosi_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_mosi_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_mosi_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_mosi_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_mosi_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_mosi_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_mosi_s__MASK EQU 0x01
SPI_PI_mosi_s__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_mosi_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_mosi_s__PORT EQU 6
SPI_PI_mosi_s__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_mosi_s__SHIFT EQU 0

/* SPI_PI_SCB */
SPI_PI_SCB__CTRL EQU CYREG_SCB3_CTRL
SPI_PI_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
SPI_PI_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
SPI_PI_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
SPI_PI_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
SPI_PI_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
SPI_PI_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
SPI_PI_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
SPI_PI_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
SPI_PI_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
SPI_PI_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
SPI_PI_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
SPI_PI_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
SPI_PI_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
SPI_PI_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
SPI_PI_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
SPI_PI_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
SPI_PI_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
SPI_PI_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
SPI_PI_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
SPI_PI_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
SPI_PI_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
SPI_PI_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
SPI_PI_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
SPI_PI_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
SPI_PI_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
SPI_PI_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
SPI_PI_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
SPI_PI_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
SPI_PI_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
SPI_PI_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
SPI_PI_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
SPI_PI_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
SPI_PI_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
SPI_PI_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
SPI_PI_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
SPI_PI_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
SPI_PI_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
SPI_PI_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
SPI_PI_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
SPI_PI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
SPI_PI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
SPI_PI_SCB__INTR_M EQU CYREG_SCB3_INTR_M
SPI_PI_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
SPI_PI_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
SPI_PI_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
SPI_PI_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
SPI_PI_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
SPI_PI_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
SPI_PI_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
SPI_PI_SCB__INTR_S EQU CYREG_SCB3_INTR_S
SPI_PI_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
SPI_PI_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
SPI_PI_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
SPI_PI_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
SPI_PI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
SPI_PI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
SPI_PI_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
SPI_PI_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
SPI_PI_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
SPI_PI_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
SPI_PI_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
SPI_PI_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
SPI_PI_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
SPI_PI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
SPI_PI_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
SPI_PI_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
SPI_PI_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
SPI_PI_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
SPI_PI_SCB__SS0_POSISTION EQU 0
SPI_PI_SCB__SS1_POSISTION EQU 1
SPI_PI_SCB__SS2_POSISTION EQU 2
SPI_PI_SCB__SS3_POSISTION EQU 3
SPI_PI_SCB__STATUS EQU CYREG_SCB3_STATUS
SPI_PI_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
SPI_PI_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
SPI_PI_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
SPI_PI_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
SPI_PI_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
SPI_PI_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
SPI_PI_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
SPI_PI_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
SPI_PI_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

/* SPI_PI_SCBCLK */
SPI_PI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
SPI_PI_SCBCLK__DIV_ID EQU 0x00000041
SPI_PI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_PI_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* SPI_PI_sclk_s */
SPI_PI_sclk_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_PI_sclk_s__0__HSIOM_MASK EQU 0x00000F00
SPI_PI_sclk_s__0__HSIOM_SHIFT EQU 8
SPI_PI_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_sclk_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_sclk_s__0__MASK EQU 0x04
SPI_PI_sclk_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_sclk_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_sclk_s__0__PORT EQU 6
SPI_PI_sclk_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_sclk_s__0__SHIFT EQU 2
SPI_PI_sclk_s__DR EQU CYREG_GPIO_PRT6_DR
SPI_PI_sclk_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_PI_sclk_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_PI_sclk_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_PI_sclk_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_sclk_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_PI_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_PI_sclk_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_PI_sclk_s__MASK EQU 0x04
SPI_PI_sclk_s__PC EQU CYREG_GPIO_PRT6_PC
SPI_PI_sclk_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_PI_sclk_s__PORT EQU 6
SPI_PI_sclk_s__PS EQU CYREG_GPIO_PRT6_PS
SPI_PI_sclk_s__SHIFT EQU 2

/* SPI_PI_ss_s */
SPI_PI_ss_s__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_PI_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_PI_ss_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_PI_ss_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_PI_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_PI_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPI_PI_ss_s__0__HSIOM_SHIFT EQU 28
SPI_PI_ss_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_PI_ss_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_PI_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_PI_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_PI_ss_s__0__MASK EQU 0x80
SPI_PI_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_PI_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_PI_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_PI_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_PI_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_PI_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_PI_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_PI_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_PI_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_PI_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_PI_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_PI_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_PI_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_PI_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_PI_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_PI_ss_s__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_PI_ss_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_PI_ss_s__0__PORT EQU 2
SPI_PI_ss_s__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_PI_ss_s__0__SHIFT EQU 7
SPI_PI_ss_s__DR EQU CYREG_GPIO_PRT2_DR
SPI_PI_ss_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_PI_ss_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_PI_ss_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_PI_ss_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_PI_ss_s__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_PI_ss_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_PI_ss_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_PI_ss_s__MASK EQU 0x80
SPI_PI_ss_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_PI_ss_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_PI_ss_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_PI_ss_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_PI_ss_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_PI_ss_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_PI_ss_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_PI_ss_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_PI_ss_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_PI_ss_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_PI_ss_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_PI_ss_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_PI_ss_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_PI_ss_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_PI_ss_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_PI_ss_s__PC EQU CYREG_GPIO_PRT2_PC
SPI_PI_ss_s__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_PI_ss_s__PORT EQU 2
SPI_PI_ss_s__PS EQU CYREG_GPIO_PRT2_PS
SPI_PI_ss_s__SHIFT EQU 7

/* SPI_SD_BSPIM */
SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPI_SD_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPI_SD_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
SPI_SD_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
SPI_SD_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPI_SD_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
SPI_SD_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
SPI_SD_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_SD_BSPIM_RxStsReg__4__POS EQU 4
SPI_SD_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_SD_BSPIM_RxStsReg__5__POS EQU 5
SPI_SD_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_SD_BSPIM_RxStsReg__6__POS EQU 6
SPI_SD_BSPIM_RxStsReg__MASK EQU 0x70
SPI_SD_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK0
SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPI_SD_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST0
SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
SPI_SD_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A03
SPI_SD_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A13
SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
SPI_SD_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D03
SPI_SD_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D13
SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
SPI_SD_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F03
SPI_SD_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F13
SPI_SD_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPI_SD_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_SD_BSPIM_TxStsReg__0__POS EQU 0
SPI_SD_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_SD_BSPIM_TxStsReg__1__POS EQU 1
SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPI_SD_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_SD_BSPIM_TxStsReg__2__POS EQU 2
SPI_SD_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_SD_BSPIM_TxStsReg__3__POS EQU 3
SPI_SD_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_SD_BSPIM_TxStsReg__4__POS EQU 4
SPI_SD_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_SD_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK2
SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPI_SD_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST2

/* Sens_1 */
Sens_1__0__DR EQU CYREG_GPIO_PRT2_DR
Sens_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sens_1__0__HSIOM_MASK EQU 0x0000000F
Sens_1__0__HSIOM_SHIFT EQU 0
Sens_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_1__0__MASK EQU 0x01
Sens_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_1__0__PC EQU CYREG_GPIO_PRT2_PC
Sens_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_1__0__PORT EQU 2
Sens_1__0__PS EQU CYREG_GPIO_PRT2_PS
Sens_1__0__SHIFT EQU 0
Sens_1__DR EQU CYREG_GPIO_PRT2_DR
Sens_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_1__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_1__MASK EQU 0x01
Sens_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_1__PC EQU CYREG_GPIO_PRT2_PC
Sens_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_1__PORT EQU 2
Sens_1__PS EQU CYREG_GPIO_PRT2_PS
Sens_1__SHIFT EQU 0

/* Sens_2 */
Sens_2__0__DR EQU CYREG_GPIO_PRT2_DR
Sens_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sens_2__0__HSIOM_MASK EQU 0x000000F0
Sens_2__0__HSIOM_SHIFT EQU 4
Sens_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_2__0__MASK EQU 0x02
Sens_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_2__0__PC EQU CYREG_GPIO_PRT2_PC
Sens_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_2__0__PORT EQU 2
Sens_2__0__PS EQU CYREG_GPIO_PRT2_PS
Sens_2__0__SHIFT EQU 1
Sens_2__DR EQU CYREG_GPIO_PRT2_DR
Sens_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_2__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_2__MASK EQU 0x02
Sens_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_2__PC EQU CYREG_GPIO_PRT2_PC
Sens_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_2__PORT EQU 2
Sens_2__PS EQU CYREG_GPIO_PRT2_PS
Sens_2__SHIFT EQU 1

/* Sens_3 */
Sens_3__0__DR EQU CYREG_GPIO_PRT2_DR
Sens_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sens_3__0__HSIOM_MASK EQU 0x00000F00
Sens_3__0__HSIOM_SHIFT EQU 8
Sens_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_3__0__MASK EQU 0x04
Sens_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_3__0__PC EQU CYREG_GPIO_PRT2_PC
Sens_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_3__0__PORT EQU 2
Sens_3__0__PS EQU CYREG_GPIO_PRT2_PS
Sens_3__0__SHIFT EQU 2
Sens_3__DR EQU CYREG_GPIO_PRT2_DR
Sens_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sens_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sens_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sens_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_3__INTR EQU CYREG_GPIO_PRT2_INTR
Sens_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sens_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sens_3__MASK EQU 0x04
Sens_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sens_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sens_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sens_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sens_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sens_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sens_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sens_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sens_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sens_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sens_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sens_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sens_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sens_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sens_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sens_3__PC EQU CYREG_GPIO_PRT2_PC
Sens_3__PC2 EQU CYREG_GPIO_PRT2_PC2
Sens_3__PORT EQU 2
Sens_3__PS EQU CYREG_GPIO_PRT2_PS
Sens_3__SHIFT EQU 2

/* Sens_4 */
Sens_4__0__DR EQU CYREG_GPIO_PRT0_DR
Sens_4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Sens_4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Sens_4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Sens_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Sens_4__0__HSIOM_MASK EQU 0x0000000F
Sens_4__0__HSIOM_SHIFT EQU 0
Sens_4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Sens_4__0__INTR EQU CYREG_GPIO_PRT0_INTR
Sens_4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Sens_4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Sens_4__0__MASK EQU 0x01
Sens_4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Sens_4__0__OUT_SEL_SHIFT EQU 0
Sens_4__0__OUT_SEL_VAL EQU 0
Sens_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Sens_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Sens_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Sens_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Sens_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Sens_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Sens_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Sens_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Sens_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Sens_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Sens_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Sens_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Sens_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Sens_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Sens_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Sens_4__0__PC EQU CYREG_GPIO_PRT0_PC
Sens_4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Sens_4__0__PORT EQU 0
Sens_4__0__PS EQU CYREG_GPIO_PRT0_PS
Sens_4__0__SHIFT EQU 0
Sens_4__DR EQU CYREG_GPIO_PRT0_DR
Sens_4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Sens_4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Sens_4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Sens_4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Sens_4__INTR EQU CYREG_GPIO_PRT0_INTR
Sens_4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Sens_4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Sens_4__MASK EQU 0x01
Sens_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Sens_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Sens_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Sens_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Sens_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Sens_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Sens_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Sens_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Sens_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Sens_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Sens_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Sens_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Sens_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Sens_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Sens_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Sens_4__PC EQU CYREG_GPIO_PRT0_PC
Sens_4__PC2 EQU CYREG_GPIO_PRT0_PC2
Sens_4__PORT EQU 0
Sens_4__PS EQU CYREG_GPIO_PRT0_PS
Sens_4__SHIFT EQU 0

/* I2C_RTC_SCB */
I2C_RTC_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_RTC_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_RTC_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_RTC_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_RTC_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_RTC_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_RTC_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_RTC_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_RTC_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_RTC_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_RTC_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_RTC_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_RTC_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_RTC_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_RTC_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_RTC_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_RTC_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_RTC_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_RTC_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_RTC_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_RTC_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_RTC_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_RTC_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_RTC_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_RTC_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_RTC_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_RTC_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_RTC_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_RTC_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_RTC_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_RTC_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_RTC_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_RTC_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_RTC_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_RTC_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_RTC_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_RTC_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_RTC_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_RTC_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_RTC_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_RTC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_RTC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_RTC_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_RTC_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_RTC_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_RTC_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_RTC_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_RTC_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_RTC_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_RTC_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_RTC_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_RTC_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_RTC_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_RTC_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_RTC_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_RTC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_RTC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_RTC_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_RTC_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_RTC_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_RTC_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_RTC_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_RTC_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_RTC_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_RTC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_RTC_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_RTC_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_RTC_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_RTC_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_RTC_SCB__SS0_POSISTION EQU 0
I2C_RTC_SCB__SS1_POSISTION EQU 1
I2C_RTC_SCB__SS2_POSISTION EQU 2
I2C_RTC_SCB__SS3_POSISTION EQU 3
I2C_RTC_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_RTC_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_RTC_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_RTC_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_RTC_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_RTC_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_RTC_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_RTC_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_RTC_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_RTC_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_RTC_SCB_IRQ */
I2C_RTC_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_RTC_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_RTC_SCB_IRQ__INTC_MASK EQU 0x200
I2C_RTC_SCB_IRQ__INTC_NUMBER EQU 9
I2C_RTC_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_RTC_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_RTC_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_RTC_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_RTC_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_RTC_SCBCLK */
I2C_RTC_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
I2C_RTC_SCBCLK__DIV_ID EQU 0x00000042
I2C_RTC_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
I2C_RTC_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_RTC_scl */
I2C_RTC_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_RTC_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_RTC_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_RTC_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_RTC_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_RTC_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_RTC_scl__0__HSIOM_SHIFT EQU 0
I2C_RTC_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_scl__0__MASK EQU 0x01
I2C_RTC_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_RTC_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_RTC_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_RTC_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_RTC_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_RTC_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_RTC_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_RTC_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_RTC_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_RTC_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_RTC_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_RTC_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_RTC_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_RTC_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_RTC_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_RTC_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_RTC_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_RTC_scl__0__PORT EQU 3
I2C_RTC_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_RTC_scl__0__SHIFT EQU 0
I2C_RTC_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_RTC_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_RTC_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_RTC_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_RTC_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_scl__MASK EQU 0x01
I2C_RTC_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_RTC_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_RTC_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_RTC_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_RTC_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_RTC_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_RTC_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_RTC_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_RTC_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_RTC_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_RTC_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_RTC_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_RTC_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_RTC_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_RTC_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_RTC_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_RTC_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_RTC_scl__PORT EQU 3
I2C_RTC_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_RTC_scl__SHIFT EQU 0

/* I2C_RTC_sda */
I2C_RTC_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_RTC_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_RTC_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_RTC_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_RTC_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_RTC_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_RTC_sda__0__HSIOM_SHIFT EQU 4
I2C_RTC_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_sda__0__MASK EQU 0x02
I2C_RTC_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_RTC_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_RTC_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_RTC_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_RTC_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_RTC_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_RTC_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_RTC_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_RTC_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_RTC_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_RTC_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_RTC_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_RTC_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_RTC_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_RTC_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_RTC_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_RTC_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_RTC_sda__0__PORT EQU 3
I2C_RTC_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_RTC_sda__0__SHIFT EQU 1
I2C_RTC_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_RTC_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_RTC_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_RTC_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_RTC_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_RTC_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_RTC_sda__MASK EQU 0x02
I2C_RTC_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_RTC_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_RTC_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_RTC_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_RTC_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_RTC_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_RTC_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_RTC_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_RTC_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_RTC_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_RTC_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_RTC_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_RTC_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_RTC_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_RTC_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_RTC_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_RTC_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_RTC_sda__PORT EQU 3
I2C_RTC_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_RTC_sda__SHIFT EQU 1

/* SD_MISO */
SD_MISO__0__DR EQU CYREG_GPIO_PRT1_DR
SD_MISO__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_MISO__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_MISO__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SD_MISO__0__HSIOM_MASK EQU 0x000000F0
SD_MISO__0__HSIOM_SHIFT EQU 4
SD_MISO__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MISO__0__INTR EQU CYREG_GPIO_PRT1_INTR
SD_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MISO__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_MISO__0__MASK EQU 0x02
SD_MISO__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_MISO__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_MISO__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_MISO__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_MISO__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_MISO__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_MISO__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_MISO__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_MISO__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_MISO__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_MISO__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_MISO__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_MISO__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_MISO__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_MISO__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_MISO__0__PC EQU CYREG_GPIO_PRT1_PC
SD_MISO__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_MISO__0__PORT EQU 1
SD_MISO__0__PS EQU CYREG_GPIO_PRT1_PS
SD_MISO__0__SHIFT EQU 1
SD_MISO__DR EQU CYREG_GPIO_PRT1_DR
SD_MISO__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_MISO__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_MISO__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_MISO__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MISO__INTR EQU CYREG_GPIO_PRT1_INTR
SD_MISO__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MISO__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_MISO__MASK EQU 0x02
SD_MISO__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_MISO__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_MISO__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_MISO__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_MISO__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_MISO__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_MISO__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_MISO__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_MISO__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_MISO__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_MISO__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_MISO__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_MISO__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_MISO__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_MISO__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_MISO__PC EQU CYREG_GPIO_PRT1_PC
SD_MISO__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_MISO__PORT EQU 1
SD_MISO__PS EQU CYREG_GPIO_PRT1_PS
SD_MISO__SHIFT EQU 1

/* SD_MOSI */
SD_MOSI__0__DR EQU CYREG_GPIO_PRT1_DR
SD_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_MOSI__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_MOSI__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SD_MOSI__0__HSIOM_MASK EQU 0x0000000F
SD_MOSI__0__HSIOM_SHIFT EQU 0
SD_MOSI__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MOSI__0__INTR EQU CYREG_GPIO_PRT1_INTR
SD_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_MOSI__0__MASK EQU 0x01
SD_MOSI__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SD_MOSI__0__OUT_SEL_SHIFT EQU 0
SD_MOSI__0__OUT_SEL_VAL EQU 2
SD_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_MOSI__0__PC EQU CYREG_GPIO_PRT1_PC
SD_MOSI__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_MOSI__0__PORT EQU 1
SD_MOSI__0__PS EQU CYREG_GPIO_PRT1_PS
SD_MOSI__0__SHIFT EQU 0
SD_MOSI__DR EQU CYREG_GPIO_PRT1_DR
SD_MOSI__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_MOSI__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_MOSI__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_MOSI__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MOSI__INTR EQU CYREG_GPIO_PRT1_INTR
SD_MOSI__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_MOSI__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_MOSI__MASK EQU 0x01
SD_MOSI__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_MOSI__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_MOSI__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_MOSI__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_MOSI__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_MOSI__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_MOSI__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_MOSI__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_MOSI__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_MOSI__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_MOSI__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_MOSI__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_MOSI__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_MOSI__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_MOSI__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_MOSI__PC EQU CYREG_GPIO_PRT1_PC
SD_MOSI__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_MOSI__PORT EQU 1
SD_MOSI__PS EQU CYREG_GPIO_PRT1_PS
SD_MOSI__SHIFT EQU 0

/* SD_SCLK */
SD_SCLK__0__DR EQU CYREG_GPIO_PRT1_DR
SD_SCLK__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_SCLK__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_SCLK__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SD_SCLK__0__HSIOM_MASK EQU 0x00000F00
SD_SCLK__0__HSIOM_SHIFT EQU 8
SD_SCLK__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_SCLK__0__INTR EQU CYREG_GPIO_PRT1_INTR
SD_SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_SCLK__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_SCLK__0__MASK EQU 0x04
SD_SCLK__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SD_SCLK__0__OUT_SEL_SHIFT EQU 4
SD_SCLK__0__OUT_SEL_VAL EQU 0
SD_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_SCLK__0__PC EQU CYREG_GPIO_PRT1_PC
SD_SCLK__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_SCLK__0__PORT EQU 1
SD_SCLK__0__PS EQU CYREG_GPIO_PRT1_PS
SD_SCLK__0__SHIFT EQU 2
SD_SCLK__DR EQU CYREG_GPIO_PRT1_DR
SD_SCLK__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SD_SCLK__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SD_SCLK__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SD_SCLK__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_SCLK__INTR EQU CYREG_GPIO_PRT1_INTR
SD_SCLK__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SD_SCLK__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SD_SCLK__MASK EQU 0x04
SD_SCLK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SD_SCLK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SD_SCLK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SD_SCLK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SD_SCLK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SD_SCLK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SD_SCLK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SD_SCLK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SD_SCLK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SD_SCLK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SD_SCLK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SD_SCLK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SD_SCLK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SD_SCLK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SD_SCLK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SD_SCLK__PC EQU CYREG_GPIO_PRT1_PC
SD_SCLK__PC2 EQU CYREG_GPIO_PRT1_PC2
SD_SCLK__PORT EQU 1
SD_SCLK__PS EQU CYREG_GPIO_PRT1_PS
SD_SCLK__SHIFT EQU 2

/* SD_LED_B */
SD_LED_B__0__DR EQU CYREG_GPIO_PRT6_DR
SD_LED_B__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SD_LED_B__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SD_LED_B__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SD_LED_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SD_LED_B__0__HSIOM_MASK EQU 0x00F00000
SD_LED_B__0__HSIOM_SHIFT EQU 20
SD_LED_B__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SD_LED_B__0__INTR EQU CYREG_GPIO_PRT6_INTR
SD_LED_B__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SD_LED_B__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SD_LED_B__0__MASK EQU 0x20
SD_LED_B__0__PC EQU CYREG_GPIO_PRT6_PC
SD_LED_B__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SD_LED_B__0__PORT EQU 6
SD_LED_B__0__PS EQU CYREG_GPIO_PRT6_PS
SD_LED_B__0__SHIFT EQU 5
SD_LED_B__DR EQU CYREG_GPIO_PRT6_DR
SD_LED_B__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SD_LED_B__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SD_LED_B__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SD_LED_B__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SD_LED_B__INTR EQU CYREG_GPIO_PRT6_INTR
SD_LED_B__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SD_LED_B__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SD_LED_B__MASK EQU 0x20
SD_LED_B__PC EQU CYREG_GPIO_PRT6_PC
SD_LED_B__PC2 EQU CYREG_GPIO_PRT6_PC2
SD_LED_B__PORT EQU 6
SD_LED_B__PS EQU CYREG_GPIO_PRT6_PS
SD_LED_B__SHIFT EQU 5

/* SD_LED_G */
SD_LED_G__0__DR EQU CYREG_GPIO_PRT2_DR
SD_LED_G__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SD_LED_G__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SD_LED_G__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SD_LED_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SD_LED_G__0__HSIOM_MASK EQU 0x0F000000
SD_LED_G__0__HSIOM_SHIFT EQU 24
SD_LED_G__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SD_LED_G__0__INTR EQU CYREG_GPIO_PRT2_INTR
SD_LED_G__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SD_LED_G__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SD_LED_G__0__MASK EQU 0x40
SD_LED_G__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SD_LED_G__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SD_LED_G__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SD_LED_G__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SD_LED_G__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SD_LED_G__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SD_LED_G__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SD_LED_G__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SD_LED_G__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SD_LED_G__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SD_LED_G__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SD_LED_G__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SD_LED_G__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SD_LED_G__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SD_LED_G__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SD_LED_G__0__PC EQU CYREG_GPIO_PRT2_PC
SD_LED_G__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SD_LED_G__0__PORT EQU 2
SD_LED_G__0__PS EQU CYREG_GPIO_PRT2_PS
SD_LED_G__0__SHIFT EQU 6
SD_LED_G__DR EQU CYREG_GPIO_PRT2_DR
SD_LED_G__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SD_LED_G__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SD_LED_G__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SD_LED_G__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SD_LED_G__INTR EQU CYREG_GPIO_PRT2_INTR
SD_LED_G__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SD_LED_G__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SD_LED_G__MASK EQU 0x40
SD_LED_G__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SD_LED_G__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SD_LED_G__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SD_LED_G__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SD_LED_G__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SD_LED_G__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SD_LED_G__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SD_LED_G__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SD_LED_G__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SD_LED_G__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SD_LED_G__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SD_LED_G__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SD_LED_G__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SD_LED_G__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SD_LED_G__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SD_LED_G__PC EQU CYREG_GPIO_PRT2_PC
SD_LED_G__PC2 EQU CYREG_GPIO_PRT2_PC2
SD_LED_G__PORT EQU 2
SD_LED_G__PS EQU CYREG_GPIO_PRT2_PS
SD_LED_G__SHIFT EQU 6

/* SD_LED_R */
SD_LED_R__0__DR EQU CYREG_GPIO_PRT0_DR
SD_LED_R__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SD_LED_R__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SD_LED_R__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SD_LED_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SD_LED_R__0__HSIOM_MASK EQU 0x0F000000
SD_LED_R__0__HSIOM_SHIFT EQU 24
SD_LED_R__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SD_LED_R__0__INTR EQU CYREG_GPIO_PRT0_INTR
SD_LED_R__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SD_LED_R__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SD_LED_R__0__MASK EQU 0x40
SD_LED_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SD_LED_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SD_LED_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SD_LED_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SD_LED_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SD_LED_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SD_LED_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SD_LED_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SD_LED_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SD_LED_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SD_LED_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SD_LED_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SD_LED_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SD_LED_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SD_LED_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SD_LED_R__0__PC EQU CYREG_GPIO_PRT0_PC
SD_LED_R__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SD_LED_R__0__PORT EQU 0
SD_LED_R__0__PS EQU CYREG_GPIO_PRT0_PS
SD_LED_R__0__SHIFT EQU 6
SD_LED_R__DR EQU CYREG_GPIO_PRT0_DR
SD_LED_R__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SD_LED_R__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SD_LED_R__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SD_LED_R__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SD_LED_R__INTR EQU CYREG_GPIO_PRT0_INTR
SD_LED_R__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SD_LED_R__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SD_LED_R__MASK EQU 0x40
SD_LED_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SD_LED_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SD_LED_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SD_LED_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SD_LED_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SD_LED_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SD_LED_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SD_LED_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SD_LED_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SD_LED_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SD_LED_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SD_LED_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SD_LED_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SD_LED_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SD_LED_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SD_LED_R__PC EQU CYREG_GPIO_PRT0_PC
SD_LED_R__PC2 EQU CYREG_GPIO_PRT0_PC2
SD_LED_R__PORT EQU 0
SD_LED_R__PS EQU CYREG_GPIO_PRT0_PS
SD_LED_R__SHIFT EQU 6

/* Button_Stop */
Button_Stop__0__DR EQU CYREG_GPIO_PRT0_DR
Button_Stop__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button_Stop__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button_Stop__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button_Stop__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button_Stop__0__HSIOM_MASK EQU 0xF0000000
Button_Stop__0__HSIOM_SHIFT EQU 28
Button_Stop__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button_Stop__0__INTR EQU CYREG_GPIO_PRT0_INTR
Button_Stop__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button_Stop__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button_Stop__0__MASK EQU 0x80
Button_Stop__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button_Stop__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button_Stop__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button_Stop__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button_Stop__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button_Stop__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button_Stop__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button_Stop__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button_Stop__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button_Stop__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button_Stop__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button_Stop__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button_Stop__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button_Stop__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button_Stop__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button_Stop__0__PC EQU CYREG_GPIO_PRT0_PC
Button_Stop__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Button_Stop__0__PORT EQU 0
Button_Stop__0__PS EQU CYREG_GPIO_PRT0_PS
Button_Stop__0__SHIFT EQU 7
Button_Stop__DR EQU CYREG_GPIO_PRT0_DR
Button_Stop__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button_Stop__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button_Stop__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button_Stop__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button_Stop__INTR EQU CYREG_GPIO_PRT0_INTR
Button_Stop__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button_Stop__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button_Stop__MASK EQU 0x80
Button_Stop__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button_Stop__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button_Stop__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button_Stop__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button_Stop__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button_Stop__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button_Stop__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button_Stop__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button_Stop__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button_Stop__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button_Stop__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button_Stop__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button_Stop__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button_Stop__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button_Stop__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button_Stop__PC EQU CYREG_GPIO_PRT0_PC
Button_Stop__PC2 EQU CYREG_GPIO_PRT0_PC2
Button_Stop__PORT EQU 0
Button_Stop__PS EQU CYREG_GPIO_PRT0_PS
Button_Stop__SHIFT EQU 7
Button_Stop__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Button_Stop_ISR */
Button_Stop_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Button_Stop_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Button_Stop_ISR__INTC_MASK EQU 0x01
Button_Stop_ISR__INTC_NUMBER EQU 0
Button_Stop_ISR__INTC_PRIOR_MASK EQU 0xC0
Button_Stop_ISR__INTC_PRIOR_NUM EQU 3
Button_Stop_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Button_Stop_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Button_Stop_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_SD_SPI */
Clock_SD_SPI__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_SD_SPI__DIV_ID EQU 0x00000040
Clock_SD_SPI__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_SD_SPI__PA_DIV_ID EQU 0x000000FF

/* SPI_Recv_ISR */
SPI_Recv_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_Recv_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_Recv_ISR__INTC_MASK EQU 0x800
SPI_Recv_ISR__INTC_NUMBER EQU 11
SPI_Recv_ISR__INTC_PRIOR_MASK EQU 0xC0000000
SPI_Recv_ISR__INTC_PRIOR_NUM EQU 3
SPI_Recv_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_Recv_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_Recv_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_Millis_ISR */
Timer_Millis_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_Millis_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_Millis_ISR__INTC_MASK EQU 0x02
Timer_Millis_ISR__INTC_NUMBER EQU 1
Timer_Millis_ISR__INTC_PRIOR_MASK EQU 0xC000
Timer_Millis_ISR__INTC_PRIOR_NUM EQU 3
Timer_Millis_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Timer_Millis_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_Millis_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_Millis_TimerUDB */
Timer_Millis_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Millis_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
Timer_Millis_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Millis_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Millis_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Millis_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Millis_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Millis_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
Timer_Millis_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_Millis_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Timer_Millis_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Timer_Millis_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Timer_Millis_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Timer_Millis_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Timer_Millis_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Timer_Millis_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Timer_Millis_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Timer_Millis_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Timer_Millis_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_Millis_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
