Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 26 18:14:36 2024
| Host         : DESKTOP-SK26SJD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_top_control_sets_placed.rpt
| Design       : multiplier_top
| Device       : xc7s50
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             174 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | control/FSM_sequential_curr_state[4]_i_1_n_0 | button_sync[1]/clr_ld_rst_S          |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | control/E[0]                                 | control/SR[0]                        |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | control/FSM_sequential_curr_state_reg[1]_0   |                                      |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | Sin_sync[0]/counter[0]_i_2__9_n_0            | Sin_sync[0]/counter[0]_i_1__8_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[1]/counter[0]_i_2__8_n_0            | Sin_sync[1]/counter[0]_i_1__7_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[2]/counter[0]_i_2__7_n_0            | Sin_sync[2]/counter[0]_i_1__6_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[3]/counter[0]_i_2__6_n_0            | Sin_sync[3]/counter[0]_i_1__5_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[4]/counter[0]_i_2__5_n_0            | Sin_sync[4]/counter[0]_i_1__4_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[5]/counter[0]_i_2__4_n_0            | Sin_sync[5]/counter[0]_i_1__3_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[6]/counter[0]_i_2__3_n_0            | Sin_sync[6]/counter[0]_i_1__2_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Sin_sync[7]/counter[0]_i_2__2_n_0            | Sin_sync[7]/counter[0]_i_1__1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__1_n_0         | button_sync[0]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[1]/sel                           | button_sync[1]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                              | button_sync[1]/clr_ld_rst_S          |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                              |                                      |               11 |             30 |         2.73 |
+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+


