
pcie:     file format elf64-littleriscv


Disassembly of section .text:

000000ff60400000 <_start>:
        .section .text.init
        .align  6
        .globl  _start

_start:
        nop
  ff60400000:	0001                	nop

000000ff60400002 <set_msg_csr>:

set_msg_csr:
	WRITE_TEST_ITEM(0,1,2)
  ff60400002:	000802b7          	lui	t0,0x80
  ff60400006:	b012829b          	addiw	t0,t0,-1279
  ff6040000a:	02d6                	slli	t0,t0,0x15
  ff6040000c:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400010:	4301                	li	t1,0
  ff60400012:	0062a023          	sw	t1,0(t0)
  ff60400016:	4305                	li	t1,1
  ff60400018:	0062a223          	sw	t1,4(t0)
  ff6040001c:	4309                	li	t1,2
  ff6040001e:	0062a423          	sw	t1,8(t0)

        // just test core0 default
        WRITE_TEST_STATUS( 0, 2)    
  ff60400022:	4301                	li	t1,0
  ff60400024:	030a                	slli	t1,t1,0x2
  ff60400026:	000802b7          	lui	t0,0x80
  ff6040002a:	b012829b          	addiw	t0,t0,-1279
  ff6040002e:	02d6                	slli	t0,t0,0x15
  ff60400030:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400034:	929a                	add	t0,t0,t1
  ff60400036:	4309                	li	t1,2
  ff60400038:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 1, 1)    
  ff6040003c:	4305                	li	t1,1
  ff6040003e:	030a                	slli	t1,t1,0x2
  ff60400040:	000802b7          	lui	t0,0x80
  ff60400044:	b012829b          	addiw	t0,t0,-1279
  ff60400048:	02d6                	slli	t0,t0,0x15
  ff6040004a:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040004e:	929a                	add	t0,t0,t1
  ff60400050:	4305                	li	t1,1
  ff60400052:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 2, 1)    
  ff60400056:	4309                	li	t1,2
  ff60400058:	030a                	slli	t1,t1,0x2
  ff6040005a:	000802b7          	lui	t0,0x80
  ff6040005e:	b012829b          	addiw	t0,t0,-1279
  ff60400062:	02d6                	slli	t0,t0,0x15
  ff60400064:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400068:	929a                	add	t0,t0,t1
  ff6040006a:	4305                	li	t1,1
  ff6040006c:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 3, 1)    
  ff60400070:	430d                	li	t1,3
  ff60400072:	030a                	slli	t1,t1,0x2
  ff60400074:	000802b7          	lui	t0,0x80
  ff60400078:	b012829b          	addiw	t0,t0,-1279
  ff6040007c:	02d6                	slli	t0,t0,0x15
  ff6040007e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400082:	929a                	add	t0,t0,t1
  ff60400084:	4305                	li	t1,1
  ff60400086:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 4, 1)    
  ff6040008a:	4311                	li	t1,4
  ff6040008c:	030a                	slli	t1,t1,0x2
  ff6040008e:	000802b7          	lui	t0,0x80
  ff60400092:	b012829b          	addiw	t0,t0,-1279
  ff60400096:	02d6                	slli	t0,t0,0x15
  ff60400098:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040009c:	929a                	add	t0,t0,t1
  ff6040009e:	4305                	li	t1,1
  ff604000a0:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 5, 1)    
  ff604000a4:	4315                	li	t1,5
  ff604000a6:	030a                	slli	t1,t1,0x2
  ff604000a8:	000802b7          	lui	t0,0x80
  ff604000ac:	b012829b          	addiw	t0,t0,-1279
  ff604000b0:	02d6                	slli	t0,t0,0x15
  ff604000b2:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604000b6:	929a                	add	t0,t0,t1
  ff604000b8:	4305                	li	t1,1
  ff604000ba:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 6, 1)    
  ff604000be:	4319                	li	t1,6
  ff604000c0:	030a                	slli	t1,t1,0x2
  ff604000c2:	000802b7          	lui	t0,0x80
  ff604000c6:	b012829b          	addiw	t0,t0,-1279
  ff604000ca:	02d6                	slli	t0,t0,0x15
  ff604000cc:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604000d0:	929a                	add	t0,t0,t1
  ff604000d2:	4305                	li	t1,1
  ff604000d4:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 7, 1)    
  ff604000d8:	431d                	li	t1,7
  ff604000da:	030a                	slli	t1,t1,0x2
  ff604000dc:	000802b7          	lui	t0,0x80
  ff604000e0:	b012829b          	addiw	t0,t0,-1279
  ff604000e4:	02d6                	slli	t0,t0,0x15
  ff604000e6:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604000ea:	929a                	add	t0,t0,t1
  ff604000ec:	4305                	li	t1,1
  ff604000ee:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 8, 1)    
  ff604000f2:	4321                	li	t1,8
  ff604000f4:	030a                	slli	t1,t1,0x2
  ff604000f6:	000802b7          	lui	t0,0x80
  ff604000fa:	b012829b          	addiw	t0,t0,-1279
  ff604000fe:	02d6                	slli	t0,t0,0x15
  ff60400100:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400104:	929a                	add	t0,t0,t1
  ff60400106:	4305                	li	t1,1
  ff60400108:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 9, 1)    
  ff6040010c:	4325                	li	t1,9
  ff6040010e:	030a                	slli	t1,t1,0x2
  ff60400110:	000802b7          	lui	t0,0x80
  ff60400114:	b012829b          	addiw	t0,t0,-1279
  ff60400118:	02d6                	slli	t0,t0,0x15
  ff6040011a:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040011e:	929a                	add	t0,t0,t1
  ff60400120:	4305                	li	t1,1
  ff60400122:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(10, 1)    
  ff60400126:	4329                	li	t1,10
  ff60400128:	030a                	slli	t1,t1,0x2
  ff6040012a:	000802b7          	lui	t0,0x80
  ff6040012e:	b012829b          	addiw	t0,t0,-1279
  ff60400132:	02d6                	slli	t0,t0,0x15
  ff60400134:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400138:	929a                	add	t0,t0,t1
  ff6040013a:	4305                	li	t1,1
  ff6040013c:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(11, 1)    
  ff60400140:	432d                	li	t1,11
  ff60400142:	030a                	slli	t1,t1,0x2
  ff60400144:	000802b7          	lui	t0,0x80
  ff60400148:	b012829b          	addiw	t0,t0,-1279
  ff6040014c:	02d6                	slli	t0,t0,0x15
  ff6040014e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400152:	929a                	add	t0,t0,t1
  ff60400154:	4305                	li	t1,1
  ff60400156:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(12, 1)    
  ff6040015a:	4331                	li	t1,12
  ff6040015c:	030a                	slli	t1,t1,0x2
  ff6040015e:	000802b7          	lui	t0,0x80
  ff60400162:	b012829b          	addiw	t0,t0,-1279
  ff60400166:	02d6                	slli	t0,t0,0x15
  ff60400168:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040016c:	929a                	add	t0,t0,t1
  ff6040016e:	4305                	li	t1,1
  ff60400170:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(13, 1)    
  ff60400174:	4335                	li	t1,13
  ff60400176:	030a                	slli	t1,t1,0x2
  ff60400178:	000802b7          	lui	t0,0x80
  ff6040017c:	b012829b          	addiw	t0,t0,-1279
  ff60400180:	02d6                	slli	t0,t0,0x15
  ff60400182:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400186:	929a                	add	t0,t0,t1
  ff60400188:	4305                	li	t1,1
  ff6040018a:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(14, 1)    
  ff6040018e:	4339                	li	t1,14
  ff60400190:	030a                	slli	t1,t1,0x2
  ff60400192:	000802b7          	lui	t0,0x80
  ff60400196:	b012829b          	addiw	t0,t0,-1279
  ff6040019a:	02d6                	slli	t0,t0,0x15
  ff6040019c:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604001a0:	929a                	add	t0,t0,t1
  ff604001a2:	4305                	li	t1,1
  ff604001a4:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(15, 1)    
  ff604001a8:	433d                	li	t1,15
  ff604001aa:	030a                	slli	t1,t1,0x2
  ff604001ac:	000802b7          	lui	t0,0x80
  ff604001b0:	b012829b          	addiw	t0,t0,-1279
  ff604001b4:	02d6                	slli	t0,t0,0x15
  ff604001b6:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604001ba:	929a                	add	t0,t0,t1
  ff604001bc:	4305                	li	t1,1
  ff604001be:	0062a023          	sw	t1,0(t0)

        // IMC donot test
        WRITE_TEST_STATUS(16, 1)    
  ff604001c2:	4341                	li	t1,16
  ff604001c4:	030a                	slli	t1,t1,0x2
  ff604001c6:	000802b7          	lui	t0,0x80
  ff604001ca:	b012829b          	addiw	t0,t0,-1279
  ff604001ce:	02d6                	slli	t0,t0,0x15
  ff604001d0:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604001d4:	929a                	add	t0,t0,t1
  ff604001d6:	4305                	li	t1,1
  ff604001d8:	0062a023          	sw	t1,0(t0)

000000ff604001dc <imc_boot>:
imc_boot:
        nop
  ff604001dc:	0001                	nop

000000ff604001de <set_mtatus_fs>:

set_mtatus_fs:
        li      a0,     3<<13                                   // start to use a0
  ff604001de:	6519                	lui	a0,0x6
        csrs    mstatus,        a0                              // for some filed in mstatus is WPRI type, so not changing these fields, release a0
  ff604001e0:	30052073          	csrs	mstatus,a0

000000ff604001e4 <ini_gpr>:

ini_gpr:
        addi    x1,     x0,     0
  ff604001e4:	00000093          	li	ra,0
        addi    x2,     x0,     0
  ff604001e8:	00000113          	li	sp,0
        addi    x3,     x0,     0
  ff604001ec:	00000193          	li	gp,0
        addi    x4,     x0,     0
  ff604001f0:	00000213          	li	tp,0
        addi    x5,     x0,     0
  ff604001f4:	00000293          	li	t0,0
        addi    x6,     x0,     0
  ff604001f8:	00000313          	li	t1,0
        addi    x7,     x0,     0
  ff604001fc:	00000393          	li	t2,0
        addi    x8,     x0,     0
  ff60400200:	00000413          	li	s0,0
        addi    x9,     x0,     0
  ff60400204:	00000493          	li	s1,0
        addi    x10,    x0,     0
  ff60400208:	00000513          	li	a0,0
        addi    x11,    x0,     0
  ff6040020c:	00000593          	li	a1,0
        addi    x12,    x0,     0
  ff60400210:	00000613          	li	a2,0
        addi    x13,    x0,     0
  ff60400214:	00000693          	li	a3,0
        addi    x14,    x0,     0
  ff60400218:	00000713          	li	a4,0
        addi    x15,    x0,     0
  ff6040021c:	00000793          	li	a5,0
        addi    x16,    x0,     0
  ff60400220:	00000813          	li	a6,0
        addi    x17,    x0,     0
  ff60400224:	00000893          	li	a7,0
        addi    x18,    x0,     0
  ff60400228:	00000913          	li	s2,0
        addi    x19,    x0,     0
  ff6040022c:	00000993          	li	s3,0
        addi    x20,    x0,     0
  ff60400230:	00000a13          	li	s4,0
        addi    x21,    x0,     0
  ff60400234:	00000a93          	li	s5,0
        addi    x22,    x0,     0
  ff60400238:	00000b13          	li	s6,0
        addi    x23,    x0,     0
  ff6040023c:	00000b93          	li	s7,0
        addi    x24,    x0,     0
  ff60400240:	00000c13          	li	s8,0
        addi    x25,    x0,     0
  ff60400244:	00000c93          	li	s9,0
        addi    x26,    x0,     0
  ff60400248:	00000d13          	li	s10,0
        addi    x27,    x0,     0
  ff6040024c:	00000d93          	li	s11,0
        addi    x28,    x0,     0
  ff60400250:	00000e13          	li	t3,0
        addi    x29,    x0,     0
  ff60400254:	00000e93          	li	t4,0
        addi    x30,    x0,     0
  ff60400258:	00000f13          	li	t5,0
        addi    x31,    x0,     0
  ff6040025c:	00000f93          	li	t6,0

000000ff60400260 <ini_fpr>:

ini_fpr:
        fmv.d.x f0,     x0
  ff60400260:	f2000053          	fmv.d.x	ft0,zero
        fmv.d.x f1,     x0
  ff60400264:	f20000d3          	fmv.d.x	ft1,zero
        fmv.d.x f2,     x0
  ff60400268:	f2000153          	fmv.d.x	ft2,zero
        fmv.d.x f3,     x0
  ff6040026c:	f20001d3          	fmv.d.x	ft3,zero
        fmv.d.x f4,     x0
  ff60400270:	f2000253          	fmv.d.x	ft4,zero
        fmv.d.x f5,     x0
  ff60400274:	f20002d3          	fmv.d.x	ft5,zero
        fmv.d.x f6,     x0
  ff60400278:	f2000353          	fmv.d.x	ft6,zero
        fmv.d.x f7,     x0
  ff6040027c:	f20003d3          	fmv.d.x	ft7,zero
        fmv.d.x f8,     x0
  ff60400280:	f2000453          	fmv.d.x	fs0,zero
        fmv.d.x f9,     x0
  ff60400284:	f20004d3          	fmv.d.x	fs1,zero
        fmv.d.x f10,    x0
  ff60400288:	f2000553          	fmv.d.x	fa0,zero
        fmv.d.x f11,    x0
  ff6040028c:	f20005d3          	fmv.d.x	fa1,zero
        fmv.d.x f12,    x0
  ff60400290:	f2000653          	fmv.d.x	fa2,zero
        fmv.d.x f13,    x0
  ff60400294:	f20006d3          	fmv.d.x	fa3,zero
        fmv.d.x f14,    x0
  ff60400298:	f2000753          	fmv.d.x	fa4,zero
        fmv.d.x f15,    x0
  ff6040029c:	f20007d3          	fmv.d.x	fa5,zero
        fmv.d.x f16,    x0
  ff604002a0:	f2000853          	fmv.d.x	fa6,zero
        fmv.d.x f17,    x0
  ff604002a4:	f20008d3          	fmv.d.x	fa7,zero
        fmv.d.x f18,    x0
  ff604002a8:	f2000953          	fmv.d.x	fs2,zero
        fmv.d.x f19,    x0
  ff604002ac:	f20009d3          	fmv.d.x	fs3,zero
        fmv.d.x f20,    x0
  ff604002b0:	f2000a53          	fmv.d.x	fs4,zero
        fmv.d.x f21,    x0
  ff604002b4:	f2000ad3          	fmv.d.x	fs5,zero
        fmv.d.x f22,    x0
  ff604002b8:	f2000b53          	fmv.d.x	fs6,zero
        fmv.d.x f23,    x0
  ff604002bc:	f2000bd3          	fmv.d.x	fs7,zero
        fmv.d.x f24,    x0
  ff604002c0:	f2000c53          	fmv.d.x	fs8,zero
        fmv.d.x f25,    x0
  ff604002c4:	f2000cd3          	fmv.d.x	fs9,zero
        fmv.d.x f26,    x0
  ff604002c8:	f2000d53          	fmv.d.x	fs10,zero
        fmv.d.x f27,    x0
  ff604002cc:	f2000dd3          	fmv.d.x	fs11,zero
        fmv.d.x f28,    x0
  ff604002d0:	f2000e53          	fmv.d.x	ft8,zero
        fmv.d.x f29,    x0
  ff604002d4:	f2000ed3          	fmv.d.x	ft9,zero
        fmv.d.x f30,    x0
  ff604002d8:	f2000f53          	fmv.d.x	ft10,zero
        fmv.d.x f31,    x0
  ff604002dc:	f2000fd3          	fmv.d.x	ft11,zero

000000ff604002e0 <set_current_base_addr>:
#ifdef CASE_IN_FLASH
        li      s10,    0xff68000000
#endif

set_default_handler:
        la      t0,     imc_default_mm_handler
  ff604002e0:	00002297          	auipc	t0,0x2
  ff604002e4:	88c28293          	addi	t0,t0,-1908 # ff60401b6c <imc_default_mm_handler>
        or      t0,     t0,     s10
  ff604002e8:	01a2e2b3          	or	t0,t0,s10
        csrw    mtvec,  t0
  ff604002ec:	30529073          	csrw	mtvec,t0

000000ff604002f0 <check_BootMode>:

check_BootMode:
        li      t0,     0xff60100000
  ff604002f0:	000ff2b7          	lui	t0,0xff
  ff604002f4:	6012829b          	addiw	t0,t0,1537
  ff604002f8:	02d2                	slli	t0,t0,0x14
        lw      t1,     0x4(t0)         // BootMode
  ff604002fa:	0042a303          	lw	t1,4(t0) # ff004 <BASE_ADDRESS-0xff60300ffc>
        li      t2,     0
  ff604002fe:	4381                	li	t2,0
        beq     t1,     t2,     BootMode0
  ff60400300:	02730f63          	beq	t1,t2,ff6040033e <BootMode0>
        li      t2,     1
  ff60400304:	4385                	li	t2,1
        beq     t1,     t2,     BootMode1
  ff60400306:	02730e63          	beq	t1,t2,ff60400342 <BootMode1>
        li      t2,     2
  ff6040030a:	4389                	li	t2,2
        beq     t1,     t2,     BootMode2
  ff6040030c:	02730d63          	beq	t1,t2,ff60400346 <BootMode2>
        li      t2,     3
  ff60400310:	438d                	li	t2,3
        beq     t1,     t2,     BootMode3
  ff60400312:	02730c63          	beq	t1,t2,ff6040034a <BootMode3>
        li      t2,     8
  ff60400316:	43a1                	li	t2,8
        beq     t1,     t2,     BootMode8
  ff60400318:	02730b63          	beq	t1,t2,ff6040034e <BootMode8>
        li      t2,     9
  ff6040031c:	43a5                	li	t2,9
        beq     t1,     t2,     BootMode9
  ff6040031e:	02730963          	beq	t1,t2,ff60400350 <BootMode9>
        li      t2,     10
  ff60400322:	43a9                	li	t2,10
        beq     t1,     t2,     BootModeA
  ff60400324:	02730763          	beq	t1,t2,ff60400352 <BootModeA>

000000ff60400328 <apc_boot>:

apc_boot:
        j       IMC_Pass
  ff60400328:	a749                	j	ff60400aaa <IMC_Pass>

000000ff6040032a <restart_cpu>:

restart_cpu:
        li      t0,     0xff605ff400            // the last 4K in RAM + 1024
  ff6040032a:	0ff602b7          	lui	t0,0xff60
  ff6040032e:	5ff2829b          	addiw	t0,t0,1535
  ff60400332:	02b2                	slli	t0,t0,0xc
  ff60400334:	40028293          	addi	t0,t0,1024 # ff60400 <BASE_ADDRESS-0xff5049fc00>
        lw      t1,     0x0(t0)                 // load the restart address
  ff60400338:	0002a303          	lw	t1,0(t0)
        jr      t1
  ff6040033c:	8302                	jr	t1

000000ff6040033e <BootMode0>:
//      Mode data from SD to DDR
#endif
#ifdef TEST_IN_RAM
//      Mode data from SD to RAM
#endif
        beqz    zero,   imc_boot_start
  ff6040033e:	00000b63          	beqz	zero,ff60400354 <imc_boot_start>

000000ff60400342 <BootMode1>:
//      Mode data from SSI to DDR
#endif
#ifdef TEST_IN_RAM
//      Mode data from SSI to RAM
#endif
        beqz    zero,   imc_boot_start
  ff60400342:	00000963          	beqz	zero,ff60400354 <imc_boot_start>

000000ff60400346 <BootMode2>:
//      Mode data from SPI Flash to DDR
#endif
#ifdef TEST_IN_RAM
//      Mode data from SPI Flash to RAM
#endif
        beqz    zero,   imc_boot_start
  ff60400346:	00000763          	beqz	zero,ff60400354 <imc_boot_start>

000000ff6040034a <BootMode3>:
//      Mode data from SPI Flash to DDR
#endif
#ifdef TEST_IN_RAM
//      Mode data from SPI Flash to RAM
#endif
        beqz    zero,   imc_boot_start
  ff6040034a:	00000563          	beqz	zero,ff60400354 <imc_boot_start>

000000ff6040034e <BootMode8>:

BootMode8:
//      SD initial
        j       imc_boot_start
  ff6040034e:	a019                	j	ff60400354 <imc_boot_start>

000000ff60400350 <BootMode9>:

BootMode9:
//      SSI initial
        j       imc_boot_start
  ff60400350:	a011                	j	ff60400354 <imc_boot_start>

000000ff60400352 <BootModeA>:

BootModeA:
//      SPI Flash initial
        j       imc_boot_start
  ff60400352:	a009                	j	ff60400354 <imc_boot_start>

000000ff60400354 <imc_boot_start>:

imc_boot_start:
        nop
  ff60400354:	0001                	nop

000000ff60400356 <pwrup_soc_pll>:

//---->>>> pwrup_pull(SOC_PLL) start
pwrup_soc_pll:
        li      t0,     0xFF60000000                            // CRCNTL_BASE_ADDR + 0x00
  ff60400356:	7fb0029b          	addiw	t0,zero,2043
  ff6040035a:	02f6                	slli	t0,t0,0x1d
        li      t1,     0x900000                                // {5'h0, 10'h90, 16'h0}
  ff6040035c:	00900337          	lui	t1,0x900
        sw      t1,     0x0(t0)                                 // SoC PLL
  ff60400360:	0062a023          	sw	t1,0(t0)

000000ff60400364 <pw_soc_pll_cfg1>:

pw_soc_pll_cfg1:
        li      t1,     0x4104100                               // GEAR_SHIFT = 1; LOWFREQ = 0; VCO_MODE = 1; p = 1; r = 1
  ff60400364:	04104337          	lui	t1,0x4104
  ff60400368:	1003031b          	addiw	t1,t1,256
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff6040036c:	0062a223          	sw	t1,4(t0)

000000ff60400370 <pw_soc_pll_test_rst_n>:

pw_soc_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff60400370:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff60400374:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff60400378:	0062a223          	sw	t1,4(t0)

000000ff6040037c <pw_soc_pll_pwron_rst>:

pw_soc_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff6040037c:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff60400380:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff60400384:	0062a223          	sw	t1,4(t0)

000000ff60400388 <pw_soc_pll_reset>:

pw_soc_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff60400388:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff6040038c:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400390:	0062a223          	sw	t1,4(t0)

000000ff60400394 <pw_soc_pll_gearshift>:

pw_soc_pll_gearshift:
        li      t2,     0x4000000                               // setp4: GEAR_SHIFT = 0
  ff60400394:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff60400398:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff6040039c:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604003a0:	0062a223          	sw	t1,4(t0)

000000ff604003a4 <pw_soc_pll_enp_enr>:

pw_soc_pll_enp_enr:
        li      t2,     0x1000000                               // step6: ENP
  ff604003a4:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff604003a8:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604003ac:	0062a223          	sw	t1,4(t0)

000000ff604003b0 <soc_pll_delay>:

soc_pll_delay:
        li      s1,     300
  ff604003b0:	12c00493          	li	s1,300
        jal     delay
  ff604003b4:	6a6000ef          	jal	ra,ff60400a5a <delay>

000000ff604003b8 <soc_pll_Lock>:

soc_pll_Lock:
        lw      t1,     0xC(t0)
  ff604003b8:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff604003bc:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   soc_pll_Lock
  ff604003c0:	fe030ce3          	beqz	t1,ff604003b8 <soc_pll_Lock>

000000ff604003c4 <pwrup_ddr0_pll>:
//<<<<---- pwrup_pll(SOC_PLL) end
        
//---->>>> pwrup_pll(DDR0_PLL) start
pwrup_ddr0_pll:                                                 // DDR PLL
        li      t0,     0xFF60000040                            // CRCNTL_BASE_ADDR + 0x40
  ff604003c4:	7fb0029b          	addiw	t0,zero,2043
  ff604003c8:	02f6                	slli	t0,t0,0x1d
  ff604003ca:	04028293          	addi	t0,t0,64
        li      t1,     0x700000                                // {5'h0, 10'h70, 16'h0}
  ff604003ce:	00700337          	lui	t1,0x700
        sw      t1,     0x0(t0)                                 // DDR PLL
  ff604003d2:	0062a023          	sw	t1,0(t0)

000000ff604003d6 <pw_ddr0_pll_cfg1>:

pw_ddr0_pll_cfg1:
        li      t1,     0x6104100                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1 ; p = 1 ; r = 1
  ff604003d6:	06104337          	lui	t1,0x6104
  ff604003da:	1003031b          	addiw	t1,t1,256
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff604003de:	0062a223          	sw	t1,4(t0)

000000ff604003e2 <pw_ddr0_pll_test_rst_n>:

pw_ddr0_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff604003e2:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff604003e6:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff604003ea:	0062a223          	sw	t1,4(t0)

000000ff604003ee <pw_ddr0_pll_pwron_rst>:

pw_ddr0_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff604003ee:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff604003f2:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff604003f6:	0062a223          	sw	t1,4(t0)

000000ff604003fa <pw_ddr0_pll_reset>:

pw_ddr0_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff604003fa:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff604003fe:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400402:	0062a223          	sw	t1,4(t0)

000000ff60400406 <pw_ddr0_pll_gearshift>:

pw_ddr0_pll_gearshift:                                          // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff60400406:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff6040040a:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff6040040e:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400412:	0062a223          	sw	t1,4(t0)

000000ff60400416 <pw_ddr0_pll_enp_enr>:

pw_ddr0_pll_enp_enr:                                            // step 6
        li      t2,     0x1000000                               // ENP
  ff60400416:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff6040041a:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff6040041e:	0062a223          	sw	t1,4(t0)

000000ff60400422 <ddr0_pll_delay>:

ddr0_pll_delay:
        li      s1,     300
  ff60400422:	12c00493          	li	s1,300
        jal     delay
  ff60400426:	634000ef          	jal	ra,ff60400a5a <delay>

000000ff6040042a <ddr0_pll_Lock>:

ddr0_pll_Lock:
        lw      t1,     0xC(t0)
  ff6040042a:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff6040042e:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   ddr0_pll_Lock
  ff60400432:	fe030ce3          	beqz	t1,ff6040042a <ddr0_pll_Lock>

000000ff60400436 <pwrup_ddr1_pll>:
//<<<<---- pwrup_pll(DDR0_PLL) end

//---->>>> pwrup_pll(DDR1_PLL) start
pwrup_ddr1_pll:                                                 // DDR PLL
        li      t0,     0xFF60000080                            // CRCNTL_BASE_ADDR + 0x80
  ff60400436:	7fb0029b          	addiw	t0,zero,2043
  ff6040043a:	02f6                	slli	t0,t0,0x1d
  ff6040043c:	08028293          	addi	t0,t0,128
        li      t1,     0x700000                                // {5'h0, 10'h70, 16'h0}
  ff60400440:	00700337          	lui	t1,0x700
        sw      t1,     0x0(t0)                                 // DDR PLL
  ff60400444:	0062a023          	sw	t1,0(t0)

000000ff60400448 <pw_ddr1_pll_cfg1>:

pw_ddr1_pll_cfg1:
        li      t1,     0x6104100                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1 ; p = 1 ; r = 1
  ff60400448:	06104337          	lui	t1,0x6104
  ff6040044c:	1003031b          	addiw	t1,t1,256
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff60400450:	0062a223          	sw	t1,4(t0)

000000ff60400454 <pw_ddr1_pll_test_rst_n>:

pw_ddr1_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff60400454:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff60400458:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff6040045c:	0062a223          	sw	t1,4(t0)

000000ff60400460 <pw_ddr1_pll_pwron_rst>:

pw_ddr1_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff60400460:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff60400464:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff60400468:	0062a223          	sw	t1,4(t0)

000000ff6040046c <pw_ddr1_pll_reset>:

pw_ddr1_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff6040046c:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff60400470:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400474:	0062a223          	sw	t1,4(t0)

000000ff60400478 <pw_ddr1_pll_gearshift>:

pw_ddr1_pll_gearshift:                                          // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff60400478:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff6040047c:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff60400480:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400484:	0062a223          	sw	t1,4(t0)

000000ff60400488 <pw_ddr1_pll_enp_enr>:

pw_ddr1_pll_enp_enr:                                            // step 6
        li      t2,     0x1000000                               // ENP
  ff60400488:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff6040048c:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400490:	0062a223          	sw	t1,4(t0)

000000ff60400494 <ddr1_pll_delay>:

ddr1_pll_delay:
        li      s1,     300
  ff60400494:	12c00493          	li	s1,300
        jal     delay
  ff60400498:	5c2000ef          	jal	ra,ff60400a5a <delay>

000000ff6040049c <ddr1_pll_Lock>:

ddr1_pll_Lock:
        lw      t1,     0xC(t0)
  ff6040049c:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff604004a0:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   ddr1_pll_Lock
  ff604004a4:	fe030ce3          	beqz	t1,ff6040049c <ddr1_pll_Lock>

000000ff604004a8 <pwrup_pcie_pll>:
//<<<<---- pwrup_pll(DDR1_PLL) end

//---->>>> pwrup_pll(PCIE_PLL) start
pwrup_pcie_pll:                                                 // PCIE PLL
        li      t0,     0xFF600000C0                            // CRCNTL_BASE_ADDR + 0xC0
  ff604004a8:	7fb0029b          	addiw	t0,zero,2043
  ff604004ac:	02f6                	slli	t0,t0,0x1d
  ff604004ae:	0c028293          	addi	t0,t0,192
        li      t1,     0x700000                                // {5'h0, 10'h70, 16'h0}
  ff604004b2:	00700337          	lui	t1,0x700
        sw      t1,     0x0(t0)                                 // DDR PLL
  ff604004b6:	0062a023          	sw	t1,0(t0)

000000ff604004ba <pw_pcie_pll_cfg1>:

pw_pcie_pll_cfg1:
        li      t1,     0x61041dd                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1 ; p = 1 ; r = 1 ; divvcop/divvcor = d 
  ff604004ba:	06104337          	lui	t1,0x6104
  ff604004be:	1dd3031b          	addiw	t1,t1,477
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff604004c2:	0062a223          	sw	t1,4(t0)

000000ff604004c6 <pw_pcie_pll_test_rst_n>:

pw_pcie_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff604004c6:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff604004ca:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff604004ce:	0062a223          	sw	t1,4(t0)

000000ff604004d2 <pw_pcie_pll_pwron_rst>:

pw_pcie_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff604004d2:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff604004d6:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff604004da:	0062a223          	sw	t1,4(t0)

000000ff604004de <pw_pcie_pll_reset>:

pw_pcie_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff604004de:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff604004e2:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff604004e6:	0062a223          	sw	t1,4(t0)

000000ff604004ea <pw_pcie_pll_gearshift>:

pw_pcie_pll_gearshift:                                          // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff604004ea:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff604004ee:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff604004f2:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604004f6:	0062a223          	sw	t1,4(t0)

000000ff604004fa <pw_pcie_pll_enp_enr>:

pw_pcie_pll_enp_enr:                                            // step 6
        li      t2,     0x1000000                               // ENP
  ff604004fa:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff604004fe:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400502:	0062a223          	sw	t1,4(t0)

000000ff60400506 <pcie_pll_delay>:

pcie_pll_delay:
        li      s1,     300
  ff60400506:	12c00493          	li	s1,300
        jal     delay
  ff6040050a:	550000ef          	jal	ra,ff60400a5a <delay>

000000ff6040050e <pcie_pll_Lock>:

pcie_pll_Lock:
        lw      t1,     0xC(t0)
  ff6040050e:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff60400512:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   pcie_pll_Lock
  ff60400516:	fe030ce3          	beqz	t1,ff6040050e <pcie_pll_Lock>
//<<<<---- pwrup_pll(PCIE_PLL) end

        // clock enable
        li      t1,     0xffffffff
  ff6040051a:	0010031b          	addiw	t1,zero,1
  ff6040051e:	1302                	slli	t1,t1,0x20
  ff60400520:	137d                	addi	t1,t1,-1
        li      t0,     0xFF60000140
  ff60400522:	7fb0029b          	addiw	t0,zero,2043
  ff60400526:	02f6                	slli	t0,t0,0x1d
  ff60400528:	14028293          	addi	t0,t0,320
        sw      t1,     0x0(t0)
  ff6040052c:	0062a023          	sw	t1,0(t0)
        sw      t1,     0x4(t0)
  ff60400530:	0062a223          	sw	t1,4(t0)
        sw      t1,     0x8(t0)
  ff60400534:	0062a423          	sw	t1,8(t0)

000000ff60400538 <sw_rst>:

sw_rst:
        li      t0,     0xFF60000130
  ff60400538:	7fb0029b          	addiw	t0,zero,2043
  ff6040053c:	02f6                	slli	t0,t0,0x1d
  ff6040053e:	13028293          	addi	t0,t0,304
        li      t1,     0x6
  ff60400542:	4319                	li	t1,6
        sw      t1,     0x0(t0)
  ff60400544:	0062a023          	sw	t1,0(t0)
        sw      zero,   0x4(t0)
  ff60400548:	0002a223          	sw	zero,4(t0)
        sw      zero,   0x8(t0)
  ff6040054c:	0002a423          	sw	zero,8(t0)

000000ff60400550 <pwrup_coh_pll_coh>:

//---->>>> pwrup_pll(COH_PLL); start
pwrup_coh_pll_coh:                                              // COH PLL
        li      t0,     0xFF02100000                            // COHFAB_CFG_BASE_ADDR
  ff60400550:	000ff2b7          	lui	t0,0xff
  ff60400554:	0212829b          	addiw	t0,t0,33
  ff60400558:	02d2                	slli	t0,t0,0x14
        li      t1,     0x900000                                // {5'h0, 10'h90, 16'h0}, 0x90 = 144
  ff6040055a:	00900337          	lui	t1,0x900
        sw      t1,     0x0(t0)                                 // COH PLL
  ff6040055e:	0062a023          	sw	t1,0(t0) # ff000 <BASE_ADDRESS-0xff60301000>

000000ff60400562 <pw_coh_pll_cfg1>:

pw_coh_pll_cfg1:
        li      t1,     0x4100000                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1
  ff60400562:	04100337          	lui	t1,0x4100
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff60400566:	0062a223          	sw	t1,4(t0)

000000ff6040056a <pw_coh_pll_test_rst_n>:

pw_coh_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff6040056a:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff6040056e:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff60400572:	0062a223          	sw	t1,4(t0)

000000ff60400576 <pw_coh_pll_pwron_rst>:

pw_coh_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff60400576:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff6040057a:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff6040057e:	0062a223          	sw	t1,4(t0)

000000ff60400582 <pw_coh_pll_reset>:

pw_coh_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff60400582:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff60400586:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff6040058a:	0062a223          	sw	t1,4(t0)

000000ff6040058e <pw_coh_pll_gearshift>:

pw_coh_pll_gearshift:                                           // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff6040058e:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff60400592:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff60400596:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff6040059a:	0062a223          	sw	t1,4(t0)

000000ff6040059e <pw_coh_pll_enp_enr>:

pw_coh_pll_enp_enr:                                             // step 6
        li      t2,     0x1000000                               // ENP
  ff6040059e:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff604005a2:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604005a6:	0062a223          	sw	t1,4(t0)

000000ff604005aa <coh_pll_delay>:

coh_pll_delay:
        li      s1,     300
  ff604005aa:	12c00493          	li	s1,300
        jal     delay
  ff604005ae:	4ac000ef          	jal	ra,ff60400a5a <delay>

000000ff604005b2 <coh_pll_Lock>:

        //li      t0,     0x0210000c                            // step 7
coh_pll_Lock:
        lw      t1,     0xC(t0)
  ff604005b2:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff604005b6:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   coh_pll_Lock
  ff604005ba:	fe030ce3          	beqz	t1,ff604005b2 <coh_pll_Lock>

000000ff604005be <coh_clk_rst>:
//<<<<---- pwrup_pll(COH_PLL); end

// imc_wr((`COHFAB_CFG_BASE_ADDR + 'h18),32'h0); // clock select & clock on
coh_clk_rst:
        //li      t0,     0x02100040
        li      t1,     2
  ff604005be:	4309                	li	t1,2
        sw      t1,     0x40(t0)
  ff604005c0:	0462a023          	sw	t1,64(t0)

000000ff604005c4 <pwrup_c0>:

//---->>>> pwrup_cluster(0); start
pwrup_c0:
        nop
  ff604005c4:	0001                	nop

000000ff604005c6 <pwrc0_reset_on>:

// imc_wr((base_addr+'h40), 32'h3); // reset on 
pwrc0_reset_on:
        li      t0,     0xFF01000000
  ff604005c6:	62c1                	lui	t0,0x10
  ff604005c8:	f012829b          	addiw	t0,t0,-255
  ff604005cc:	02e2                	slli	t0,t0,0x18
        li      t1,     0x3FFFF
  ff604005ce:	00040337          	lui	t1,0x40
  ff604005d2:	337d                	addiw	t1,t1,-1
        sw      t1,     0x50(t0)
  ff604005d4:	0462a823          	sw	t1,80(t0) # 10050 <BASE_ADDRESS-0xff603effb0>

000000ff604005d8 <pwrc0_d0>:

// #400
pwrc0_d0:
        li      s1,     10
  ff604005d8:	44a9                	li	s1,10
        jal     delay
  ff604005da:	480000ef          	jal	ra,ff60400a5a <delay>

000000ff604005de <pwrc0_boot_address>:

pwrc0_boot_address:
        //li      t0,     0x01000000  
        li      t1,     0x60400000  // reset_address_lo
  ff604005de:	60400337          	lui	t1,0x60400
        sw      t1,     0x60(t0)
  ff604005e2:	0662a023          	sw	t1,96(t0)
        sw      t1,     0x68(t0)
  ff604005e6:	0662a423          	sw	t1,104(t0)
        li      t1,     0xFF        // reset_address_hi
  ff604005ea:	0ff00313          	li	t1,255
        sw      t1,     0x64(t0)
  ff604005ee:	0662a223          	sw	t1,100(t0)
        sw      t1,     0x6C(t0)
  ff604005f2:	0662a623          	sw	t1,108(t0)

000000ff604005f6 <pwrup_c1>:

//<<<<---- pwrup_cluster(0); end

//---->>>> pwrup_cluster(1); start
pwrup_c1:
        nop
  ff604005f6:	0001                	nop

000000ff604005f8 <pwrc1_reset_on>:

// imc_wr((base_addr+'h40), 32'h3); // reset on
pwrc1_reset_on:
        li      t0,     0xFF01100000
  ff604005f8:	000ff2b7          	lui	t0,0xff
  ff604005fc:	22c5                	addiw	t0,t0,17
  ff604005fe:	02d2                	slli	t0,t0,0x14
        li      t1,     0x3FFFF
  ff60400600:	00040337          	lui	t1,0x40
  ff60400604:	337d                	addiw	t1,t1,-1
        sw      t1,     0x50(t0)
  ff60400606:	0462a823          	sw	t1,80(t0) # ff050 <BASE_ADDRESS-0xff60300fb0>

000000ff6040060a <pwrc1_d0>:

// #400
pwrc1_d0:
        li      s1,     10
  ff6040060a:	44a9                	li	s1,10
        jal     delay
  ff6040060c:	44e000ef          	jal	ra,ff60400a5a <delay>

000000ff60400610 <pwrc1_boot_address>:

pwrc1_boot_address:
        //li      t0,     0x01100040  // reset_address_lo
        li      t1,     0x60400000  // reset_address_lo
  ff60400610:	60400337          	lui	t1,0x60400
        sw      t1,     0x60(t0)
  ff60400614:	0662a023          	sw	t1,96(t0)
        sw      t1,     0x68(t0)
  ff60400618:	0662a423          	sw	t1,104(t0)
        li      t1,     0xFF        // reset_address_hi
  ff6040061c:	0ff00313          	li	t1,255
        sw      t1,     0x64(t0)
  ff60400620:	0662a223          	sw	t1,100(t0)
        sw      t1,     0x6C(t0)
  ff60400624:	0662a623          	sw	t1,108(t0)

000000ff60400628 <pwrup_c2>:

//<<<<---- pwrup_cluster(1); end

//---->>>> pwrup_cluster(2); start
pwrup_c2:
        nop
  ff60400628:	0001                	nop

000000ff6040062a <pwrc2_reset_on>:

// imc_wr((base_addr+'h40), 32'h3); // reset on
pwrc2_reset_on:
        li      t0,     0xFF01200000
  ff6040062a:	000802b7          	lui	t0,0x80
  ff6040062e:	8092829b          	addiw	t0,t0,-2039
  ff60400632:	02d6                	slli	t0,t0,0x15
        li      t1,     0x3FFFF
  ff60400634:	00040337          	lui	t1,0x40
  ff60400638:	337d                	addiw	t1,t1,-1
        sw      t1,     0x50(t0)
  ff6040063a:	0462a823          	sw	t1,80(t0) # 80050 <BASE_ADDRESS-0xff6037ffb0>

000000ff6040063e <pwrc2_boot_address>:

// imc_wr((base_addr+'h40), 32'hF); // clock on
pwrc2_boot_address:
        //li      t0,     0x01200040
        li      t1,     0x60400000  // reset_address_lo
  ff6040063e:	60400337          	lui	t1,0x60400
        sw      t1,     0x60(t0)
  ff60400642:	0662a023          	sw	t1,96(t0)
        sw      t1,     0x68(t0)
  ff60400646:	0662a423          	sw	t1,104(t0)
        li      t1,     0xFF        // reset_address_hi
  ff6040064a:	0ff00313          	li	t1,255
        sw      t1,     0x64(t0)
  ff6040064e:	0662a223          	sw	t1,100(t0)
        sw      t1,     0x6C(t0)
  ff60400652:	0662a623          	sw	t1,108(t0)

000000ff60400656 <pwrup_c3>:

//<<<<---- pwrup_cluster(2); end

//---->>>> pwrup_cluster(3); start
pwrup_c3:
        nop
  ff60400656:	0001                	nop

000000ff60400658 <pwrc3_reset_on>:

// imc_wr((base_addr+'h40), 32'h3); // reset on
pwrc3_reset_on:
        li      t0,     0xFF01300000
  ff60400658:	000ff2b7          	lui	t0,0xff
  ff6040065c:	22cd                	addiw	t0,t0,19
  ff6040065e:	02d2                	slli	t0,t0,0x14
        li      t1,     0x3FFFF
  ff60400660:	00040337          	lui	t1,0x40
  ff60400664:	337d                	addiw	t1,t1,-1
        sw      t1,     0x50(t0)                                 // pwr_on
  ff60400666:	0462a823          	sw	t1,80(t0) # ff050 <BASE_ADDRESS-0xff60300fb0>

000000ff6040066a <pwrc3_boot_address>:

pwrc3_boot_address:
        //li      t0,     0x01300040
        li      t1,     0x60400000  // reset_address_lo
  ff6040066a:	60400337          	lui	t1,0x60400
        sw      t1,     0x60(t0)
  ff6040066e:	0662a023          	sw	t1,96(t0)
        sw      t1,     0x68(t0)
  ff60400672:	0662a423          	sw	t1,104(t0)
        li      t1,     0xFF        // reset_address_hi
  ff60400676:	0ff00313          	li	t1,255
        sw      t1,     0x64(t0)
  ff6040067a:	0662a223          	sw	t1,100(t0)
        sw      t1,     0x6C(t0)
  ff6040067e:	0662a623          	sw	t1,108(t0)

000000ff60400682 <pwrup_cl0_pll>:

//<<<<---- pwrup_cluster(3); end

//---->>>> pwrup_pll(CL0_PLL); start
pwrup_cl0_pll:                                                  // CL0 PLL
        li      t0,     0xFF01000000                            // CL0_PLL_ADDR + 0x10
  ff60400682:	62c1                	lui	t0,0x10
  ff60400684:	f012829b          	addiw	t0,t0,-255
  ff60400688:	02e2                	slli	t0,t0,0x18
        li      t1,     0xb80000                                // {5'h0, 10'hb8, 16'h0}, 10'd184 = 10'hb8
  ff6040068a:	00b80337          	lui	t1,0xb80
        sw      t1,     0x0(t0)                                 // other PLL
  ff6040068e:	0062a023          	sw	t1,0(t0) # 10000 <BASE_ADDRESS-0xff603f0000>

000000ff60400692 <pw_cl0_pll_cfg1>:

pw_cl0_pll_cfg1:
        li      t1,     0x6000000                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 0
  ff60400692:	06000337          	lui	t1,0x6000
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff60400696:	0062a223          	sw	t1,4(t0)

000000ff6040069a <pw_cl0_pll_test_rst_n>:

pw_cl0_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff6040069a:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff6040069e:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff604006a2:	0062a223          	sw	t1,4(t0)

000000ff604006a6 <pw_cl0_pll_pwron_rst>:

pw_cl0_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff604006a6:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff604006aa:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff604006ae:	0062a223          	sw	t1,4(t0)

000000ff604006b2 <pw_cl0_pll_reset>:

pw_cl0_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff604006b2:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff604006b6:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff604006ba:	0062a223          	sw	t1,4(t0)

000000ff604006be <pw_cl0_pll_gearshift>:

pw_cl0_pll_gearshift:                                           // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff604006be:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff604006c2:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff604006c6:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604006ca:	0062a223          	sw	t1,4(t0)

000000ff604006ce <pw_cl0_pll_enp_enr>:

pw_cl0_pll_enp_enr:                                             // step 6
        li      t2,     0x1000000                               // ENP
  ff604006ce:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff604006d2:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604006d6:	0062a223          	sw	t1,4(t0)

000000ff604006da <cl0_pll_delay>:

cl0_pll_delay:
        li      s1,     300
  ff604006da:	12c00493          	li	s1,300
        jal     delay
  ff604006de:	37c000ef          	jal	ra,ff60400a5a <delay>

000000ff604006e2 <cl0_pll_Lock>:

cl0_pll_Lock:
        lw      t1,     0xC(t0)
  ff604006e2:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff604006e6:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   cl0_pll_Lock
  ff604006ea:	fe030ce3          	beqz	t1,ff604006e2 <cl0_pll_Lock>

000000ff604006ee <pwrup_cl1_pll>:
//<<<<---- pwrup_pll(CL0_PLL); end
        
//---->>>> pwrup_pll(CL1_PLL); start
pwrup_cl1_pll:                                                  // CL0 PLL
        li      t0,     0xFF01100000                            // CRCNTL_BASE_ADDR + 0x10
  ff604006ee:	000ff2b7          	lui	t0,0xff
  ff604006f2:	22c5                	addiw	t0,t0,17
  ff604006f4:	02d2                	slli	t0,t0,0x14
        li      t1,     0xb80000                                // {5'h0, 10'h90, 16'h0}, 10'd144 = 10'h90
  ff604006f6:	00b80337          	lui	t1,0xb80
        sw      t1,     0x0(t0)                                 // other PLL
  ff604006fa:	0062a023          	sw	t1,0(t0) # ff000 <BASE_ADDRESS-0xff60301000>

000000ff604006fe <pw_cl1_pll_cfg1>:

pw_cl1_pll_cfg1:
        li      t1,     0x6000000                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1
  ff604006fe:	06000337          	lui	t1,0x6000
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff60400702:	0062a223          	sw	t1,4(t0)

000000ff60400706 <pw_cl1_pll_test_rst_n>:

pw_cl1_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff60400706:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff6040070a:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff6040070e:	0062a223          	sw	t1,4(t0)

000000ff60400712 <pw_cl1_pll_pwron_rst>:

pw_cl1_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff60400712:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff60400716:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff6040071a:	0062a223          	sw	t1,4(t0)

000000ff6040071e <pw_cl1_pll_reset>:

pw_cl1_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff6040071e:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff60400722:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400726:	0062a223          	sw	t1,4(t0)

000000ff6040072a <pw_cl1_pll_gearshift>:

pw_cl1_pll_gearshift:                                           // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff6040072a:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff6040072e:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff60400732:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400736:	0062a223          	sw	t1,4(t0)

000000ff6040073a <pw_cl1_pll_enp_enr>:

pw_cl1_pll_enp_enr:                                             // step 6
        li      t2,     0x1000000                               // ENP/R
  ff6040073a:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff6040073e:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400742:	0062a223          	sw	t1,4(t0)

000000ff60400746 <cl1_pll_delay>:

cl1_pll_delay:
        li      s1,     300
  ff60400746:	12c00493          	li	s1,300
        jal     delay
  ff6040074a:	310000ef          	jal	ra,ff60400a5a <delay>

000000ff6040074e <cl1_pll_Lock>:

cl1_pll_Lock:
        lw      t1,     0xC(t0)
  ff6040074e:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff60400752:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   cl1_pll_Lock
  ff60400756:	fe030ce3          	beqz	t1,ff6040074e <cl1_pll_Lock>

000000ff6040075a <pwrup_cl2_pll>:
//<<<<---- pwrup_pll(CL1_PLL); end
        
//---->>>> pwrup_pll(CL2_PLL); start
pwrup_cl2_pll:                                                  // CL0 PLL
        li      t0,     0xFF01200000                            // CRCNTL_BASE_ADDR + 0x10
  ff6040075a:	000802b7          	lui	t0,0x80
  ff6040075e:	8092829b          	addiw	t0,t0,-2039
  ff60400762:	02d6                	slli	t0,t0,0x15
        li      t1,     0xb80000                                // {5'h0, 10'h90, 16'h0}, 10'd144 = 10'h90
  ff60400764:	00b80337          	lui	t1,0xb80
        sw      t1,     0x0(t0)                                 // other PLL
  ff60400768:	0062a023          	sw	t1,0(t0) # 80000 <BASE_ADDRESS-0xff60380000>

000000ff6040076c <pw_cl2_pll_cfg1>:

pw_cl2_pll_cfg1:
        li      t1,     0x6000000                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1
  ff6040076c:	06000337          	lui	t1,0x6000
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff60400770:	0062a223          	sw	t1,4(t0)

000000ff60400774 <pw_cl2_pll_test_rst_n>:

pw_cl2_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff60400774:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff60400778:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff6040077c:	0062a223          	sw	t1,4(t0)

000000ff60400780 <pw_cl2_pll_pwron_rst>:

pw_cl2_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff60400780:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff60400784:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff60400788:	0062a223          	sw	t1,4(t0)

000000ff6040078c <pw_cl2_pll_reset>:

pw_cl2_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff6040078c:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff60400790:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400794:	0062a223          	sw	t1,4(t0)

000000ff60400798 <pw_cl2_pll_gearshift>:

pw_cl2_pll_gearshift:                                           // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff60400798:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff6040079c:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff604007a0:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604007a4:	0062a223          	sw	t1,4(t0)

000000ff604007a8 <pw_cl2_pll_enp_enr>:

pw_cl2_pll_enp_enr:                                             // step 6
        li      t2,     0x1000000                               // ENP
  ff604007a8:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff604007ac:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff604007b0:	0062a223          	sw	t1,4(t0)

000000ff604007b4 <cl2_pll_delay>:

cl2_pll_delay:
        li      s1,     300
  ff604007b4:	12c00493          	li	s1,300
        jal     delay
  ff604007b8:	2a2000ef          	jal	ra,ff60400a5a <delay>

000000ff604007bc <cl2_pll_Lock>:

cl2_pll_Lock:
        lw      t1,     0xC(t0)
  ff604007bc:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff604007c0:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   cl2_pll_Lock
  ff604007c4:	fe030ce3          	beqz	t1,ff604007bc <cl2_pll_Lock>

000000ff604007c8 <pwrup_cl3_pll>:
//<<<<---- pwrup_pll(CL2_PLL); end
        
//---->>>> pwrup_pll(CL3_PLL); start
pwrup_cl3_pll:                                                  // CL0 PLL
        li      t0,     0xFF01300000                            // CRCNTL_BASE_ADDR + 0x10
  ff604007c8:	000ff2b7          	lui	t0,0xff
  ff604007cc:	22cd                	addiw	t0,t0,19
  ff604007ce:	02d2                	slli	t0,t0,0x14
        li      t1,     0xb80000                                // {5'h0, 10'h90, 16'h0}, 10'd144 = 10'h90
  ff604007d0:	00b80337          	lui	t1,0xb80
        sw      t1,     0x0(t0)                                 // other PLL
  ff604007d4:	0062a023          	sw	t1,0(t0) # ff000 <BASE_ADDRESS-0xff60301000>

000000ff604007d8 <pw_cl3_pll_cfg1>:

pw_cl3_pll_cfg1:
        li      t1,     0x6000000                               // GEAR_SHIFT = 1; LOWFREQ = 1; VCO_MODE = 1
  ff604007d8:	06000337          	lui	t1,0x6000
        sw      t1,     0x4(t0)                                 // pll_cfg1
  ff604007dc:	0062a223          	sw	t1,4(t0)

000000ff604007e0 <pw_cl3_pll_test_rst_n>:

pw_cl3_pll_test_rst_n:
        li      t2,     0x20000000                              // TEST_RESET = 1;
  ff604007e0:	200003b7          	lui	t2,0x20000
        or      t1,     t1,     t2
  ff604007e4:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 1: test_rst_n
  ff604007e8:	0062a223          	sw	t1,4(t0)

000000ff604007ec <pw_cl3_pll_pwron_rst>:

pw_cl3_pll_pwron_rst:
        li      t2,     0x10000000                              // PWRON = 1
  ff604007ec:	100003b7          	lui	t2,0x10000
        or      t1,     t1,     t2
  ff604007f0:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // Step 2: pwron & rst_n
  ff604007f4:	0062a223          	sw	t1,4(t0)

000000ff604007f8 <pw_cl3_pll_reset>:

pw_cl3_pll_reset:
        li      t2,     0x8000000                               // RESET = 1
  ff604007f8:	080003b7          	lui	t2,0x8000
        or      t1,     t1,     t2
  ff604007fc:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)                                 // 
  ff60400800:	0062a223          	sw	t1,4(t0)

000000ff60400804 <pw_cl3_pll_gearshift>:

pw_cl3_pll_gearshift:                                           // step 4
        li      t2,     0x4000000                               // GEAR_SHIFT = 0
  ff60400804:	040003b7          	lui	t2,0x4000
        not     t2,     t2
  ff60400808:	fff3c393          	not	t2,t2
        and     t1,     t1,     t2
  ff6040080c:	00737333          	and	t1,t1,t2
        sw      t1,     0x4(t0)
  ff60400810:	0062a223          	sw	t1,4(t0)

000000ff60400814 <pw_cl3_pll_enp_enr>:

pw_cl3_pll_enp_enr:                                             // step 6
        li      t2,     0x1000000                               // ENP
  ff60400814:	010003b7          	lui	t2,0x1000
        or      t1,     t1,     t2
  ff60400818:	00736333          	or	t1,t1,t2
        sw      t1,     0x4(t0)
  ff6040081c:	0062a223          	sw	t1,4(t0)

000000ff60400820 <cl3_pll_delay>:

cl3_pll_delay:
        li      s1,     300
  ff60400820:	12c00493          	li	s1,300
        jal     delay
  ff60400824:	236000ef          	jal	ra,ff60400a5a <delay>

000000ff60400828 <cl3_pll_Lock>:

cl3_pll_Lock:
        lw      t1,     0xC(t0)
  ff60400828:	00c2a303          	lw	t1,12(t0)
        andi    t1,     t1,     1
  ff6040082c:	00137313          	andi	t1,t1,1
        beq     t1,     zero,   cl3_pll_Lock
  ff60400830:	fe030ce3          	beqz	t1,ff60400828 <cl3_pll_Lock>

000000ff60400834 <cl0_clk>:
//<<<<---- pwrup_pll(CL3_PLL); end
        
// imc_wr((`CL0_CFG_BASE_ADDR+'h18), 32'h0); // clock select & clock on
cl0_clk:
        li      t0,     0xFF01000040
  ff60400834:	62c1                	lui	t0,0x10
  ff60400836:	f012829b          	addiw	t0,t0,-255
  ff6040083a:	02e2                	slli	t0,t0,0x18
  ff6040083c:	04028293          	addi	t0,t0,64 # 10040 <BASE_ADDRESS-0xff603effc0>
        li      t1,     2
  ff60400840:	4309                	li	t1,2
        sw      t1,     0x0(t0)
  ff60400842:	0062a023          	sw	t1,0(t0)

000000ff60400846 <cl1_clk>:

cl1_clk:
        li      t0,     0xFF01100040
  ff60400846:	000ff2b7          	lui	t0,0xff
  ff6040084a:	22c5                	addiw	t0,t0,17
  ff6040084c:	02d2                	slli	t0,t0,0x14
  ff6040084e:	04028293          	addi	t0,t0,64 # ff040 <BASE_ADDRESS-0xff60300fc0>
        li      t1,     2
  ff60400852:	4309                	li	t1,2
        sw      t1,     0x0(t0)
  ff60400854:	0062a023          	sw	t1,0(t0)

000000ff60400858 <cl2_clk>:

cl2_clk:
        li      t0,     0xFF01200040
  ff60400858:	000802b7          	lui	t0,0x80
  ff6040085c:	8092829b          	addiw	t0,t0,-2039
  ff60400860:	02d6                	slli	t0,t0,0x15
  ff60400862:	04028293          	addi	t0,t0,64 # 80040 <BASE_ADDRESS-0xff6037ffc0>
        li      t1,     2
  ff60400866:	4309                	li	t1,2
        sw      t1,     0x0(t0)
  ff60400868:	0062a023          	sw	t1,0(t0)

000000ff6040086c <cl3_clk>:

cl3_clk:
        li      t0,     0xFF01300040
  ff6040086c:	000ff2b7          	lui	t0,0xff
  ff60400870:	22cd                	addiw	t0,t0,19
  ff60400872:	02d2                	slli	t0,t0,0x14
  ff60400874:	04028293          	addi	t0,t0,64 # ff040 <BASE_ADDRESS-0xff60300fc0>
        li      t1,     2
  ff60400878:	4309                	li	t1,2
        sw      t1,     0x0(t0)
  ff6040087a:	0062a023          	sw	t1,0(t0)

000000ff6040087e <sel_pll_clk>:

sel_pll_clk:
        // clock select
        li      t0,     0xFF60000150
  ff6040087e:	7fb0029b          	addiw	t0,zero,2043
  ff60400882:	02f6                	slli	t0,t0,0x1d
  ff60400884:	15028293          	addi	t0,t0,336
        sw      zero,   0x0(t0)
  ff60400888:	0002a023          	sw	zero,0(t0)

000000ff6040088c <delay_before_reset_cluster0_cpu0>:

delay_before_reset_cluster0_cpu0:
        li      s1,     300
  ff6040088c:	12c00493          	li	s1,300
        jal     delay
  ff60400890:	1ca000ef          	jal	ra,ff60400a5a <delay>
        j       boot_end
  ff60400894:	a009                	j	ff60400896 <boot_end>

000000ff60400896 <boot_end>:

boot_end:
        la      s1,     boot_end_msg
  ff60400896:	00001497          	auipc	s1,0x1
  ff6040089a:	32a48493          	addi	s1,s1,810 # ff60401bc0 <boot_end_msg>
        or      s1,     s1,     s10
  ff6040089e:	01a4e4b3          	or	s1,s1,s10
        jal     print
  ff604008a2:	1c0000ef          	jal	ra,ff60400a62 <print>
	li	sp,	0xff60410000
  ff604008a6:	00ff6137          	lui	sp,0xff6
  ff604008aa:	0411011b          	addiw	sp,sp,65
  ff604008ae:	0142                	slli	sp,sp,0x10
	jal	pci_platform_init
  ff604008b0:	05a030ef          	jal	ra,ff6040390a <pci_platform_init>
	j	.
  ff604008b4:	a001                	j	ff604008b4 <boot_end+0x1e>

000000ff604008b6 <go_to_DDR_or_RAM>:
#endif
#ifdef TEST_IN_RAM
        li      t1,     0xff60400000
        jr      t1
#endif
        nop
  ff604008b6:	0001                	nop

000000ff604008b8 <imc_default_end>:
imc_default_end:
        WRITE_TEST_STATUS( 0, 1)    
  ff604008b8:	4301                	li	t1,0
  ff604008ba:	030a                	slli	t1,t1,0x2
  ff604008bc:	000802b7          	lui	t0,0x80
  ff604008c0:	b012829b          	addiw	t0,t0,-1279
  ff604008c4:	02d6                	slli	t0,t0,0x15
  ff604008c6:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604008ca:	929a                	add	t0,t0,t1
  ff604008cc:	4305                	li	t1,1
  ff604008ce:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 1, 1)    
  ff604008d2:	4305                	li	t1,1
  ff604008d4:	030a                	slli	t1,t1,0x2
  ff604008d6:	000802b7          	lui	t0,0x80
  ff604008da:	b012829b          	addiw	t0,t0,-1279
  ff604008de:	02d6                	slli	t0,t0,0x15
  ff604008e0:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604008e4:	929a                	add	t0,t0,t1
  ff604008e6:	4305                	li	t1,1
  ff604008e8:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 2, 1)    
  ff604008ec:	4309                	li	t1,2
  ff604008ee:	030a                	slli	t1,t1,0x2
  ff604008f0:	000802b7          	lui	t0,0x80
  ff604008f4:	b012829b          	addiw	t0,t0,-1279
  ff604008f8:	02d6                	slli	t0,t0,0x15
  ff604008fa:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604008fe:	929a                	add	t0,t0,t1
  ff60400900:	4305                	li	t1,1
  ff60400902:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 3, 1)    
  ff60400906:	430d                	li	t1,3
  ff60400908:	030a                	slli	t1,t1,0x2
  ff6040090a:	000802b7          	lui	t0,0x80
  ff6040090e:	b012829b          	addiw	t0,t0,-1279
  ff60400912:	02d6                	slli	t0,t0,0x15
  ff60400914:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400918:	929a                	add	t0,t0,t1
  ff6040091a:	4305                	li	t1,1
  ff6040091c:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 4, 1)    
  ff60400920:	4311                	li	t1,4
  ff60400922:	030a                	slli	t1,t1,0x2
  ff60400924:	000802b7          	lui	t0,0x80
  ff60400928:	b012829b          	addiw	t0,t0,-1279
  ff6040092c:	02d6                	slli	t0,t0,0x15
  ff6040092e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400932:	929a                	add	t0,t0,t1
  ff60400934:	4305                	li	t1,1
  ff60400936:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 5, 1)    
  ff6040093a:	4315                	li	t1,5
  ff6040093c:	030a                	slli	t1,t1,0x2
  ff6040093e:	000802b7          	lui	t0,0x80
  ff60400942:	b012829b          	addiw	t0,t0,-1279
  ff60400946:	02d6                	slli	t0,t0,0x15
  ff60400948:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040094c:	929a                	add	t0,t0,t1
  ff6040094e:	4305                	li	t1,1
  ff60400950:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 6, 1)    
  ff60400954:	4319                	li	t1,6
  ff60400956:	030a                	slli	t1,t1,0x2
  ff60400958:	000802b7          	lui	t0,0x80
  ff6040095c:	b012829b          	addiw	t0,t0,-1279
  ff60400960:	02d6                	slli	t0,t0,0x15
  ff60400962:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400966:	929a                	add	t0,t0,t1
  ff60400968:	4305                	li	t1,1
  ff6040096a:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 7, 1)    
  ff6040096e:	431d                	li	t1,7
  ff60400970:	030a                	slli	t1,t1,0x2
  ff60400972:	000802b7          	lui	t0,0x80
  ff60400976:	b012829b          	addiw	t0,t0,-1279
  ff6040097a:	02d6                	slli	t0,t0,0x15
  ff6040097c:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400980:	929a                	add	t0,t0,t1
  ff60400982:	4305                	li	t1,1
  ff60400984:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 8, 1)    
  ff60400988:	4321                	li	t1,8
  ff6040098a:	030a                	slli	t1,t1,0x2
  ff6040098c:	000802b7          	lui	t0,0x80
  ff60400990:	b012829b          	addiw	t0,t0,-1279
  ff60400994:	02d6                	slli	t0,t0,0x15
  ff60400996:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040099a:	929a                	add	t0,t0,t1
  ff6040099c:	4305                	li	t1,1
  ff6040099e:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS( 9, 1)    
  ff604009a2:	4325                	li	t1,9
  ff604009a4:	030a                	slli	t1,t1,0x2
  ff604009a6:	000802b7          	lui	t0,0x80
  ff604009aa:	b012829b          	addiw	t0,t0,-1279
  ff604009ae:	02d6                	slli	t0,t0,0x15
  ff604009b0:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604009b4:	929a                	add	t0,t0,t1
  ff604009b6:	4305                	li	t1,1
  ff604009b8:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(10, 1)    
  ff604009bc:	4329                	li	t1,10
  ff604009be:	030a                	slli	t1,t1,0x2
  ff604009c0:	000802b7          	lui	t0,0x80
  ff604009c4:	b012829b          	addiw	t0,t0,-1279
  ff604009c8:	02d6                	slli	t0,t0,0x15
  ff604009ca:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604009ce:	929a                	add	t0,t0,t1
  ff604009d0:	4305                	li	t1,1
  ff604009d2:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(11, 1)    
  ff604009d6:	432d                	li	t1,11
  ff604009d8:	030a                	slli	t1,t1,0x2
  ff604009da:	000802b7          	lui	t0,0x80
  ff604009de:	b012829b          	addiw	t0,t0,-1279
  ff604009e2:	02d6                	slli	t0,t0,0x15
  ff604009e4:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604009e8:	929a                	add	t0,t0,t1
  ff604009ea:	4305                	li	t1,1
  ff604009ec:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(12, 1)    
  ff604009f0:	4331                	li	t1,12
  ff604009f2:	030a                	slli	t1,t1,0x2
  ff604009f4:	000802b7          	lui	t0,0x80
  ff604009f8:	b012829b          	addiw	t0,t0,-1279
  ff604009fc:	02d6                	slli	t0,t0,0x15
  ff604009fe:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400a02:	929a                	add	t0,t0,t1
  ff60400a04:	4305                	li	t1,1
  ff60400a06:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(13, 1)    
  ff60400a0a:	4335                	li	t1,13
  ff60400a0c:	030a                	slli	t1,t1,0x2
  ff60400a0e:	000802b7          	lui	t0,0x80
  ff60400a12:	b012829b          	addiw	t0,t0,-1279
  ff60400a16:	02d6                	slli	t0,t0,0x15
  ff60400a18:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400a1c:	929a                	add	t0,t0,t1
  ff60400a1e:	4305                	li	t1,1
  ff60400a20:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(14, 1)    
  ff60400a24:	4339                	li	t1,14
  ff60400a26:	030a                	slli	t1,t1,0x2
  ff60400a28:	000802b7          	lui	t0,0x80
  ff60400a2c:	b012829b          	addiw	t0,t0,-1279
  ff60400a30:	02d6                	slli	t0,t0,0x15
  ff60400a32:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400a36:	929a                	add	t0,t0,t1
  ff60400a38:	4305                	li	t1,1
  ff60400a3a:	0062a023          	sw	t1,0(t0)
        WRITE_TEST_STATUS(15, 1)
  ff60400a3e:	433d                	li	t1,15
  ff60400a40:	030a                	slli	t1,t1,0x2
  ff60400a42:	000802b7          	lui	t0,0x80
  ff60400a46:	b012829b          	addiw	t0,t0,-1279
  ff60400a4a:	02d6                	slli	t0,t0,0x15
  ff60400a4c:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400a50:	929a                	add	t0,t0,t1
  ff60400a52:	4305                	li	t1,1
  ff60400a54:	0062a023          	sw	t1,0(t0)
	j .    
  ff60400a58:	a001                	j	ff60400a58 <imc_default_end+0x1a0>

000000ff60400a5a <delay>:
//            li   s1, xxxx (or la s1, label)
//            jalr s0          

// function: delay ( num )
delay:
        addi    s1,     s1,     -1
  ff60400a5a:	14fd                	addi	s1,s1,-1
        bgez    s1,     delay
  ff60400a5c:	fe04dfe3          	bgez	s1,ff60400a5a <delay>
        ret
  ff60400a60:	8082                	ret

000000ff60400a62 <print>:


// function: print ( str_addr )
print:
        lw      s2,     0x0(s1)
  ff60400a62:	0004a903          	lw	s2,0(s1)
        li      s3,     0xFF601FFF60
  ff60400a66:	000809b7          	lui	s3,0x80
  ff60400a6a:	b019899b          	addiw	s3,s3,-1279
  ff60400a6e:	09d6                	slli	s3,s3,0x15
  ff60400a70:	f6098993          	addi	s3,s3,-160 # 7ff60 <BASE_ADDRESS-0xff603800a0>
        sw      s2,     0x0(s3)
  ff60400a74:	0129a023          	sw	s2,0(s3)
        addi    s1,     s1, 4
  ff60400a78:	0491                	addi	s1,s1,4
        andi    s4,     s2, 0xff
  ff60400a7a:	0ff97a13          	andi	s4,s2,255
        beqz    s4,     print_end   // check [7:0]
  ff60400a7e:	020a0563          	beqz	s4,ff60400aa8 <print_end>
        srli    s2,     s2,8
  ff60400a82:	00895913          	srli	s2,s2,0x8
        andi    s4,     s2, 0xff
  ff60400a86:	0ff97a13          	andi	s4,s2,255
        beqz    s4,     print_end   // check [15:8]
  ff60400a8a:	000a0f63          	beqz	s4,ff60400aa8 <print_end>
        srli    s2,     s2,8
  ff60400a8e:	00895913          	srli	s2,s2,0x8
        andi    s4,     s2, 0xff
  ff60400a92:	0ff97a13          	andi	s4,s2,255
        beqz    s4,     print_end   // check [23:16]
  ff60400a96:	000a0963          	beqz	s4,ff60400aa8 <print_end>
        srli    s2,     s2,8
  ff60400a9a:	00895913          	srli	s2,s2,0x8
        andi    s4,     s2, 0xff
  ff60400a9e:	0ff97a13          	andi	s4,s2,255
        beqz    s4,     print_end   // check [31:24]
  ff60400aa2:	000a0363          	beqz	s4,ff60400aa8 <print_end>
        j       print
  ff60400aa6:	bf75                	j	ff60400a62 <print>

000000ff60400aa8 <print_end>:

print_end:
        ret
  ff60400aa8:	8082                	ret

000000ff60400aaa <IMC_Pass>:

//--------------------------------------------------------------------------
// Status
//--------------------------------------------------------------------------
IMC_Pass:
        PRINT(imc_pass_msg)
  ff60400aaa:	00001497          	auipc	s1,0x1
  ff60400aae:	15648493          	addi	s1,s1,342 # ff60401c00 <imc_pass_msg>
  ff60400ab2:	01a4e4b3          	or	s1,s1,s10
  ff60400ab6:	00000417          	auipc	s0,0x0
  ff60400aba:	fac40413          	addi	s0,s0,-84 # ff60400a62 <print>
  ff60400abe:	01a46433          	or	s0,s0,s10
  ff60400ac2:	9402                	jalr	s0
        WRITE_TEST_STATUS(16, 4)
  ff60400ac4:	4341                	li	t1,16
  ff60400ac6:	030a                	slli	t1,t1,0x2
  ff60400ac8:	000802b7          	lui	t0,0x80
  ff60400acc:	b012829b          	addiw	t0,t0,-1279
  ff60400ad0:	02d6                	slli	t0,t0,0x15
  ff60400ad2:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400ad6:	929a                	add	t0,t0,t1
  ff60400ad8:	4311                	li	t1,4
  ff60400ada:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x10)
  ff60400ade:	000802b7          	lui	t0,0x80
  ff60400ae2:	b012829b          	addiw	t0,t0,-1279
  ff60400ae6:	02d6                	slli	t0,t0,0x15
  ff60400ae8:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400aec:	4305                	li	t1,1
  ff60400aee:	0342                	slli	t1,t1,0x10
  ff60400af0:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400af4:	10500073          	wfi

000000ff60400af8 <IMC_Fail>:
        
IMC_Fail:
        PRINT(imc_fail_msg)
  ff60400af8:	00001497          	auipc	s1,0x1
  ff60400afc:	0e848493          	addi	s1,s1,232 # ff60401be0 <imc_fail_msg>
  ff60400b00:	01a4e4b3          	or	s1,s1,s10
  ff60400b04:	00000417          	auipc	s0,0x0
  ff60400b08:	f5e40413          	addi	s0,s0,-162 # ff60400a62 <print>
  ff60400b0c:	01a46433          	or	s0,s0,s10
  ff60400b10:	9402                	jalr	s0
        WRITE_TEST_STATUS(16, 8)
  ff60400b12:	4341                	li	t1,16
  ff60400b14:	030a                	slli	t1,t1,0x2
  ff60400b16:	000802b7          	lui	t0,0x80
  ff60400b1a:	b012829b          	addiw	t0,t0,-1279
  ff60400b1e:	02d6                	slli	t0,t0,0x15
  ff60400b20:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400b24:	929a                	add	t0,t0,t1
  ff60400b26:	4321                	li	t1,8
  ff60400b28:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x10)
  ff60400b2c:	000802b7          	lui	t0,0x80
  ff60400b30:	b012829b          	addiw	t0,t0,-1279
  ff60400b34:	02d6                	slli	t0,t0,0x15
  ff60400b36:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400b3a:	4305                	li	t1,1
  ff60400b3c:	0342                	slli	t1,t1,0x10
  ff60400b3e:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400b42:	10500073          	wfi

000000ff60400b46 <APC_Pass>:
        #       li      t0,     0x100
        #       csrr    s1,     mhartid
        #       slli    s1,     s1,     14
        #       add     s1,     s1,     t0
        #       jal     delay
        csrr    s1,     mhartid
  ff60400b46:	f14024f3          	csrr	s1,mhartid
        slli    s1,     s1,     7       // for align 7
  ff60400b4a:	049e                	slli	s1,s1,0x7
        la      t1,     core0_pass
  ff60400b4c:	00000317          	auipc	t1,0x0
  ff60400b50:	03430313          	addi	t1,t1,52 # ff60400b80 <core0_pass>
        add     s1,     t1,     s1
  ff60400b54:	949a                	add	s1,s1,t1
        or      s1,     s1,     s10
  ff60400b56:	01a4e4b3          	or	s1,s1,s10
        jr      s1
  ff60400b5a:	8482                	jr	s1

000000ff60400b5c <APC_Fail>:
        //li      t0,     0x100
        //csrr    s1,     mhartid
        //slli    s1,     s1,     10
        //add     s1,     s1,     t0
        //jal     delay
        csrr    s1,     mhartid
  ff60400b5c:	f14024f3          	csrr	s1,mhartid
        slli    s1,     s1,     7       // for align 7
  ff60400b60:	049e                	slli	s1,s1,0x7
        la      t1,     core0_fail
  ff60400b62:	00001317          	auipc	t1,0x1
  ff60400b66:	81e30313          	addi	t1,t1,-2018 # ff60401380 <core0_fail>
        add     s1,     t1,     s1
  ff60400b6a:	949a                	add	s1,s1,t1
        or      s1,     s1,     s10
  ff60400b6c:	01a4e4b3          	or	s1,s1,s10
        jr      s1
  ff60400b70:	8482                	jr	s1
  ff60400b72:	00000013          	nop
  ff60400b76:	00000013          	nop
  ff60400b7a:	00000013          	nop
  ff60400b7e:	0001                	nop

000000ff60400b80 <core0_pass>:

        .align  7
core0_pass:
        PRINT(cpu0_pass_msg)
  ff60400b80:	00001497          	auipc	s1,0x1
  ff60400b84:	2a048493          	addi	s1,s1,672 # ff60401e20 <cpu0_pass_msg>
  ff60400b88:	01a4e4b3          	or	s1,s1,s10
  ff60400b8c:	00000417          	auipc	s0,0x0
  ff60400b90:	ed640413          	addi	s0,s0,-298 # ff60400a62 <print>
  ff60400b94:	01a46433          	or	s0,s0,s10
  ff60400b98:	9402                	jalr	s0
        WRITE_TEST_STATUS(0, 4)
  ff60400b9a:	4301                	li	t1,0
  ff60400b9c:	030a                	slli	t1,t1,0x2
  ff60400b9e:	000802b7          	lui	t0,0x80
  ff60400ba2:	b012829b          	addiw	t0,t0,-1279
  ff60400ba6:	02d6                	slli	t0,t0,0x15
  ff60400ba8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400bac:	929a                	add	t0,t0,t1
  ff60400bae:	4311                	li	t1,4
  ff60400bb0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x0)
  ff60400bb4:	000802b7          	lui	t0,0x80
  ff60400bb8:	b012829b          	addiw	t0,t0,-1279
  ff60400bbc:	02d6                	slli	t0,t0,0x15
  ff60400bbe:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400bc2:	4305                	li	t1,1
  ff60400bc4:	00031313          	slli	t1,t1,0x0
  ff60400bc8:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400bcc:	10500073          	wfi
  ff60400bd0:	00000013          	nop
  ff60400bd4:	00000013          	nop
  ff60400bd8:	00000013          	nop
  ff60400bdc:	00000013          	nop
  ff60400be0:	00000013          	nop
  ff60400be4:	00000013          	nop
  ff60400be8:	00000013          	nop
  ff60400bec:	00000013          	nop
  ff60400bf0:	00000013          	nop
  ff60400bf4:	00000013          	nop
  ff60400bf8:	00000013          	nop
  ff60400bfc:	00000013          	nop

000000ff60400c00 <core1_pass>:

        .align  7
core1_pass:
        //PRINT(cpu1_pass_msg)
        WRITE_TEST_STATUS(1, 4)
  ff60400c00:	4305                	li	t1,1
  ff60400c02:	030a                	slli	t1,t1,0x2
  ff60400c04:	000802b7          	lui	t0,0x80
  ff60400c08:	b012829b          	addiw	t0,t0,-1279
  ff60400c0c:	02d6                	slli	t0,t0,0x15
  ff60400c0e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400c12:	929a                	add	t0,t0,t1
  ff60400c14:	4311                	li	t1,4
  ff60400c16:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x1)
  ff60400c1a:	000802b7          	lui	t0,0x80
  ff60400c1e:	b012829b          	addiw	t0,t0,-1279
  ff60400c22:	02d6                	slli	t0,t0,0x15
  ff60400c24:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400c28:	4305                	li	t1,1
  ff60400c2a:	0306                	slli	t1,t1,0x1
  ff60400c2c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400c30:	10500073          	wfi
  ff60400c34:	00000013          	nop
  ff60400c38:	00000013          	nop
  ff60400c3c:	00000013          	nop
  ff60400c40:	00000013          	nop
  ff60400c44:	00000013          	nop
  ff60400c48:	00000013          	nop
  ff60400c4c:	00000013          	nop
  ff60400c50:	00000013          	nop
  ff60400c54:	00000013          	nop
  ff60400c58:	00000013          	nop
  ff60400c5c:	00000013          	nop
  ff60400c60:	00000013          	nop
  ff60400c64:	00000013          	nop
  ff60400c68:	00000013          	nop
  ff60400c6c:	00000013          	nop
  ff60400c70:	00000013          	nop
  ff60400c74:	00000013          	nop
  ff60400c78:	00000013          	nop
  ff60400c7c:	00000013          	nop

000000ff60400c80 <core2_pass>:

        .align  7
core2_pass:
        //PRINT(cpu2_pass_msg)
        WRITE_TEST_STATUS(2, 4)
  ff60400c80:	4309                	li	t1,2
  ff60400c82:	030a                	slli	t1,t1,0x2
  ff60400c84:	000802b7          	lui	t0,0x80
  ff60400c88:	b012829b          	addiw	t0,t0,-1279
  ff60400c8c:	02d6                	slli	t0,t0,0x15
  ff60400c8e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400c92:	929a                	add	t0,t0,t1
  ff60400c94:	4311                	li	t1,4
  ff60400c96:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x2)
  ff60400c9a:	000802b7          	lui	t0,0x80
  ff60400c9e:	b012829b          	addiw	t0,t0,-1279
  ff60400ca2:	02d6                	slli	t0,t0,0x15
  ff60400ca4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400ca8:	4305                	li	t1,1
  ff60400caa:	030a                	slli	t1,t1,0x2
  ff60400cac:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400cb0:	10500073          	wfi
  ff60400cb4:	00000013          	nop
  ff60400cb8:	00000013          	nop
  ff60400cbc:	00000013          	nop
  ff60400cc0:	00000013          	nop
  ff60400cc4:	00000013          	nop
  ff60400cc8:	00000013          	nop
  ff60400ccc:	00000013          	nop
  ff60400cd0:	00000013          	nop
  ff60400cd4:	00000013          	nop
  ff60400cd8:	00000013          	nop
  ff60400cdc:	00000013          	nop
  ff60400ce0:	00000013          	nop
  ff60400ce4:	00000013          	nop
  ff60400ce8:	00000013          	nop
  ff60400cec:	00000013          	nop
  ff60400cf0:	00000013          	nop
  ff60400cf4:	00000013          	nop
  ff60400cf8:	00000013          	nop
  ff60400cfc:	00000013          	nop

000000ff60400d00 <core3_pass>:

        .align  7
core3_pass:
        //PRINT(cpu3_pass_msg)
        WRITE_TEST_STATUS(3, 4)
  ff60400d00:	430d                	li	t1,3
  ff60400d02:	030a                	slli	t1,t1,0x2
  ff60400d04:	000802b7          	lui	t0,0x80
  ff60400d08:	b012829b          	addiw	t0,t0,-1279
  ff60400d0c:	02d6                	slli	t0,t0,0x15
  ff60400d0e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400d12:	929a                	add	t0,t0,t1
  ff60400d14:	4311                	li	t1,4
  ff60400d16:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x3)
  ff60400d1a:	000802b7          	lui	t0,0x80
  ff60400d1e:	b012829b          	addiw	t0,t0,-1279
  ff60400d22:	02d6                	slli	t0,t0,0x15
  ff60400d24:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400d28:	4305                	li	t1,1
  ff60400d2a:	030e                	slli	t1,t1,0x3
  ff60400d2c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400d30:	10500073          	wfi
  ff60400d34:	00000013          	nop
  ff60400d38:	00000013          	nop
  ff60400d3c:	00000013          	nop
  ff60400d40:	00000013          	nop
  ff60400d44:	00000013          	nop
  ff60400d48:	00000013          	nop
  ff60400d4c:	00000013          	nop
  ff60400d50:	00000013          	nop
  ff60400d54:	00000013          	nop
  ff60400d58:	00000013          	nop
  ff60400d5c:	00000013          	nop
  ff60400d60:	00000013          	nop
  ff60400d64:	00000013          	nop
  ff60400d68:	00000013          	nop
  ff60400d6c:	00000013          	nop
  ff60400d70:	00000013          	nop
  ff60400d74:	00000013          	nop
  ff60400d78:	00000013          	nop
  ff60400d7c:	00000013          	nop

000000ff60400d80 <core4_pass>:

        .align  7
core4_pass:
        //PRINT(cpu4_pass_msg)
        WRITE_TEST_STATUS(4, 4)
  ff60400d80:	4311                	li	t1,4
  ff60400d82:	030a                	slli	t1,t1,0x2
  ff60400d84:	000802b7          	lui	t0,0x80
  ff60400d88:	b012829b          	addiw	t0,t0,-1279
  ff60400d8c:	02d6                	slli	t0,t0,0x15
  ff60400d8e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400d92:	929a                	add	t0,t0,t1
  ff60400d94:	4311                	li	t1,4
  ff60400d96:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x4)
  ff60400d9a:	000802b7          	lui	t0,0x80
  ff60400d9e:	b012829b          	addiw	t0,t0,-1279
  ff60400da2:	02d6                	slli	t0,t0,0x15
  ff60400da4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400da8:	4305                	li	t1,1
  ff60400daa:	0312                	slli	t1,t1,0x4
  ff60400dac:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400db0:	10500073          	wfi
  ff60400db4:	00000013          	nop
  ff60400db8:	00000013          	nop
  ff60400dbc:	00000013          	nop
  ff60400dc0:	00000013          	nop
  ff60400dc4:	00000013          	nop
  ff60400dc8:	00000013          	nop
  ff60400dcc:	00000013          	nop
  ff60400dd0:	00000013          	nop
  ff60400dd4:	00000013          	nop
  ff60400dd8:	00000013          	nop
  ff60400ddc:	00000013          	nop
  ff60400de0:	00000013          	nop
  ff60400de4:	00000013          	nop
  ff60400de8:	00000013          	nop
  ff60400dec:	00000013          	nop
  ff60400df0:	00000013          	nop
  ff60400df4:	00000013          	nop
  ff60400df8:	00000013          	nop
  ff60400dfc:	00000013          	nop

000000ff60400e00 <core5_pass>:

        .align  7
core5_pass:
        //PRINT(cpu5_pass_msg)
        WRITE_TEST_STATUS(5, 4)
  ff60400e00:	4315                	li	t1,5
  ff60400e02:	030a                	slli	t1,t1,0x2
  ff60400e04:	000802b7          	lui	t0,0x80
  ff60400e08:	b012829b          	addiw	t0,t0,-1279
  ff60400e0c:	02d6                	slli	t0,t0,0x15
  ff60400e0e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400e12:	929a                	add	t0,t0,t1
  ff60400e14:	4311                	li	t1,4
  ff60400e16:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x5)
  ff60400e1a:	000802b7          	lui	t0,0x80
  ff60400e1e:	b012829b          	addiw	t0,t0,-1279
  ff60400e22:	02d6                	slli	t0,t0,0x15
  ff60400e24:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400e28:	4305                	li	t1,1
  ff60400e2a:	0316                	slli	t1,t1,0x5
  ff60400e2c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400e30:	10500073          	wfi
  ff60400e34:	00000013          	nop
  ff60400e38:	00000013          	nop
  ff60400e3c:	00000013          	nop
  ff60400e40:	00000013          	nop
  ff60400e44:	00000013          	nop
  ff60400e48:	00000013          	nop
  ff60400e4c:	00000013          	nop
  ff60400e50:	00000013          	nop
  ff60400e54:	00000013          	nop
  ff60400e58:	00000013          	nop
  ff60400e5c:	00000013          	nop
  ff60400e60:	00000013          	nop
  ff60400e64:	00000013          	nop
  ff60400e68:	00000013          	nop
  ff60400e6c:	00000013          	nop
  ff60400e70:	00000013          	nop
  ff60400e74:	00000013          	nop
  ff60400e78:	00000013          	nop
  ff60400e7c:	00000013          	nop

000000ff60400e80 <core6_pass>:

        .align  7
core6_pass:
        //PRINT(cpu6_pass_msg)
        WRITE_TEST_STATUS(6, 4)
  ff60400e80:	4319                	li	t1,6
  ff60400e82:	030a                	slli	t1,t1,0x2
  ff60400e84:	000802b7          	lui	t0,0x80
  ff60400e88:	b012829b          	addiw	t0,t0,-1279
  ff60400e8c:	02d6                	slli	t0,t0,0x15
  ff60400e8e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400e92:	929a                	add	t0,t0,t1
  ff60400e94:	4311                	li	t1,4
  ff60400e96:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x6)
  ff60400e9a:	000802b7          	lui	t0,0x80
  ff60400e9e:	b012829b          	addiw	t0,t0,-1279
  ff60400ea2:	02d6                	slli	t0,t0,0x15
  ff60400ea4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400ea8:	4305                	li	t1,1
  ff60400eaa:	031a                	slli	t1,t1,0x6
  ff60400eac:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400eb0:	10500073          	wfi
  ff60400eb4:	00000013          	nop
  ff60400eb8:	00000013          	nop
  ff60400ebc:	00000013          	nop
  ff60400ec0:	00000013          	nop
  ff60400ec4:	00000013          	nop
  ff60400ec8:	00000013          	nop
  ff60400ecc:	00000013          	nop
  ff60400ed0:	00000013          	nop
  ff60400ed4:	00000013          	nop
  ff60400ed8:	00000013          	nop
  ff60400edc:	00000013          	nop
  ff60400ee0:	00000013          	nop
  ff60400ee4:	00000013          	nop
  ff60400ee8:	00000013          	nop
  ff60400eec:	00000013          	nop
  ff60400ef0:	00000013          	nop
  ff60400ef4:	00000013          	nop
  ff60400ef8:	00000013          	nop
  ff60400efc:	00000013          	nop

000000ff60400f00 <core7_pass>:

        .align  7
core7_pass:
        //PRINT(cpu7_pass_msg)
        WRITE_TEST_STATUS(7, 4)
  ff60400f00:	431d                	li	t1,7
  ff60400f02:	030a                	slli	t1,t1,0x2
  ff60400f04:	000802b7          	lui	t0,0x80
  ff60400f08:	b012829b          	addiw	t0,t0,-1279
  ff60400f0c:	02d6                	slli	t0,t0,0x15
  ff60400f0e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400f12:	929a                	add	t0,t0,t1
  ff60400f14:	4311                	li	t1,4
  ff60400f16:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x7)
  ff60400f1a:	000802b7          	lui	t0,0x80
  ff60400f1e:	b012829b          	addiw	t0,t0,-1279
  ff60400f22:	02d6                	slli	t0,t0,0x15
  ff60400f24:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400f28:	4305                	li	t1,1
  ff60400f2a:	031e                	slli	t1,t1,0x7
  ff60400f2c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400f30:	10500073          	wfi
  ff60400f34:	00000013          	nop
  ff60400f38:	00000013          	nop
  ff60400f3c:	00000013          	nop
  ff60400f40:	00000013          	nop
  ff60400f44:	00000013          	nop
  ff60400f48:	00000013          	nop
  ff60400f4c:	00000013          	nop
  ff60400f50:	00000013          	nop
  ff60400f54:	00000013          	nop
  ff60400f58:	00000013          	nop
  ff60400f5c:	00000013          	nop
  ff60400f60:	00000013          	nop
  ff60400f64:	00000013          	nop
  ff60400f68:	00000013          	nop
  ff60400f6c:	00000013          	nop
  ff60400f70:	00000013          	nop
  ff60400f74:	00000013          	nop
  ff60400f78:	00000013          	nop
  ff60400f7c:	00000013          	nop

000000ff60400f80 <core8_pass>:

        .align  7
core8_pass:
        //PRINT(cpu8_pass_msg)
        WRITE_TEST_STATUS(8, 4)
  ff60400f80:	4321                	li	t1,8
  ff60400f82:	030a                	slli	t1,t1,0x2
  ff60400f84:	000802b7          	lui	t0,0x80
  ff60400f88:	b012829b          	addiw	t0,t0,-1279
  ff60400f8c:	02d6                	slli	t0,t0,0x15
  ff60400f8e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60400f92:	929a                	add	t0,t0,t1
  ff60400f94:	4311                	li	t1,4
  ff60400f96:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x8)
  ff60400f9a:	000802b7          	lui	t0,0x80
  ff60400f9e:	b012829b          	addiw	t0,t0,-1279
  ff60400fa2:	02d6                	slli	t0,t0,0x15
  ff60400fa4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60400fa8:	4305                	li	t1,1
  ff60400faa:	0322                	slli	t1,t1,0x8
  ff60400fac:	0062a623          	sw	t1,12(t0)
        wfi
  ff60400fb0:	10500073          	wfi
  ff60400fb4:	00000013          	nop
  ff60400fb8:	00000013          	nop
  ff60400fbc:	00000013          	nop
  ff60400fc0:	00000013          	nop
  ff60400fc4:	00000013          	nop
  ff60400fc8:	00000013          	nop
  ff60400fcc:	00000013          	nop
  ff60400fd0:	00000013          	nop
  ff60400fd4:	00000013          	nop
  ff60400fd8:	00000013          	nop
  ff60400fdc:	00000013          	nop
  ff60400fe0:	00000013          	nop
  ff60400fe4:	00000013          	nop
  ff60400fe8:	00000013          	nop
  ff60400fec:	00000013          	nop
  ff60400ff0:	00000013          	nop
  ff60400ff4:	00000013          	nop
  ff60400ff8:	00000013          	nop
  ff60400ffc:	00000013          	nop

000000ff60401000 <core9_pass>:

        .align  7
core9_pass:
        //PRINT(cpu9_pass_msg)
        WRITE_TEST_STATUS(9, 4)
  ff60401000:	4325                	li	t1,9
  ff60401002:	030a                	slli	t1,t1,0x2
  ff60401004:	000802b7          	lui	t0,0x80
  ff60401008:	b012829b          	addiw	t0,t0,-1279
  ff6040100c:	02d6                	slli	t0,t0,0x15
  ff6040100e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401012:	929a                	add	t0,t0,t1
  ff60401014:	4311                	li	t1,4
  ff60401016:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x9)
  ff6040101a:	000802b7          	lui	t0,0x80
  ff6040101e:	b012829b          	addiw	t0,t0,-1279
  ff60401022:	02d6                	slli	t0,t0,0x15
  ff60401024:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401028:	4305                	li	t1,1
  ff6040102a:	0326                	slli	t1,t1,0x9
  ff6040102c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401030:	10500073          	wfi
  ff60401034:	00000013          	nop
  ff60401038:	00000013          	nop
  ff6040103c:	00000013          	nop
  ff60401040:	00000013          	nop
  ff60401044:	00000013          	nop
  ff60401048:	00000013          	nop
  ff6040104c:	00000013          	nop
  ff60401050:	00000013          	nop
  ff60401054:	00000013          	nop
  ff60401058:	00000013          	nop
  ff6040105c:	00000013          	nop
  ff60401060:	00000013          	nop
  ff60401064:	00000013          	nop
  ff60401068:	00000013          	nop
  ff6040106c:	00000013          	nop
  ff60401070:	00000013          	nop
  ff60401074:	00000013          	nop
  ff60401078:	00000013          	nop
  ff6040107c:	00000013          	nop

000000ff60401080 <core10_pass>:

        .align  7
core10_pass:
        //PRINT(cpu10_pass_msg)
        WRITE_TEST_STATUS(10, 4)
  ff60401080:	4329                	li	t1,10
  ff60401082:	030a                	slli	t1,t1,0x2
  ff60401084:	000802b7          	lui	t0,0x80
  ff60401088:	b012829b          	addiw	t0,t0,-1279
  ff6040108c:	02d6                	slli	t0,t0,0x15
  ff6040108e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401092:	929a                	add	t0,t0,t1
  ff60401094:	4311                	li	t1,4
  ff60401096:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xa)
  ff6040109a:	000802b7          	lui	t0,0x80
  ff6040109e:	b012829b          	addiw	t0,t0,-1279
  ff604010a2:	02d6                	slli	t0,t0,0x15
  ff604010a4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604010a8:	4305                	li	t1,1
  ff604010aa:	032a                	slli	t1,t1,0xa
  ff604010ac:	0062a623          	sw	t1,12(t0)
        wfi
  ff604010b0:	10500073          	wfi
  ff604010b4:	00000013          	nop
  ff604010b8:	00000013          	nop
  ff604010bc:	00000013          	nop
  ff604010c0:	00000013          	nop
  ff604010c4:	00000013          	nop
  ff604010c8:	00000013          	nop
  ff604010cc:	00000013          	nop
  ff604010d0:	00000013          	nop
  ff604010d4:	00000013          	nop
  ff604010d8:	00000013          	nop
  ff604010dc:	00000013          	nop
  ff604010e0:	00000013          	nop
  ff604010e4:	00000013          	nop
  ff604010e8:	00000013          	nop
  ff604010ec:	00000013          	nop
  ff604010f0:	00000013          	nop
  ff604010f4:	00000013          	nop
  ff604010f8:	00000013          	nop
  ff604010fc:	00000013          	nop

000000ff60401100 <core11_pass>:

        .align  7
core11_pass:
        //PRINT(cpu11_pass_msg)
        WRITE_TEST_STATUS(11, 4)
  ff60401100:	432d                	li	t1,11
  ff60401102:	030a                	slli	t1,t1,0x2
  ff60401104:	000802b7          	lui	t0,0x80
  ff60401108:	b012829b          	addiw	t0,t0,-1279
  ff6040110c:	02d6                	slli	t0,t0,0x15
  ff6040110e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401112:	929a                	add	t0,t0,t1
  ff60401114:	4311                	li	t1,4
  ff60401116:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xb)
  ff6040111a:	000802b7          	lui	t0,0x80
  ff6040111e:	b012829b          	addiw	t0,t0,-1279
  ff60401122:	02d6                	slli	t0,t0,0x15
  ff60401124:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401128:	4305                	li	t1,1
  ff6040112a:	032e                	slli	t1,t1,0xb
  ff6040112c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401130:	10500073          	wfi
  ff60401134:	00000013          	nop
  ff60401138:	00000013          	nop
  ff6040113c:	00000013          	nop
  ff60401140:	00000013          	nop
  ff60401144:	00000013          	nop
  ff60401148:	00000013          	nop
  ff6040114c:	00000013          	nop
  ff60401150:	00000013          	nop
  ff60401154:	00000013          	nop
  ff60401158:	00000013          	nop
  ff6040115c:	00000013          	nop
  ff60401160:	00000013          	nop
  ff60401164:	00000013          	nop
  ff60401168:	00000013          	nop
  ff6040116c:	00000013          	nop
  ff60401170:	00000013          	nop
  ff60401174:	00000013          	nop
  ff60401178:	00000013          	nop
  ff6040117c:	00000013          	nop

000000ff60401180 <core12_pass>:

        .align  7
core12_pass:
        //PRINT(cpu12_pass_msg)
        WRITE_TEST_STATUS(12, 4)
  ff60401180:	4331                	li	t1,12
  ff60401182:	030a                	slli	t1,t1,0x2
  ff60401184:	000802b7          	lui	t0,0x80
  ff60401188:	b012829b          	addiw	t0,t0,-1279
  ff6040118c:	02d6                	slli	t0,t0,0x15
  ff6040118e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401192:	929a                	add	t0,t0,t1
  ff60401194:	4311                	li	t1,4
  ff60401196:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xc)
  ff6040119a:	000802b7          	lui	t0,0x80
  ff6040119e:	b012829b          	addiw	t0,t0,-1279
  ff604011a2:	02d6                	slli	t0,t0,0x15
  ff604011a4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604011a8:	4305                	li	t1,1
  ff604011aa:	0332                	slli	t1,t1,0xc
  ff604011ac:	0062a623          	sw	t1,12(t0)
        wfi
  ff604011b0:	10500073          	wfi
  ff604011b4:	00000013          	nop
  ff604011b8:	00000013          	nop
  ff604011bc:	00000013          	nop
  ff604011c0:	00000013          	nop
  ff604011c4:	00000013          	nop
  ff604011c8:	00000013          	nop
  ff604011cc:	00000013          	nop
  ff604011d0:	00000013          	nop
  ff604011d4:	00000013          	nop
  ff604011d8:	00000013          	nop
  ff604011dc:	00000013          	nop
  ff604011e0:	00000013          	nop
  ff604011e4:	00000013          	nop
  ff604011e8:	00000013          	nop
  ff604011ec:	00000013          	nop
  ff604011f0:	00000013          	nop
  ff604011f4:	00000013          	nop
  ff604011f8:	00000013          	nop
  ff604011fc:	00000013          	nop

000000ff60401200 <core13_pass>:

        .align  7
core13_pass:
        //PRINT(cpu13_pass_msg)
        WRITE_TEST_STATUS(13, 4)
  ff60401200:	4335                	li	t1,13
  ff60401202:	030a                	slli	t1,t1,0x2
  ff60401204:	000802b7          	lui	t0,0x80
  ff60401208:	b012829b          	addiw	t0,t0,-1279
  ff6040120c:	02d6                	slli	t0,t0,0x15
  ff6040120e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401212:	929a                	add	t0,t0,t1
  ff60401214:	4311                	li	t1,4
  ff60401216:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xd)
  ff6040121a:	000802b7          	lui	t0,0x80
  ff6040121e:	b012829b          	addiw	t0,t0,-1279
  ff60401222:	02d6                	slli	t0,t0,0x15
  ff60401224:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401228:	4305                	li	t1,1
  ff6040122a:	0336                	slli	t1,t1,0xd
  ff6040122c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401230:	10500073          	wfi
  ff60401234:	00000013          	nop
  ff60401238:	00000013          	nop
  ff6040123c:	00000013          	nop
  ff60401240:	00000013          	nop
  ff60401244:	00000013          	nop
  ff60401248:	00000013          	nop
  ff6040124c:	00000013          	nop
  ff60401250:	00000013          	nop
  ff60401254:	00000013          	nop
  ff60401258:	00000013          	nop
  ff6040125c:	00000013          	nop
  ff60401260:	00000013          	nop
  ff60401264:	00000013          	nop
  ff60401268:	00000013          	nop
  ff6040126c:	00000013          	nop
  ff60401270:	00000013          	nop
  ff60401274:	00000013          	nop
  ff60401278:	00000013          	nop
  ff6040127c:	00000013          	nop

000000ff60401280 <core14_pass>:

        .align  7
core14_pass:
        //PRINT(cpu14_pass_msg)
        WRITE_TEST_STATUS(14, 4)
  ff60401280:	4339                	li	t1,14
  ff60401282:	030a                	slli	t1,t1,0x2
  ff60401284:	000802b7          	lui	t0,0x80
  ff60401288:	b012829b          	addiw	t0,t0,-1279
  ff6040128c:	02d6                	slli	t0,t0,0x15
  ff6040128e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401292:	929a                	add	t0,t0,t1
  ff60401294:	4311                	li	t1,4
  ff60401296:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xe)
  ff6040129a:	000802b7          	lui	t0,0x80
  ff6040129e:	b012829b          	addiw	t0,t0,-1279
  ff604012a2:	02d6                	slli	t0,t0,0x15
  ff604012a4:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604012a8:	4305                	li	t1,1
  ff604012aa:	033a                	slli	t1,t1,0xe
  ff604012ac:	0062a623          	sw	t1,12(t0)
        wfi
  ff604012b0:	10500073          	wfi
  ff604012b4:	00000013          	nop
  ff604012b8:	00000013          	nop
  ff604012bc:	00000013          	nop
  ff604012c0:	00000013          	nop
  ff604012c4:	00000013          	nop
  ff604012c8:	00000013          	nop
  ff604012cc:	00000013          	nop
  ff604012d0:	00000013          	nop
  ff604012d4:	00000013          	nop
  ff604012d8:	00000013          	nop
  ff604012dc:	00000013          	nop
  ff604012e0:	00000013          	nop
  ff604012e4:	00000013          	nop
  ff604012e8:	00000013          	nop
  ff604012ec:	00000013          	nop
  ff604012f0:	00000013          	nop
  ff604012f4:	00000013          	nop
  ff604012f8:	00000013          	nop
  ff604012fc:	00000013          	nop

000000ff60401300 <core15_pass>:

        .align  7
core15_pass:
        //PRINT(cpu15_pass_msg)
        WRITE_TEST_STATUS(15, 4)
  ff60401300:	433d                	li	t1,15
  ff60401302:	030a                	slli	t1,t1,0x2
  ff60401304:	000802b7          	lui	t0,0x80
  ff60401308:	b012829b          	addiw	t0,t0,-1279
  ff6040130c:	02d6                	slli	t0,t0,0x15
  ff6040130e:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401312:	929a                	add	t0,t0,t1
  ff60401314:	4311                	li	t1,4
  ff60401316:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xf)
  ff6040131a:	000802b7          	lui	t0,0x80
  ff6040131e:	b012829b          	addiw	t0,t0,-1279
  ff60401322:	02d6                	slli	t0,t0,0x15
  ff60401324:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401328:	4305                	li	t1,1
  ff6040132a:	033e                	slli	t1,t1,0xf
  ff6040132c:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401330:	10500073          	wfi
  ff60401334:	00000013          	nop
  ff60401338:	00000013          	nop
  ff6040133c:	00000013          	nop
  ff60401340:	00000013          	nop
  ff60401344:	00000013          	nop
  ff60401348:	00000013          	nop
  ff6040134c:	00000013          	nop
  ff60401350:	00000013          	nop
  ff60401354:	00000013          	nop
  ff60401358:	00000013          	nop
  ff6040135c:	00000013          	nop
  ff60401360:	00000013          	nop
  ff60401364:	00000013          	nop
  ff60401368:	00000013          	nop
  ff6040136c:	00000013          	nop
  ff60401370:	00000013          	nop
  ff60401374:	00000013          	nop
  ff60401378:	00000013          	nop
  ff6040137c:	00000013          	nop

000000ff60401380 <core0_fail>:

        .align  7
core0_fail:
        PRINT(cpu0_fail_msg)
  ff60401380:	00001497          	auipc	s1,0x1
  ff60401384:	8a048493          	addi	s1,s1,-1888 # ff60401c20 <cpu0_fail_msg>
  ff60401388:	01a4e4b3          	or	s1,s1,s10
  ff6040138c:	fffff417          	auipc	s0,0xfffff
  ff60401390:	6d640413          	addi	s0,s0,1750 # ff60400a62 <print>
  ff60401394:	01a46433          	or	s0,s0,s10
  ff60401398:	9402                	jalr	s0
        WRITE_TEST_STATUS(0, 8)
  ff6040139a:	4301                	li	t1,0
  ff6040139c:	030a                	slli	t1,t1,0x2
  ff6040139e:	000802b7          	lui	t0,0x80
  ff604013a2:	b012829b          	addiw	t0,t0,-1279
  ff604013a6:	02d6                	slli	t0,t0,0x15
  ff604013a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604013ac:	929a                	add	t0,t0,t1
  ff604013ae:	4321                	li	t1,8
  ff604013b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x0)
  ff604013b4:	000802b7          	lui	t0,0x80
  ff604013b8:	b012829b          	addiw	t0,t0,-1279
  ff604013bc:	02d6                	slli	t0,t0,0x15
  ff604013be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604013c2:	4305                	li	t1,1
  ff604013c4:	00031313          	slli	t1,t1,0x0
  ff604013c8:	0062a623          	sw	t1,12(t0)
        wfi
  ff604013cc:	10500073          	wfi
  ff604013d0:	00000013          	nop
  ff604013d4:	00000013          	nop
  ff604013d8:	00000013          	nop
  ff604013dc:	00000013          	nop
  ff604013e0:	00000013          	nop
  ff604013e4:	00000013          	nop
  ff604013e8:	00000013          	nop
  ff604013ec:	00000013          	nop
  ff604013f0:	00000013          	nop
  ff604013f4:	00000013          	nop
  ff604013f8:	00000013          	nop
  ff604013fc:	00000013          	nop

000000ff60401400 <core1_fail>:

        .align  7
core1_fail:
        PRINT(cpu1_fail_msg)
  ff60401400:	00001497          	auipc	s1,0x1
  ff60401404:	84048493          	addi	s1,s1,-1984 # ff60401c40 <cpu1_fail_msg>
  ff60401408:	01a4e4b3          	or	s1,s1,s10
  ff6040140c:	fffff417          	auipc	s0,0xfffff
  ff60401410:	65640413          	addi	s0,s0,1622 # ff60400a62 <print>
  ff60401414:	01a46433          	or	s0,s0,s10
  ff60401418:	9402                	jalr	s0
        WRITE_TEST_STATUS(1, 8)
  ff6040141a:	4305                	li	t1,1
  ff6040141c:	030a                	slli	t1,t1,0x2
  ff6040141e:	000802b7          	lui	t0,0x80
  ff60401422:	b012829b          	addiw	t0,t0,-1279
  ff60401426:	02d6                	slli	t0,t0,0x15
  ff60401428:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040142c:	929a                	add	t0,t0,t1
  ff6040142e:	4321                	li	t1,8
  ff60401430:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x1)
  ff60401434:	000802b7          	lui	t0,0x80
  ff60401438:	b012829b          	addiw	t0,t0,-1279
  ff6040143c:	02d6                	slli	t0,t0,0x15
  ff6040143e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401442:	4305                	li	t1,1
  ff60401444:	0306                	slli	t1,t1,0x1
  ff60401446:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040144a:	10500073          	wfi
  ff6040144e:	00000013          	nop
  ff60401452:	00000013          	nop
  ff60401456:	00000013          	nop
  ff6040145a:	00000013          	nop
  ff6040145e:	00000013          	nop
  ff60401462:	00000013          	nop
  ff60401466:	00000013          	nop
  ff6040146a:	00000013          	nop
  ff6040146e:	00000013          	nop
  ff60401472:	00000013          	nop
  ff60401476:	00000013          	nop
  ff6040147a:	00000013          	nop
  ff6040147e:	0001                	nop

000000ff60401480 <core2_fail>:

        .align  7
core2_fail:
        PRINT(cpu2_fail_msg)
  ff60401480:	00000497          	auipc	s1,0x0
  ff60401484:	7e048493          	addi	s1,s1,2016 # ff60401c60 <cpu2_fail_msg>
  ff60401488:	01a4e4b3          	or	s1,s1,s10
  ff6040148c:	fffff417          	auipc	s0,0xfffff
  ff60401490:	5d640413          	addi	s0,s0,1494 # ff60400a62 <print>
  ff60401494:	01a46433          	or	s0,s0,s10
  ff60401498:	9402                	jalr	s0
        WRITE_TEST_STATUS(2, 8)
  ff6040149a:	4309                	li	t1,2
  ff6040149c:	030a                	slli	t1,t1,0x2
  ff6040149e:	000802b7          	lui	t0,0x80
  ff604014a2:	b012829b          	addiw	t0,t0,-1279
  ff604014a6:	02d6                	slli	t0,t0,0x15
  ff604014a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604014ac:	929a                	add	t0,t0,t1
  ff604014ae:	4321                	li	t1,8
  ff604014b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x2)
  ff604014b4:	000802b7          	lui	t0,0x80
  ff604014b8:	b012829b          	addiw	t0,t0,-1279
  ff604014bc:	02d6                	slli	t0,t0,0x15
  ff604014be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604014c2:	4305                	li	t1,1
  ff604014c4:	030a                	slli	t1,t1,0x2
  ff604014c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604014ca:	10500073          	wfi
  ff604014ce:	00000013          	nop
  ff604014d2:	00000013          	nop
  ff604014d6:	00000013          	nop
  ff604014da:	00000013          	nop
  ff604014de:	00000013          	nop
  ff604014e2:	00000013          	nop
  ff604014e6:	00000013          	nop
  ff604014ea:	00000013          	nop
  ff604014ee:	00000013          	nop
  ff604014f2:	00000013          	nop
  ff604014f6:	00000013          	nop
  ff604014fa:	00000013          	nop
  ff604014fe:	0001                	nop

000000ff60401500 <core3_fail>:

        .align  7
core3_fail:
        PRINT(cpu3_fail_msg)
  ff60401500:	00000497          	auipc	s1,0x0
  ff60401504:	78048493          	addi	s1,s1,1920 # ff60401c80 <cpu3_fail_msg>
  ff60401508:	01a4e4b3          	or	s1,s1,s10
  ff6040150c:	fffff417          	auipc	s0,0xfffff
  ff60401510:	55640413          	addi	s0,s0,1366 # ff60400a62 <print>
  ff60401514:	01a46433          	or	s0,s0,s10
  ff60401518:	9402                	jalr	s0
        WRITE_TEST_STATUS(3, 8)
  ff6040151a:	430d                	li	t1,3
  ff6040151c:	030a                	slli	t1,t1,0x2
  ff6040151e:	000802b7          	lui	t0,0x80
  ff60401522:	b012829b          	addiw	t0,t0,-1279
  ff60401526:	02d6                	slli	t0,t0,0x15
  ff60401528:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040152c:	929a                	add	t0,t0,t1
  ff6040152e:	4321                	li	t1,8
  ff60401530:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x3)
  ff60401534:	000802b7          	lui	t0,0x80
  ff60401538:	b012829b          	addiw	t0,t0,-1279
  ff6040153c:	02d6                	slli	t0,t0,0x15
  ff6040153e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401542:	4305                	li	t1,1
  ff60401544:	030e                	slli	t1,t1,0x3
  ff60401546:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040154a:	10500073          	wfi
  ff6040154e:	00000013          	nop
  ff60401552:	00000013          	nop
  ff60401556:	00000013          	nop
  ff6040155a:	00000013          	nop
  ff6040155e:	00000013          	nop
  ff60401562:	00000013          	nop
  ff60401566:	00000013          	nop
  ff6040156a:	00000013          	nop
  ff6040156e:	00000013          	nop
  ff60401572:	00000013          	nop
  ff60401576:	00000013          	nop
  ff6040157a:	00000013          	nop
  ff6040157e:	0001                	nop

000000ff60401580 <core4_fail>:

        .align  7
core4_fail:
        PRINT(cpu4_fail_msg)
  ff60401580:	00000497          	auipc	s1,0x0
  ff60401584:	72048493          	addi	s1,s1,1824 # ff60401ca0 <cpu4_fail_msg>
  ff60401588:	01a4e4b3          	or	s1,s1,s10
  ff6040158c:	fffff417          	auipc	s0,0xfffff
  ff60401590:	4d640413          	addi	s0,s0,1238 # ff60400a62 <print>
  ff60401594:	01a46433          	or	s0,s0,s10
  ff60401598:	9402                	jalr	s0
        WRITE_TEST_STATUS(4, 8)
  ff6040159a:	4311                	li	t1,4
  ff6040159c:	030a                	slli	t1,t1,0x2
  ff6040159e:	000802b7          	lui	t0,0x80
  ff604015a2:	b012829b          	addiw	t0,t0,-1279
  ff604015a6:	02d6                	slli	t0,t0,0x15
  ff604015a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604015ac:	929a                	add	t0,t0,t1
  ff604015ae:	4321                	li	t1,8
  ff604015b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x4)
  ff604015b4:	000802b7          	lui	t0,0x80
  ff604015b8:	b012829b          	addiw	t0,t0,-1279
  ff604015bc:	02d6                	slli	t0,t0,0x15
  ff604015be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604015c2:	4305                	li	t1,1
  ff604015c4:	0312                	slli	t1,t1,0x4
  ff604015c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604015ca:	10500073          	wfi
  ff604015ce:	00000013          	nop
  ff604015d2:	00000013          	nop
  ff604015d6:	00000013          	nop
  ff604015da:	00000013          	nop
  ff604015de:	00000013          	nop
  ff604015e2:	00000013          	nop
  ff604015e6:	00000013          	nop
  ff604015ea:	00000013          	nop
  ff604015ee:	00000013          	nop
  ff604015f2:	00000013          	nop
  ff604015f6:	00000013          	nop
  ff604015fa:	00000013          	nop
  ff604015fe:	0001                	nop

000000ff60401600 <core5_fail>:

        .align  7
core5_fail:
        PRINT(cpu5_fail_msg)
  ff60401600:	00000497          	auipc	s1,0x0
  ff60401604:	6c048493          	addi	s1,s1,1728 # ff60401cc0 <cpu5_fail_msg>
  ff60401608:	01a4e4b3          	or	s1,s1,s10
  ff6040160c:	fffff417          	auipc	s0,0xfffff
  ff60401610:	45640413          	addi	s0,s0,1110 # ff60400a62 <print>
  ff60401614:	01a46433          	or	s0,s0,s10
  ff60401618:	9402                	jalr	s0
        WRITE_TEST_STATUS(5, 8)
  ff6040161a:	4315                	li	t1,5
  ff6040161c:	030a                	slli	t1,t1,0x2
  ff6040161e:	000802b7          	lui	t0,0x80
  ff60401622:	b012829b          	addiw	t0,t0,-1279
  ff60401626:	02d6                	slli	t0,t0,0x15
  ff60401628:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040162c:	929a                	add	t0,t0,t1
  ff6040162e:	4321                	li	t1,8
  ff60401630:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x5)
  ff60401634:	000802b7          	lui	t0,0x80
  ff60401638:	b012829b          	addiw	t0,t0,-1279
  ff6040163c:	02d6                	slli	t0,t0,0x15
  ff6040163e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401642:	4305                	li	t1,1
  ff60401644:	0316                	slli	t1,t1,0x5
  ff60401646:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040164a:	10500073          	wfi
  ff6040164e:	00000013          	nop
  ff60401652:	00000013          	nop
  ff60401656:	00000013          	nop
  ff6040165a:	00000013          	nop
  ff6040165e:	00000013          	nop
  ff60401662:	00000013          	nop
  ff60401666:	00000013          	nop
  ff6040166a:	00000013          	nop
  ff6040166e:	00000013          	nop
  ff60401672:	00000013          	nop
  ff60401676:	00000013          	nop
  ff6040167a:	00000013          	nop
  ff6040167e:	0001                	nop

000000ff60401680 <core6_fail>:

        .align  7
core6_fail:
        PRINT(cpu6_fail_msg)
  ff60401680:	00000497          	auipc	s1,0x0
  ff60401684:	66048493          	addi	s1,s1,1632 # ff60401ce0 <cpu6_fail_msg>
  ff60401688:	01a4e4b3          	or	s1,s1,s10
  ff6040168c:	fffff417          	auipc	s0,0xfffff
  ff60401690:	3d640413          	addi	s0,s0,982 # ff60400a62 <print>
  ff60401694:	01a46433          	or	s0,s0,s10
  ff60401698:	9402                	jalr	s0
        WRITE_TEST_STATUS(6, 8)
  ff6040169a:	4319                	li	t1,6
  ff6040169c:	030a                	slli	t1,t1,0x2
  ff6040169e:	000802b7          	lui	t0,0x80
  ff604016a2:	b012829b          	addiw	t0,t0,-1279
  ff604016a6:	02d6                	slli	t0,t0,0x15
  ff604016a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604016ac:	929a                	add	t0,t0,t1
  ff604016ae:	4321                	li	t1,8
  ff604016b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x6)
  ff604016b4:	000802b7          	lui	t0,0x80
  ff604016b8:	b012829b          	addiw	t0,t0,-1279
  ff604016bc:	02d6                	slli	t0,t0,0x15
  ff604016be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604016c2:	4305                	li	t1,1
  ff604016c4:	031a                	slli	t1,t1,0x6
  ff604016c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604016ca:	10500073          	wfi
  ff604016ce:	00000013          	nop
  ff604016d2:	00000013          	nop
  ff604016d6:	00000013          	nop
  ff604016da:	00000013          	nop
  ff604016de:	00000013          	nop
  ff604016e2:	00000013          	nop
  ff604016e6:	00000013          	nop
  ff604016ea:	00000013          	nop
  ff604016ee:	00000013          	nop
  ff604016f2:	00000013          	nop
  ff604016f6:	00000013          	nop
  ff604016fa:	00000013          	nop
  ff604016fe:	0001                	nop

000000ff60401700 <core7_fail>:

        .align  7
core7_fail:
        PRINT(cpu7_fail_msg)
  ff60401700:	00000497          	auipc	s1,0x0
  ff60401704:	60048493          	addi	s1,s1,1536 # ff60401d00 <cpu7_fail_msg>
  ff60401708:	01a4e4b3          	or	s1,s1,s10
  ff6040170c:	fffff417          	auipc	s0,0xfffff
  ff60401710:	35640413          	addi	s0,s0,854 # ff60400a62 <print>
  ff60401714:	01a46433          	or	s0,s0,s10
  ff60401718:	9402                	jalr	s0
        WRITE_TEST_STATUS(7, 8)
  ff6040171a:	431d                	li	t1,7
  ff6040171c:	030a                	slli	t1,t1,0x2
  ff6040171e:	000802b7          	lui	t0,0x80
  ff60401722:	b012829b          	addiw	t0,t0,-1279
  ff60401726:	02d6                	slli	t0,t0,0x15
  ff60401728:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040172c:	929a                	add	t0,t0,t1
  ff6040172e:	4321                	li	t1,8
  ff60401730:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x7)
  ff60401734:	000802b7          	lui	t0,0x80
  ff60401738:	b012829b          	addiw	t0,t0,-1279
  ff6040173c:	02d6                	slli	t0,t0,0x15
  ff6040173e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401742:	4305                	li	t1,1
  ff60401744:	031e                	slli	t1,t1,0x7
  ff60401746:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040174a:	10500073          	wfi
  ff6040174e:	00000013          	nop
  ff60401752:	00000013          	nop
  ff60401756:	00000013          	nop
  ff6040175a:	00000013          	nop
  ff6040175e:	00000013          	nop
  ff60401762:	00000013          	nop
  ff60401766:	00000013          	nop
  ff6040176a:	00000013          	nop
  ff6040176e:	00000013          	nop
  ff60401772:	00000013          	nop
  ff60401776:	00000013          	nop
  ff6040177a:	00000013          	nop
  ff6040177e:	0001                	nop

000000ff60401780 <core8_fail>:

        .align  7
core8_fail:
        PRINT(cpu8_fail_msg)
  ff60401780:	00000497          	auipc	s1,0x0
  ff60401784:	5a048493          	addi	s1,s1,1440 # ff60401d20 <cpu8_fail_msg>
  ff60401788:	01a4e4b3          	or	s1,s1,s10
  ff6040178c:	fffff417          	auipc	s0,0xfffff
  ff60401790:	2d640413          	addi	s0,s0,726 # ff60400a62 <print>
  ff60401794:	01a46433          	or	s0,s0,s10
  ff60401798:	9402                	jalr	s0
        WRITE_TEST_STATUS(8, 8)
  ff6040179a:	4321                	li	t1,8
  ff6040179c:	030a                	slli	t1,t1,0x2
  ff6040179e:	000802b7          	lui	t0,0x80
  ff604017a2:	b012829b          	addiw	t0,t0,-1279
  ff604017a6:	02d6                	slli	t0,t0,0x15
  ff604017a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604017ac:	929a                	add	t0,t0,t1
  ff604017ae:	4321                	li	t1,8
  ff604017b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x8)
  ff604017b4:	000802b7          	lui	t0,0x80
  ff604017b8:	b012829b          	addiw	t0,t0,-1279
  ff604017bc:	02d6                	slli	t0,t0,0x15
  ff604017be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604017c2:	4305                	li	t1,1
  ff604017c4:	0322                	slli	t1,t1,0x8
  ff604017c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604017ca:	10500073          	wfi
  ff604017ce:	00000013          	nop
  ff604017d2:	00000013          	nop
  ff604017d6:	00000013          	nop
  ff604017da:	00000013          	nop
  ff604017de:	00000013          	nop
  ff604017e2:	00000013          	nop
  ff604017e6:	00000013          	nop
  ff604017ea:	00000013          	nop
  ff604017ee:	00000013          	nop
  ff604017f2:	00000013          	nop
  ff604017f6:	00000013          	nop
  ff604017fa:	00000013          	nop
  ff604017fe:	0001                	nop

000000ff60401800 <core9_fail>:

        .align  7
core9_fail:
        PRINT(cpu9_fail_msg)
  ff60401800:	00000497          	auipc	s1,0x0
  ff60401804:	54048493          	addi	s1,s1,1344 # ff60401d40 <cpu9_fail_msg>
  ff60401808:	01a4e4b3          	or	s1,s1,s10
  ff6040180c:	fffff417          	auipc	s0,0xfffff
  ff60401810:	25640413          	addi	s0,s0,598 # ff60400a62 <print>
  ff60401814:	01a46433          	or	s0,s0,s10
  ff60401818:	9402                	jalr	s0
        WRITE_TEST_STATUS(9, 8)
  ff6040181a:	4325                	li	t1,9
  ff6040181c:	030a                	slli	t1,t1,0x2
  ff6040181e:	000802b7          	lui	t0,0x80
  ff60401822:	b012829b          	addiw	t0,t0,-1279
  ff60401826:	02d6                	slli	t0,t0,0x15
  ff60401828:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040182c:	929a                	add	t0,t0,t1
  ff6040182e:	4321                	li	t1,8
  ff60401830:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0x9)
  ff60401834:	000802b7          	lui	t0,0x80
  ff60401838:	b012829b          	addiw	t0,t0,-1279
  ff6040183c:	02d6                	slli	t0,t0,0x15
  ff6040183e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401842:	4305                	li	t1,1
  ff60401844:	0326                	slli	t1,t1,0x9
  ff60401846:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040184a:	10500073          	wfi
  ff6040184e:	00000013          	nop
  ff60401852:	00000013          	nop
  ff60401856:	00000013          	nop
  ff6040185a:	00000013          	nop
  ff6040185e:	00000013          	nop
  ff60401862:	00000013          	nop
  ff60401866:	00000013          	nop
  ff6040186a:	00000013          	nop
  ff6040186e:	00000013          	nop
  ff60401872:	00000013          	nop
  ff60401876:	00000013          	nop
  ff6040187a:	00000013          	nop
  ff6040187e:	0001                	nop

000000ff60401880 <core10_fail>:

        .align  7
core10_fail:
        PRINT(cpu10_fail_msg)
  ff60401880:	00000497          	auipc	s1,0x0
  ff60401884:	4e048493          	addi	s1,s1,1248 # ff60401d60 <cpu10_fail_msg>
  ff60401888:	01a4e4b3          	or	s1,s1,s10
  ff6040188c:	fffff417          	auipc	s0,0xfffff
  ff60401890:	1d640413          	addi	s0,s0,470 # ff60400a62 <print>
  ff60401894:	01a46433          	or	s0,s0,s10
  ff60401898:	9402                	jalr	s0
        WRITE_TEST_STATUS(10, 8)
  ff6040189a:	4329                	li	t1,10
  ff6040189c:	030a                	slli	t1,t1,0x2
  ff6040189e:	000802b7          	lui	t0,0x80
  ff604018a2:	b012829b          	addiw	t0,t0,-1279
  ff604018a6:	02d6                	slli	t0,t0,0x15
  ff604018a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604018ac:	929a                	add	t0,t0,t1
  ff604018ae:	4321                	li	t1,8
  ff604018b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xa)
  ff604018b4:	000802b7          	lui	t0,0x80
  ff604018b8:	b012829b          	addiw	t0,t0,-1279
  ff604018bc:	02d6                	slli	t0,t0,0x15
  ff604018be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604018c2:	4305                	li	t1,1
  ff604018c4:	032a                	slli	t1,t1,0xa
  ff604018c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604018ca:	10500073          	wfi
  ff604018ce:	00000013          	nop
  ff604018d2:	00000013          	nop
  ff604018d6:	00000013          	nop
  ff604018da:	00000013          	nop
  ff604018de:	00000013          	nop
  ff604018e2:	00000013          	nop
  ff604018e6:	00000013          	nop
  ff604018ea:	00000013          	nop
  ff604018ee:	00000013          	nop
  ff604018f2:	00000013          	nop
  ff604018f6:	00000013          	nop
  ff604018fa:	00000013          	nop
  ff604018fe:	0001                	nop

000000ff60401900 <core11_fail>:

        .align  7
core11_fail:
        PRINT(cpu11_fail_msg)
  ff60401900:	00000497          	auipc	s1,0x0
  ff60401904:	48048493          	addi	s1,s1,1152 # ff60401d80 <cpu11_fail_msg>
  ff60401908:	01a4e4b3          	or	s1,s1,s10
  ff6040190c:	fffff417          	auipc	s0,0xfffff
  ff60401910:	15640413          	addi	s0,s0,342 # ff60400a62 <print>
  ff60401914:	01a46433          	or	s0,s0,s10
  ff60401918:	9402                	jalr	s0
        WRITE_TEST_STATUS(11, 8)
  ff6040191a:	432d                	li	t1,11
  ff6040191c:	030a                	slli	t1,t1,0x2
  ff6040191e:	000802b7          	lui	t0,0x80
  ff60401922:	b012829b          	addiw	t0,t0,-1279
  ff60401926:	02d6                	slli	t0,t0,0x15
  ff60401928:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff6040192c:	929a                	add	t0,t0,t1
  ff6040192e:	4321                	li	t1,8
  ff60401930:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xb)
  ff60401934:	000802b7          	lui	t0,0x80
  ff60401938:	b012829b          	addiw	t0,t0,-1279
  ff6040193c:	02d6                	slli	t0,t0,0x15
  ff6040193e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401942:	4305                	li	t1,1
  ff60401944:	032e                	slli	t1,t1,0xb
  ff60401946:	0062a623          	sw	t1,12(t0)
        wfi
  ff6040194a:	10500073          	wfi
  ff6040194e:	00000013          	nop
  ff60401952:	00000013          	nop
  ff60401956:	00000013          	nop
  ff6040195a:	00000013          	nop
  ff6040195e:	00000013          	nop
  ff60401962:	00000013          	nop
  ff60401966:	00000013          	nop
  ff6040196a:	00000013          	nop
  ff6040196e:	00000013          	nop
  ff60401972:	00000013          	nop
  ff60401976:	00000013          	nop
  ff6040197a:	00000013          	nop
  ff6040197e:	0001                	nop

000000ff60401980 <core12_fail>:

        .align  7
core12_fail:
        PRINT(cpu12_fail_msg)
  ff60401980:	00000497          	auipc	s1,0x0
  ff60401984:	42048493          	addi	s1,s1,1056 # ff60401da0 <cpu12_fail_msg>
  ff60401988:	01a4e4b3          	or	s1,s1,s10
  ff6040198c:	fffff417          	auipc	s0,0xfffff
  ff60401990:	0d640413          	addi	s0,s0,214 # ff60400a62 <print>
  ff60401994:	01a46433          	or	s0,s0,s10
  ff60401998:	9402                	jalr	s0
        WRITE_TEST_STATUS(12, 8)
  ff6040199a:	4331                	li	t1,12
  ff6040199c:	030a                	slli	t1,t1,0x2
  ff6040199e:	000802b7          	lui	t0,0x80
  ff604019a2:	b012829b          	addiw	t0,t0,-1279
  ff604019a6:	02d6                	slli	t0,t0,0x15
  ff604019a8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff604019ac:	929a                	add	t0,t0,t1
  ff604019ae:	4321                	li	t1,8
  ff604019b0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xc)
  ff604019b4:	000802b7          	lui	t0,0x80
  ff604019b8:	b012829b          	addiw	t0,t0,-1279
  ff604019bc:	02d6                	slli	t0,t0,0x15
  ff604019be:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff604019c2:	4305                	li	t1,1
  ff604019c4:	0332                	slli	t1,t1,0xc
  ff604019c6:	0062a623          	sw	t1,12(t0)
        wfi
  ff604019ca:	10500073          	wfi
  ff604019ce:	00000013          	nop
  ff604019d2:	00000013          	nop
  ff604019d6:	00000013          	nop
  ff604019da:	00000013          	nop
  ff604019de:	00000013          	nop
  ff604019e2:	00000013          	nop
  ff604019e6:	00000013          	nop
  ff604019ea:	00000013          	nop
  ff604019ee:	00000013          	nop
  ff604019f2:	00000013          	nop
  ff604019f6:	00000013          	nop
  ff604019fa:	00000013          	nop
  ff604019fe:	0001                	nop

000000ff60401a00 <core13_fail>:

        .align  7
core13_fail:
        PRINT(cpu13_fail_msg)
  ff60401a00:	00000497          	auipc	s1,0x0
  ff60401a04:	3c048493          	addi	s1,s1,960 # ff60401dc0 <cpu13_fail_msg>
  ff60401a08:	01a4e4b3          	or	s1,s1,s10
  ff60401a0c:	fffff417          	auipc	s0,0xfffff
  ff60401a10:	05640413          	addi	s0,s0,86 # ff60400a62 <print>
  ff60401a14:	01a46433          	or	s0,s0,s10
  ff60401a18:	9402                	jalr	s0
        WRITE_TEST_STATUS(13, 8)
  ff60401a1a:	4335                	li	t1,13
  ff60401a1c:	030a                	slli	t1,t1,0x2
  ff60401a1e:	000802b7          	lui	t0,0x80
  ff60401a22:	b012829b          	addiw	t0,t0,-1279
  ff60401a26:	02d6                	slli	t0,t0,0x15
  ff60401a28:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401a2c:	929a                	add	t0,t0,t1
  ff60401a2e:	4321                	li	t1,8
  ff60401a30:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xd)
  ff60401a34:	000802b7          	lui	t0,0x80
  ff60401a38:	b012829b          	addiw	t0,t0,-1279
  ff60401a3c:	02d6                	slli	t0,t0,0x15
  ff60401a3e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401a42:	4305                	li	t1,1
  ff60401a44:	0336                	slli	t1,t1,0xd
  ff60401a46:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401a4a:	10500073          	wfi
  ff60401a4e:	00000013          	nop
  ff60401a52:	00000013          	nop
  ff60401a56:	00000013          	nop
  ff60401a5a:	00000013          	nop
  ff60401a5e:	00000013          	nop
  ff60401a62:	00000013          	nop
  ff60401a66:	00000013          	nop
  ff60401a6a:	00000013          	nop
  ff60401a6e:	00000013          	nop
  ff60401a72:	00000013          	nop
  ff60401a76:	00000013          	nop
  ff60401a7a:	00000013          	nop
  ff60401a7e:	0001                	nop

000000ff60401a80 <core14_fail>:

        .align  7
core14_fail:
        PRINT(cpu14_fail_msg)
  ff60401a80:	00000497          	auipc	s1,0x0
  ff60401a84:	36048493          	addi	s1,s1,864 # ff60401de0 <cpu14_fail_msg>
  ff60401a88:	01a4e4b3          	or	s1,s1,s10
  ff60401a8c:	fffff417          	auipc	s0,0xfffff
  ff60401a90:	fd640413          	addi	s0,s0,-42 # ff60400a62 <print>
  ff60401a94:	01a46433          	or	s0,s0,s10
  ff60401a98:	9402                	jalr	s0
        WRITE_TEST_STATUS(14, 8)
  ff60401a9a:	4339                	li	t1,14
  ff60401a9c:	030a                	slli	t1,t1,0x2
  ff60401a9e:	000802b7          	lui	t0,0x80
  ff60401aa2:	b012829b          	addiw	t0,t0,-1279
  ff60401aa6:	02d6                	slli	t0,t0,0x15
  ff60401aa8:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401aac:	929a                	add	t0,t0,t1
  ff60401aae:	4321                	li	t1,8
  ff60401ab0:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xe)
  ff60401ab4:	000802b7          	lui	t0,0x80
  ff60401ab8:	b012829b          	addiw	t0,t0,-1279
  ff60401abc:	02d6                	slli	t0,t0,0x15
  ff60401abe:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401ac2:	4305                	li	t1,1
  ff60401ac4:	033a                	slli	t1,t1,0xe
  ff60401ac6:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401aca:	10500073          	wfi
  ff60401ace:	00000013          	nop
  ff60401ad2:	00000013          	nop
  ff60401ad6:	00000013          	nop
  ff60401ada:	00000013          	nop
  ff60401ade:	00000013          	nop
  ff60401ae2:	00000013          	nop
  ff60401ae6:	00000013          	nop
  ff60401aea:	00000013          	nop
  ff60401aee:	00000013          	nop
  ff60401af2:	00000013          	nop
  ff60401af6:	00000013          	nop
  ff60401afa:	00000013          	nop
  ff60401afe:	0001                	nop

000000ff60401b00 <core15_fail>:

        .align  7
core15_fail:
        PRINT(cpu15_fail_msg)
  ff60401b00:	00000497          	auipc	s1,0x0
  ff60401b04:	30048493          	addi	s1,s1,768 # ff60401e00 <cpu15_fail_msg>
  ff60401b08:	01a4e4b3          	or	s1,s1,s10
  ff60401b0c:	fffff417          	auipc	s0,0xfffff
  ff60401b10:	f5640413          	addi	s0,s0,-170 # ff60400a62 <print>
  ff60401b14:	01a46433          	or	s0,s0,s10
  ff60401b18:	9402                	jalr	s0
        WRITE_TEST_STATUS(15, 8)
  ff60401b1a:	433d                	li	t1,15
  ff60401b1c:	030a                	slli	t1,t1,0x2
  ff60401b1e:	000802b7          	lui	t0,0x80
  ff60401b22:	b012829b          	addiw	t0,t0,-1279
  ff60401b26:	02d6                	slli	t0,t0,0x15
  ff60401b28:	f1028293          	addi	t0,t0,-240 # 7ff10 <BASE_ADDRESS-0xff603800f0>
  ff60401b2c:	929a                	add	t0,t0,t1
  ff60401b2e:	4321                	li	t1,8
  ff60401b30:	0062a023          	sw	t1,0(t0)
        TEST_FINISH(0xf)
  ff60401b34:	000802b7          	lui	t0,0x80
  ff60401b38:	b012829b          	addiw	t0,t0,-1279
  ff60401b3c:	02d6                	slli	t0,t0,0x15
  ff60401b3e:	f0028293          	addi	t0,t0,-256 # 7ff00 <BASE_ADDRESS-0xff60380100>
  ff60401b42:	4305                	li	t1,1
  ff60401b44:	033e                	slli	t1,t1,0xf
  ff60401b46:	0062a623          	sw	t1,12(t0)
        wfi
  ff60401b4a:	10500073          	wfi

000000ff60401b4e <Sleep>:

Sleep:
        la      s0,     print
  ff60401b4e:	fffff417          	auipc	s0,0xfffff
  ff60401b52:	f1440413          	addi	s0,s0,-236 # ff60400a62 <print>
        or      s0,     s0,     s10
  ff60401b56:	01a46433          	or	s0,s0,s10
        la      s1,     cpu_sleep_msg
  ff60401b5a:	00000497          	auipc	s1,0x0
  ff60401b5e:	4c648493          	addi	s1,s1,1222 # ff60402020 <cpu_sleep_msg>
        or      s1,     s1,     s10
  ff60401b62:	01a4e4b3          	or	s1,s1,s10
        jalr    s0
  ff60401b66:	9402                	jalr	s0
        wfi
  ff60401b68:	10500073          	wfi

000000ff60401b6c <imc_default_mm_handler>:
//--------------------------------------------------------------------------
// exception handler
//--------------------------------------------------------------------------

imc_default_mm_handler:
        csrr    t0,     mcause
  ff60401b6c:	342022f3          	csrr	t0,mcause
        csrr    t1,     mstatus
  ff60401b70:	30002373          	csrr	t1,mstatus
        csrr    t2,     mepc
  ff60401b74:	341023f3          	csrr	t2,mepc
        csrr    t3,     mtval
  ff60401b78:	34302e73          	csrr	t3,mtval
        j       IMC_Fail
  ff60401b7c:	f7dfe06f          	j	ff60400af8 <IMC_Fail>

000000ff60401b80 <apc_default_mm_handler>:

apc_default_mm_handler:
        csrr    t0,     mcause
  ff60401b80:	342022f3          	csrr	t0,mcause
        csrr    t1,     mstatus
  ff60401b84:	30002373          	csrr	t1,mstatus
        csrr    t2,     mepc
  ff60401b88:	341023f3          	csrr	t2,mepc
        csrr    t3,     mtval
  ff60401b8c:	34302e73          	csrr	t3,mtval
        j       APC_Fail
  ff60401b90:	fcdfe06f          	j	ff60400b5c <APC_Fail>

000000ff60401b94 <apc_default_sm_handler>:

apc_default_sm_handler:
        csrr    t0,     scause
  ff60401b94:	142022f3          	csrr	t0,scause
        csrr    t1,     sstatus
  ff60401b98:	10002373          	csrr	t1,sstatus
        csrr    t2,     sepc
  ff60401b9c:	141023f3          	csrr	t2,sepc
        csrr    t3,     stval
  ff60401ba0:	14302e73          	csrr	t3,stval
        j       APC_Fail
  ff60401ba4:	fb9fe06f          	j	ff60400b5c <APC_Fail>
  ff60401ba8:	00000013          	nop
  ff60401bac:	00000013          	nop
  ff60401bb0:	00000013          	nop
  ff60401bb4:	00000013          	nop
  ff60401bb8:	00000013          	nop
  ff60401bbc:	00000013          	nop

000000ff60401bc0 <boot_end_msg>:
  ff60401bc0:	6f42                	ld	t5,16(sp)
  ff60401bc2:	6520746f          	jal	s0,ff60409214 <ebss+0x3ddc>
  ff60401bc6:	646e                	ld	s0,216(sp)
  ff60401bc8:	2120                	fld	fs0,64(a0)
  ff60401bca:	0021                	c.nop	8
  ff60401bcc:	00000013          	nop
  ff60401bd0:	00000013          	nop
  ff60401bd4:	00000013          	nop
  ff60401bd8:	00000013          	nop
  ff60401bdc:	00000013          	nop

000000ff60401be0 <imc_fail_msg>:
  ff60401be0:	4d49                	li	s10,18
  ff60401be2:	61465f43          	fmadd.s	ft10,fa2,fs4,fa2,unknown
  ff60401be6:	6c69                	lui	s8,0x1a
  ff60401be8:	6920                	ld	s0,80(a0)
  ff60401bea:	78652073          	csrs	0x786,a0
  ff60401bee:	6365                	lui	t1,0x19
  ff60401bf0:	7475                	lui	s0,0xffffd
  ff60401bf2:	6465                	lui	s0,0x19
  ff60401bf4:	2120                	fld	fs0,64(a0)
  ff60401bf6:	0021                	c.nop	8
  ff60401bf8:	00000013          	nop
  ff60401bfc:	00000013          	nop

000000ff60401c00 <imc_pass_msg>:
  ff60401c00:	4d49                	li	s10,18
  ff60401c02:	61505f43          	fmadd.s	ft10,ft0,fs5,fa2,unknown
  ff60401c06:	69207373          	csrrci	t1,0x692,0
  ff60401c0a:	78652073          	csrs	0x786,a0
  ff60401c0e:	6365                	lui	t1,0x19
  ff60401c10:	7475                	lui	s0,0xffffd
  ff60401c12:	6465                	lui	s0,0x19
  ff60401c14:	2120                	fld	fs0,64(a0)
  ff60401c16:	0021                	c.nop	8
  ff60401c18:	00000013          	nop
  ff60401c1c:	00000013          	nop

000000ff60401c20 <cpu0_fail_msg>:
  ff60401c20:	30555043          	fmadd.s	ft0,fa0,ft5,ft6,unknown
  ff60401c24:	465f 6961 206c      	0x206c6961465f
  ff60401c2a:	7369                	lui	t1,0xffffa
  ff60401c2c:	6520                	ld	s0,72(a0)
  ff60401c2e:	6578                	ld	a4,200(a0)
  ff60401c30:	65747563          	bleu	s7,s0,ff6040227a <dw_pcie_dbi_ro_wr_en+0x26>
  ff60401c34:	2064                	fld	fs1,192(s0)
  ff60401c36:	2121                	addiw	sp,sp,8
  ff60401c38:	1300                	addi	s0,sp,416
  ff60401c3a:	0000                	unimp
  ff60401c3c:	0100                	addi	s0,sp,128
  ff60401c3e:	1300                	addi	s0,sp,416

000000ff60401c40 <cpu1_fail_msg>:
  ff60401c40:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401c44:	465f 6961 206c      	0x206c6961465f
  ff60401c4a:	7369                	lui	t1,0xffffa
  ff60401c4c:	6520                	ld	s0,72(a0)
  ff60401c4e:	6578                	ld	a4,200(a0)
  ff60401c50:	65747563          	bleu	s7,s0,ff6040229a <dw_pcie_dbi_ro_wr_en+0x46>
  ff60401c54:	2064                	fld	fs1,192(s0)
  ff60401c56:	2121                	addiw	sp,sp,8
  ff60401c58:	1300                	addi	s0,sp,416
  ff60401c5a:	0000                	unimp
  ff60401c5c:	0100                	addi	s0,sp,128
  ff60401c5e:	1300                	addi	s0,sp,416

000000ff60401c60 <cpu2_fail_msg>:
  ff60401c60:	32555043          	fmadd.d	ft0,fa0,ft5,ft6,unknown
  ff60401c64:	465f 6961 206c      	0x206c6961465f
  ff60401c6a:	7369                	lui	t1,0xffffa
  ff60401c6c:	6520                	ld	s0,72(a0)
  ff60401c6e:	6578                	ld	a4,200(a0)
  ff60401c70:	65747563          	bleu	s7,s0,ff604022ba <dw_pcie_dbi_ro_wr_dis+0xc>
  ff60401c74:	2064                	fld	fs1,192(s0)
  ff60401c76:	2121                	addiw	sp,sp,8
  ff60401c78:	1300                	addi	s0,sp,416
  ff60401c7a:	0000                	unimp
  ff60401c7c:	0100                	addi	s0,sp,128
  ff60401c7e:	1300                	addi	s0,sp,416

000000ff60401c80 <cpu3_fail_msg>:
  ff60401c80:	33555043          	fmadd.d	ft0,fa0,fs5,ft6,unknown
  ff60401c84:	465f 6961 206c      	0x206c6961465f
  ff60401c8a:	7369                	lui	t1,0xffffa
  ff60401c8c:	6520                	ld	s0,72(a0)
  ff60401c8e:	6578                	ld	a4,200(a0)
  ff60401c90:	65747563          	bleu	s7,s0,ff604022da <dw_pcie_dbi_ro_wr_dis+0x2c>
  ff60401c94:	2064                	fld	fs1,192(s0)
  ff60401c96:	2121                	addiw	sp,sp,8
  ff60401c98:	1300                	addi	s0,sp,416
  ff60401c9a:	0000                	unimp
  ff60401c9c:	0100                	addi	s0,sp,128
  ff60401c9e:	1300                	addi	s0,sp,416

000000ff60401ca0 <cpu4_fail_msg>:
  ff60401ca0:	34555043          	0x34555043
  ff60401ca4:	465f 6961 206c      	0x206c6961465f
  ff60401caa:	7369                	lui	t1,0xffffa
  ff60401cac:	6520                	ld	s0,72(a0)
  ff60401cae:	6578                	ld	a4,200(a0)
  ff60401cb0:	65747563          	bleu	s7,s0,ff604022fa <dw_pcie_dbi_ro_wr_dis+0x4c>
  ff60401cb4:	2064                	fld	fs1,192(s0)
  ff60401cb6:	2121                	addiw	sp,sp,8
  ff60401cb8:	1300                	addi	s0,sp,416
  ff60401cba:	0000                	unimp
  ff60401cbc:	0100                	addi	s0,sp,128
  ff60401cbe:	1300                	addi	s0,sp,416

000000ff60401cc0 <cpu5_fail_msg>:
  ff60401cc0:	35555043          	0x35555043
  ff60401cc4:	465f 6961 206c      	0x206c6961465f
  ff60401cca:	7369                	lui	t1,0xffffa
  ff60401ccc:	6520                	ld	s0,72(a0)
  ff60401cce:	6578                	ld	a4,200(a0)
  ff60401cd0:	65747563          	bleu	s7,s0,ff6040231a <axi_read_c+0x14>
  ff60401cd4:	2064                	fld	fs1,192(s0)
  ff60401cd6:	2121                	addiw	sp,sp,8
  ff60401cd8:	1300                	addi	s0,sp,416
  ff60401cda:	0000                	unimp
  ff60401cdc:	0100                	addi	s0,sp,128
  ff60401cde:	1300                	addi	s0,sp,416

000000ff60401ce0 <cpu6_fail_msg>:
  ff60401ce0:	36555043          	fmadd.q	ft0,fa0,ft5,ft6,unknown
  ff60401ce4:	465f 6961 206c      	0x206c6961465f
  ff60401cea:	7369                	lui	t1,0xffffa
  ff60401cec:	6520                	ld	s0,72(a0)
  ff60401cee:	6578                	ld	a4,200(a0)
  ff60401cf0:	65747563          	bleu	s7,s0,ff6040233a <axi_write_c+0x1a>
  ff60401cf4:	2064                	fld	fs1,192(s0)
  ff60401cf6:	2121                	addiw	sp,sp,8
  ff60401cf8:	1300                	addi	s0,sp,416
  ff60401cfa:	0000                	unimp
  ff60401cfc:	0100                	addi	s0,sp,128
  ff60401cfe:	1300                	addi	s0,sp,416

000000ff60401d00 <cpu7_fail_msg>:
  ff60401d00:	37555043          	fmadd.q	ft0,fa0,fs5,ft6,unknown
  ff60401d04:	465f 6961 206c      	0x206c6961465f
  ff60401d0a:	7369                	lui	t1,0xffffa
  ff60401d0c:	6520                	ld	s0,72(a0)
  ff60401d0e:	6578                	ld	a4,200(a0)
  ff60401d10:	65747563          	bleu	s7,s0,ff6040235a <axi_write_c+0x3a>
  ff60401d14:	2064                	fld	fs1,192(s0)
  ff60401d16:	2121                	addiw	sp,sp,8
  ff60401d18:	1300                	addi	s0,sp,416
  ff60401d1a:	0000                	unimp
  ff60401d1c:	0100                	addi	s0,sp,128
  ff60401d1e:	1300                	addi	s0,sp,416

000000ff60401d20 <cpu8_fail_msg>:
  ff60401d20:	38555043          	fmadd.s	ft0,fa0,ft5,ft7,unknown
  ff60401d24:	465f 6961 206c      	0x206c6961465f
  ff60401d2a:	7369                	lui	t1,0xffffa
  ff60401d2c:	6520                	ld	s0,72(a0)
  ff60401d2e:	6578                	ld	a4,200(a0)
  ff60401d30:	65747563          	bleu	s7,s0,ff6040237a <format_dbi_addr+0x16>
  ff60401d34:	2064                	fld	fs1,192(s0)
  ff60401d36:	2121                	addiw	sp,sp,8
  ff60401d38:	1300                	addi	s0,sp,416
  ff60401d3a:	0000                	unimp
  ff60401d3c:	0100                	addi	s0,sp,128
  ff60401d3e:	1300                	addi	s0,sp,416

000000ff60401d40 <cpu9_fail_msg>:
  ff60401d40:	39555043          	fmadd.s	ft0,fa0,fs5,ft7,unknown
  ff60401d44:	465f 6961 206c      	0x206c6961465f
  ff60401d4a:	7369                	lui	t1,0xffffa
  ff60401d4c:	6520                	ld	s0,72(a0)
  ff60401d4e:	6578                	ld	a4,200(a0)
  ff60401d50:	65747563          	bleu	s7,s0,ff6040239a <format_dbi_addr+0x36>
  ff60401d54:	2064                	fld	fs1,192(s0)
  ff60401d56:	2121                	addiw	sp,sp,8
  ff60401d58:	1300                	addi	s0,sp,416
  ff60401d5a:	0000                	unimp
  ff60401d5c:	0100                	addi	s0,sp,128
  ff60401d5e:	1300                	addi	s0,sp,416

000000ff60401d60 <cpu10_fail_msg>:
  ff60401d60:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401d64:	5f30                	lw	a2,120(a4)
  ff60401d66:	6146                	ld	sp,80(sp)
  ff60401d68:	6c69                	lui	s8,0x1a
  ff60401d6a:	6920                	ld	s0,80(a0)
  ff60401d6c:	78652073          	csrs	0x786,a0
  ff60401d70:	6365                	lui	t1,0x19
  ff60401d72:	7475                	lui	s0,0xffffd
  ff60401d74:	6465                	lui	s0,0x19
  ff60401d76:	2120                	fld	fs0,64(a0)
  ff60401d78:	0021                	c.nop	8
  ff60401d7a:	00000013          	nop
  ff60401d7e:	0001                	nop

000000ff60401d80 <cpu11_fail_msg>:
  ff60401d80:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401d84:	5f31                	li	t5,-20
  ff60401d86:	6146                	ld	sp,80(sp)
  ff60401d88:	6c69                	lui	s8,0x1a
  ff60401d8a:	6920                	ld	s0,80(a0)
  ff60401d8c:	78652073          	csrs	0x786,a0
  ff60401d90:	6365                	lui	t1,0x19
  ff60401d92:	7475                	lui	s0,0xffffd
  ff60401d94:	6465                	lui	s0,0x19
  ff60401d96:	2120                	fld	fs0,64(a0)
  ff60401d98:	0021                	c.nop	8
  ff60401d9a:	00000013          	nop
  ff60401d9e:	0001                	nop

000000ff60401da0 <cpu12_fail_msg>:
  ff60401da0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401da4:	5f32                	lw	t5,44(sp)
  ff60401da6:	6146                	ld	sp,80(sp)
  ff60401da8:	6c69                	lui	s8,0x1a
  ff60401daa:	6920                	ld	s0,80(a0)
  ff60401dac:	78652073          	csrs	0x786,a0
  ff60401db0:	6365                	lui	t1,0x19
  ff60401db2:	7475                	lui	s0,0xffffd
  ff60401db4:	6465                	lui	s0,0x19
  ff60401db6:	2120                	fld	fs0,64(a0)
  ff60401db8:	0021                	c.nop	8
  ff60401dba:	00000013          	nop
  ff60401dbe:	0001                	nop

000000ff60401dc0 <cpu13_fail_msg>:
  ff60401dc0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401dc4:	61465f33          	0x61465f33
  ff60401dc8:	6c69                	lui	s8,0x1a
  ff60401dca:	6920                	ld	s0,80(a0)
  ff60401dcc:	78652073          	csrs	0x786,a0
  ff60401dd0:	6365                	lui	t1,0x19
  ff60401dd2:	7475                	lui	s0,0xffffd
  ff60401dd4:	6465                	lui	s0,0x19
  ff60401dd6:	2120                	fld	fs0,64(a0)
  ff60401dd8:	0021                	c.nop	8
  ff60401dda:	00000013          	nop
  ff60401dde:	0001                	nop

000000ff60401de0 <cpu14_fail_msg>:
  ff60401de0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401de4:	5f34                	lw	a3,120(a4)
  ff60401de6:	6146                	ld	sp,80(sp)
  ff60401de8:	6c69                	lui	s8,0x1a
  ff60401dea:	6920                	ld	s0,80(a0)
  ff60401dec:	78652073          	csrs	0x786,a0
  ff60401df0:	6365                	lui	t1,0x19
  ff60401df2:	7475                	lui	s0,0xffffd
  ff60401df4:	6465                	lui	s0,0x19
  ff60401df6:	2120                	fld	fs0,64(a0)
  ff60401df8:	0021                	c.nop	8
  ff60401dfa:	00000013          	nop
  ff60401dfe:	0001                	nop

000000ff60401e00 <cpu15_fail_msg>:
  ff60401e00:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401e04:	5f35                	li	t5,-19
  ff60401e06:	6146                	ld	sp,80(sp)
  ff60401e08:	6c69                	lui	s8,0x1a
  ff60401e0a:	6920                	ld	s0,80(a0)
  ff60401e0c:	78652073          	csrs	0x786,a0
  ff60401e10:	6365                	lui	t1,0x19
  ff60401e12:	7475                	lui	s0,0xffffd
  ff60401e14:	6465                	lui	s0,0x19
  ff60401e16:	2120                	fld	fs0,64(a0)
  ff60401e18:	0021                	c.nop	8
  ff60401e1a:	00000013          	nop
  ff60401e1e:	0001                	nop

000000ff60401e20 <cpu0_pass_msg>:
  ff60401e20:	30555043          	fmadd.s	ft0,fa0,ft5,ft6,unknown
  ff60401e24:	505f 7361 2073      	0x20737361505f
  ff60401e2a:	7369                	lui	t1,0xffffa
  ff60401e2c:	6520                	ld	s0,72(a0)
  ff60401e2e:	6578                	ld	a4,200(a0)
  ff60401e30:	65747563          	bleu	s7,s0,ff6040247a <readl_dbi+0x8>
  ff60401e34:	2064                	fld	fs1,192(s0)
  ff60401e36:	2121                	addiw	sp,sp,8
  ff60401e38:	1300                	addi	s0,sp,416
  ff60401e3a:	0000                	unimp
  ff60401e3c:	0100                	addi	s0,sp,128
  ff60401e3e:	1300                	addi	s0,sp,416

000000ff60401e40 <cpu1_pass_msg>:
  ff60401e40:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401e44:	505f 7361 2073      	0x20737361505f
  ff60401e4a:	7369                	lui	t1,0xffffa
  ff60401e4c:	6520                	ld	s0,72(a0)
  ff60401e4e:	6578                	ld	a4,200(a0)
  ff60401e50:	65747563          	bleu	s7,s0,ff6040249a <readl_dbi+0x28>
  ff60401e54:	2064                	fld	fs1,192(s0)
  ff60401e56:	2121                	addiw	sp,sp,8
  ff60401e58:	1300                	addi	s0,sp,416
  ff60401e5a:	0000                	unimp
  ff60401e5c:	0100                	addi	s0,sp,128
  ff60401e5e:	1300                	addi	s0,sp,416

000000ff60401e60 <cpu2_pass_msg>:
  ff60401e60:	32555043          	fmadd.d	ft0,fa0,ft5,ft6,unknown
  ff60401e64:	505f 7361 2073      	0x20737361505f
  ff60401e6a:	7369                	lui	t1,0xffffa
  ff60401e6c:	6520                	ld	s0,72(a0)
  ff60401e6e:	6578                	ld	a4,200(a0)
  ff60401e70:	65747563          	bleu	s7,s0,ff604024ba <readw_dbi+0x6>
  ff60401e74:	2064                	fld	fs1,192(s0)
  ff60401e76:	2121                	addiw	sp,sp,8
  ff60401e78:	1300                	addi	s0,sp,416
  ff60401e7a:	0000                	unimp
  ff60401e7c:	0100                	addi	s0,sp,128
  ff60401e7e:	1300                	addi	s0,sp,416

000000ff60401e80 <cpu3_pass_msg>:
  ff60401e80:	33555043          	fmadd.d	ft0,fa0,fs5,ft6,unknown
  ff60401e84:	505f 7361 2073      	0x20737361505f
  ff60401e8a:	7369                	lui	t1,0xffffa
  ff60401e8c:	6520                	ld	s0,72(a0)
  ff60401e8e:	6578                	ld	a4,200(a0)
  ff60401e90:	65747563          	bleu	s7,s0,ff604024da <readw_dbi+0x26>
  ff60401e94:	2064                	fld	fs1,192(s0)
  ff60401e96:	2121                	addiw	sp,sp,8
  ff60401e98:	1300                	addi	s0,sp,416
  ff60401e9a:	0000                	unimp
  ff60401e9c:	0100                	addi	s0,sp,128
  ff60401e9e:	1300                	addi	s0,sp,416

000000ff60401ea0 <cpu4_pass_msg>:
  ff60401ea0:	34555043          	0x34555043
  ff60401ea4:	505f 7361 2073      	0x20737361505f
  ff60401eaa:	7369                	lui	t1,0xffffa
  ff60401eac:	6520                	ld	s0,72(a0)
  ff60401eae:	6578                	ld	a4,200(a0)
  ff60401eb0:	65747563          	bleu	s7,s0,ff604024fa <readw_dbi+0x46>
  ff60401eb4:	2064                	fld	fs1,192(s0)
  ff60401eb6:	2121                	addiw	sp,sp,8
  ff60401eb8:	1300                	addi	s0,sp,416
  ff60401eba:	0000                	unimp
  ff60401ebc:	0100                	addi	s0,sp,128
  ff60401ebe:	1300                	addi	s0,sp,416

000000ff60401ec0 <cpu5_pass_msg>:
  ff60401ec0:	35555043          	0x35555043
  ff60401ec4:	505f 7361 2073      	0x20737361505f
  ff60401eca:	7369                	lui	t1,0xffffa
  ff60401ecc:	6520                	ld	s0,72(a0)
  ff60401ece:	6578                	ld	a4,200(a0)
  ff60401ed0:	65747563          	bleu	s7,s0,ff6040251a <readw_dbi+0x66>
  ff60401ed4:	2064                	fld	fs1,192(s0)
  ff60401ed6:	2121                	addiw	sp,sp,8
  ff60401ed8:	1300                	addi	s0,sp,416
  ff60401eda:	0000                	unimp
  ff60401edc:	0100                	addi	s0,sp,128
  ff60401ede:	1300                	addi	s0,sp,416

000000ff60401ee0 <cpu6_pass_msg>:
  ff60401ee0:	36555043          	fmadd.q	ft0,fa0,ft5,ft6,unknown
  ff60401ee4:	505f 7361 2073      	0x20737361505f
  ff60401eea:	7369                	lui	t1,0xffffa
  ff60401eec:	6520                	ld	s0,72(a0)
  ff60401eee:	6578                	ld	a4,200(a0)
  ff60401ef0:	65747563          	bleu	s7,s0,ff6040253a <readb_dbi+0x14>
  ff60401ef4:	2064                	fld	fs1,192(s0)
  ff60401ef6:	2121                	addiw	sp,sp,8
  ff60401ef8:	1300                	addi	s0,sp,416
  ff60401efa:	0000                	unimp
  ff60401efc:	0100                	addi	s0,sp,128
  ff60401efe:	1300                	addi	s0,sp,416

000000ff60401f00 <cpu7_pass_msg>:
  ff60401f00:	37555043          	fmadd.q	ft0,fa0,fs5,ft6,unknown
  ff60401f04:	505f 7361 2073      	0x20737361505f
  ff60401f0a:	7369                	lui	t1,0xffffa
  ff60401f0c:	6520                	ld	s0,72(a0)
  ff60401f0e:	6578                	ld	a4,200(a0)
  ff60401f10:	65747563          	bleu	s7,s0,ff6040255a <readb_dbi+0x34>
  ff60401f14:	2064                	fld	fs1,192(s0)
  ff60401f16:	2121                	addiw	sp,sp,8
  ff60401f18:	1300                	addi	s0,sp,416
  ff60401f1a:	0000                	unimp
  ff60401f1c:	0100                	addi	s0,sp,128
  ff60401f1e:	1300                	addi	s0,sp,416

000000ff60401f20 <cpu8_pass_msg>:
  ff60401f20:	38555043          	fmadd.s	ft0,fa0,ft5,ft7,unknown
  ff60401f24:	505f 7361 2073      	0x20737361505f
  ff60401f2a:	7369                	lui	t1,0xffffa
  ff60401f2c:	6520                	ld	s0,72(a0)
  ff60401f2e:	6578                	ld	a4,200(a0)
  ff60401f30:	65747563          	bleu	s7,s0,ff6040257a <readb_dbi+0x54>
  ff60401f34:	2064                	fld	fs1,192(s0)
  ff60401f36:	2121                	addiw	sp,sp,8
  ff60401f38:	1300                	addi	s0,sp,416
  ff60401f3a:	0000                	unimp
  ff60401f3c:	0100                	addi	s0,sp,128
  ff60401f3e:	1300                	addi	s0,sp,416

000000ff60401f40 <cpu9_pass_msg>:
  ff60401f40:	39555043          	fmadd.s	ft0,fa0,fs5,ft7,unknown
  ff60401f44:	505f 7361 2073      	0x20737361505f
  ff60401f4a:	7369                	lui	t1,0xffffa
  ff60401f4c:	6520                	ld	s0,72(a0)
  ff60401f4e:	6578                	ld	a4,200(a0)
  ff60401f50:	65747563          	bleu	s7,s0,ff6040259a <dw_pcie_read_dbi+0x6>
  ff60401f54:	2064                	fld	fs1,192(s0)
  ff60401f56:	2121                	addiw	sp,sp,8
  ff60401f58:	1300                	addi	s0,sp,416
  ff60401f5a:	0000                	unimp
  ff60401f5c:	0100                	addi	s0,sp,128
  ff60401f5e:	1300                	addi	s0,sp,416

000000ff60401f60 <cpu10_pass_msg>:
  ff60401f60:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401f64:	5f30                	lw	a2,120(a4)
  ff60401f66:	6150                	ld	a2,128(a0)
  ff60401f68:	69207373          	csrrci	t1,0x692,0
  ff60401f6c:	78652073          	csrs	0x786,a0
  ff60401f70:	6365                	lui	t1,0x19
  ff60401f72:	7475                	lui	s0,0xffffd
  ff60401f74:	6465                	lui	s0,0x19
  ff60401f76:	2120                	fld	fs0,64(a0)
  ff60401f78:	0021                	c.nop	8
  ff60401f7a:	00000013          	nop
  ff60401f7e:	0001                	nop

000000ff60401f80 <cpu11_pass_msg>:
  ff60401f80:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401f84:	5f31                	li	t5,-20
  ff60401f86:	6150                	ld	a2,128(a0)
  ff60401f88:	69207373          	csrrci	t1,0x692,0
  ff60401f8c:	78652073          	csrs	0x786,a0
  ff60401f90:	6365                	lui	t1,0x19
  ff60401f92:	7475                	lui	s0,0xffffd
  ff60401f94:	6465                	lui	s0,0x19
  ff60401f96:	2120                	fld	fs0,64(a0)
  ff60401f98:	0021                	c.nop	8
  ff60401f9a:	00000013          	nop
  ff60401f9e:	0001                	nop

000000ff60401fa0 <cpu12_pass_msg>:
  ff60401fa0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401fa4:	5f32                	lw	t5,44(sp)
  ff60401fa6:	6150                	ld	a2,128(a0)
  ff60401fa8:	69207373          	csrrci	t1,0x692,0
  ff60401fac:	78652073          	csrs	0x786,a0
  ff60401fb0:	6365                	lui	t1,0x19
  ff60401fb2:	7475                	lui	s0,0xffffd
  ff60401fb4:	6465                	lui	s0,0x19
  ff60401fb6:	2120                	fld	fs0,64(a0)
  ff60401fb8:	0021                	c.nop	8
  ff60401fba:	00000013          	nop
  ff60401fbe:	0001                	nop

000000ff60401fc0 <cpu13_pass_msg>:
  ff60401fc0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401fc4:	61505f33          	0x61505f33
  ff60401fc8:	69207373          	csrrci	t1,0x692,0
  ff60401fcc:	78652073          	csrs	0x786,a0
  ff60401fd0:	6365                	lui	t1,0x19
  ff60401fd2:	7475                	lui	s0,0xffffd
  ff60401fd4:	6465                	lui	s0,0x19
  ff60401fd6:	2120                	fld	fs0,64(a0)
  ff60401fd8:	0021                	c.nop	8
  ff60401fda:	00000013          	nop
  ff60401fde:	0001                	nop

000000ff60401fe0 <cpu14_pass_msg>:
  ff60401fe0:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60401fe4:	5f34                	lw	a3,120(a4)
  ff60401fe6:	6150                	ld	a2,128(a0)
  ff60401fe8:	69207373          	csrrci	t1,0x692,0
  ff60401fec:	78652073          	csrs	0x786,a0
  ff60401ff0:	6365                	lui	t1,0x19
  ff60401ff2:	7475                	lui	s0,0xffffd
  ff60401ff4:	6465                	lui	s0,0x19
  ff60401ff6:	2120                	fld	fs0,64(a0)
  ff60401ff8:	0021                	c.nop	8
  ff60401ffa:	00000013          	nop
  ff60401ffe:	0001                	nop

000000ff60402000 <cpu15_pass_msg>:
  ff60402000:	31555043          	fmadd.s	ft0,fa0,fs5,ft6,unknown
  ff60402004:	5f35                	li	t5,-19
  ff60402006:	6150                	ld	a2,128(a0)
  ff60402008:	69207373          	csrrci	t1,0x692,0
  ff6040200c:	78652073          	csrs	0x786,a0
  ff60402010:	6365                	lui	t1,0x19
  ff60402012:	7475                	lui	s0,0xffffd
  ff60402014:	6465                	lui	s0,0x19
  ff60402016:	2120                	fld	fs0,64(a0)
  ff60402018:	0021                	c.nop	8
  ff6040201a:	00000013          	nop
  ff6040201e:	0001                	nop

000000ff60402020 <cpu_sleep_msg>:
  ff60402020:	65656c53          	0x65656c53
  ff60402024:	2070                	fld	fa2,192(s0)
  ff60402026:	7369                	lui	t1,0xffffa
  ff60402028:	6520                	ld	s0,72(a0)
  ff6040202a:	6578                	ld	a4,200(a0)
  ff6040202c:	65747563          	bleu	s7,s0,ff60402676 <write_dbi+0x30>
  ff60402030:	2064                	fld	fs1,192(s0)
  ff60402032:	2121                	addiw	sp,sp,8
  ff60402034:	1300                	addi	s0,sp,416
  ff60402036:	0000                	unimp
  ff60402038:	1300                	addi	s0,sp,416
  ff6040203a:	0000                	unimp
  ff6040203c:	0100                	addi	s0,sp,128
  ff6040203e:	1300                	addi	s0,sp,416

000000ff60402040 <dummy_msg>:
  ff60402040:	7544                	ld	s1,168(a0)
  ff60402042:	6d6d                	lui	s10,0x1b
  ff60402044:	2079                	0x2079
  ff60402046:	7369                	lui	t1,0xffffa
  ff60402048:	6520                	ld	s0,72(a0)
  ff6040204a:	6578                	ld	a4,200(a0)
  ff6040204c:	65747563          	bleu	s7,s0,ff60402696 <write_dbi+0x50>
  ff60402050:	2064                	fld	fs1,192(s0)
  ff60402052:	2121                	addiw	sp,sp,8
  ff60402054:	1300                	addi	s0,sp,416
  ff60402056:	0000                	unimp
  ff60402058:	1300                	addi	s0,sp,416
  ff6040205a:	0000                	unimp
  ff6040205c:	0100                	addi	s0,sp,128
  ff6040205e:	1300                	addi	s0,sp,416
	...

000000ff604020d2 <__raw_writel>:
static inline void __raw_writew(uint16_t v, uint32_t a)
{
        asm volatile("sh %0, 0(%1)" : : "r" (v), "r" (a));
}
static inline void __raw_writel(uint32_t v, uint64_t a)
{
  ff604020d2:	1101                	addi	sp,sp,-32
  ff604020d4:	ec22                	sd	s0,24(sp)
  ff604020d6:	1000                	addi	s0,sp,32
  ff604020d8:	87aa                	mv	a5,a0
  ff604020da:	feb43023          	sd	a1,-32(s0) # 18fe0 <BASE_ADDRESS-0xff603e7020>
  ff604020de:	fef42623          	sw	a5,-20(s0)
        asm volatile("sw %0, 0(%1)" : : "r" (v), "r" (a));
  ff604020e2:	fec42783          	lw	a5,-20(s0)
  ff604020e6:	fe043703          	ld	a4,-32(s0)
  ff604020ea:	c31c                	sw	a5,0(a4)
}
  ff604020ec:	0001                	nop
  ff604020ee:	6462                	ld	s0,24(sp)
  ff604020f0:	6105                	addi	sp,sp,32
  ff604020f2:	8082                	ret

000000ff604020f4 <__raw_readl>:

        asm volatile("lh %0, 0(%1)" : "=r" (v) : "r" (a));
            return v;
}
static inline uint32_t __raw_readl(const uint64_t a)
{
  ff604020f4:	7179                	addi	sp,sp,-48
  ff604020f6:	f422                	sd	s0,40(sp)
  ff604020f8:	1800                	addi	s0,sp,48
  ff604020fa:	fca43c23          	sd	a0,-40(s0)
        uint32_t v;

        asm volatile("lw %0, 0(%1)" : "=r" (v) : "r" (a));
  ff604020fe:	fd843783          	ld	a5,-40(s0)
  ff60402102:	439c                	lw	a5,0(a5)
  ff60402104:	fef42623          	sw	a5,-20(s0)
            return v;
  ff60402108:	fec42783          	lw	a5,-20(s0)
}
  ff6040210c:	853e                	mv	a0,a5
  ff6040210e:	7422                	ld	s0,40(sp)
  ff60402110:	6145                	addi	sp,sp,48
  ff60402112:	8082                	ret

000000ff60402114 <printf>:
#include "pci_glue.h"

#ifdef STANDALONE
int printf(const char *format, ...){};
  ff60402114:	711d                	addi	sp,sp,-96
  ff60402116:	ec22                	sd	s0,24(sp)
  ff60402118:	1000                	addi	s0,sp,32
  ff6040211a:	fea43423          	sd	a0,-24(s0)
  ff6040211e:	e40c                	sd	a1,8(s0)
  ff60402120:	e810                	sd	a2,16(s0)
  ff60402122:	ec14                	sd	a3,24(s0)
  ff60402124:	f018                	sd	a4,32(s0)
  ff60402126:	f41c                	sd	a5,40(s0)
  ff60402128:	03043823          	sd	a6,48(s0)
  ff6040212c:	03143c23          	sd	a7,56(s0)
  ff60402130:	0001                	nop
  ff60402132:	853e                	mv	a0,a5
  ff60402134:	6462                	ld	s0,24(sp)
  ff60402136:	6125                	addi	sp,sp,96
  ff60402138:	8082                	ret

000000ff6040213a <udelay>:
void udelay(uint32_t time){};
  ff6040213a:	1101                	addi	sp,sp,-32
  ff6040213c:	ec22                	sd	s0,24(sp)
  ff6040213e:	1000                	addi	s0,sp,32
  ff60402140:	87aa                	mv	a5,a0
  ff60402142:	fef42623          	sw	a5,-20(s0)
  ff60402146:	0001                	nop
  ff60402148:	6462                	ld	s0,24(sp)
  ff6040214a:	6105                	addi	sp,sp,32
  ff6040214c:	8082                	ret

000000ff6040214e <memset>:
void* memset(void* dst,int val, size_t count)
{
  ff6040214e:	7139                	addi	sp,sp,-64
  ff60402150:	fc22                	sd	s0,56(sp)
  ff60402152:	0080                	addi	s0,sp,64
  ff60402154:	fca43c23          	sd	a0,-40(s0)
  ff60402158:	87ae                	mv	a5,a1
  ff6040215a:	fcc43423          	sd	a2,-56(s0)
  ff6040215e:	fcf42a23          	sw	a5,-44(s0)
    void* ret = dst;
  ff60402162:	fd843783          	ld	a5,-40(s0)
  ff60402166:	fef43423          	sd	a5,-24(s0)
    while(count--)
  ff6040216a:	a831                	j	ff60402186 <memset+0x38>
    {
        *(char*)dst = (char)val;
  ff6040216c:	fd442783          	lw	a5,-44(s0)
  ff60402170:	0ff7f713          	andi	a4,a5,255
  ff60402174:	fd843783          	ld	a5,-40(s0)
  ff60402178:	00e78023          	sb	a4,0(a5)
        dst = (char*)dst + 1;
  ff6040217c:	fd843783          	ld	a5,-40(s0)
  ff60402180:	0785                	addi	a5,a5,1
  ff60402182:	fcf43c23          	sd	a5,-40(s0)
    while(count--)
  ff60402186:	fc843783          	ld	a5,-56(s0)
  ff6040218a:	fff78713          	addi	a4,a5,-1
  ff6040218e:	fce43423          	sd	a4,-56(s0)
  ff60402192:	ffe9                	bnez	a5,ff6040216c <memset+0x1e>
    }
    return ret;
  ff60402194:	fe843783          	ld	a5,-24(s0)
}
  ff60402198:	853e                	mv	a0,a5
  ff6040219a:	7462                	ld	s0,56(sp)
  ff6040219c:	6121                	addi	sp,sp,64
  ff6040219e:	8082                	ret

000000ff604021a0 <clk_enable>:

void clk_enable(uint8_t num)
{
  ff604021a0:	7179                	addi	sp,sp,-48
  ff604021a2:	f406                	sd	ra,40(sp)
  ff604021a4:	f022                	sd	s0,32(sp)
  ff604021a6:	1800                	addi	s0,sp,48
  ff604021a8:	87aa                	mv	a5,a0
  ff604021aa:	fcf40fa3          	sb	a5,-33(s0)
    uint32_t var;

    if (num > 2)
  ff604021ae:	fdf44783          	lbu	a5,-33(s0)
  ff604021b2:	0ff7f713          	andi	a4,a5,255
  ff604021b6:	4789                	li	a5,2
  ff604021b8:	04e7e863          	bltu	a5,a4,ff60402208 <clk_enable+0x68>
        return;

    var = readl(SW_RST_CFG0);
  ff604021bc:	7fb00793          	li	a5,2043
  ff604021c0:	07f6                	slli	a5,a5,0x1d
  ff604021c2:	13078513          	addi	a0,a5,304
  ff604021c6:	f2fff0ef          	jal	ra,ff604020f4 <__raw_readl>
  ff604021ca:	87aa                	mv	a5,a0
  ff604021cc:	fef42623          	sw	a5,-20(s0)
    var &= ~(1 << num);
  ff604021d0:	fdf44783          	lbu	a5,-33(s0)
  ff604021d4:	2781                	sext.w	a5,a5
  ff604021d6:	4705                	li	a4,1
  ff604021d8:	00f717bb          	sllw	a5,a4,a5
  ff604021dc:	2781                	sext.w	a5,a5
  ff604021de:	fff7c793          	not	a5,a5
  ff604021e2:	2781                	sext.w	a5,a5
  ff604021e4:	0007871b          	sext.w	a4,a5
  ff604021e8:	fec42783          	lw	a5,-20(s0)
  ff604021ec:	8ff9                	and	a5,a5,a4
  ff604021ee:	fef42623          	sw	a5,-20(s0)
    writel(SW_RST_CFG0, var);
  ff604021f2:	fec42703          	lw	a4,-20(s0)
  ff604021f6:	7fb00793          	li	a5,2043
  ff604021fa:	07f6                	slli	a5,a5,0x1d
  ff604021fc:	13078593          	addi	a1,a5,304
  ff60402200:	853a                	mv	a0,a4
  ff60402202:	ed1ff0ef          	jal	ra,ff604020d2 <__raw_writel>
  ff60402206:	a011                	j	ff6040220a <clk_enable+0x6a>
        return;
  ff60402208:	0001                	nop
}
  ff6040220a:	70a2                	ld	ra,40(sp)
  ff6040220c:	7402                	ld	s0,32(sp)
  ff6040220e:	6145                	addi	sp,sp,48
  ff60402210:	8082                	ret

000000ff60402212 <__raw_writel>:
{
  ff60402212:	1101                	addi	sp,sp,-32
  ff60402214:	ec22                	sd	s0,24(sp)
  ff60402216:	1000                	addi	s0,sp,32
  ff60402218:	87aa                	mv	a5,a0
  ff6040221a:	feb43023          	sd	a1,-32(s0)
  ff6040221e:	fef42623          	sw	a5,-20(s0)
        asm volatile("sw %0, 0(%1)" : : "r" (v), "r" (a));
  ff60402222:	fec42783          	lw	a5,-20(s0)
  ff60402226:	fe043703          	ld	a4,-32(s0)
  ff6040222a:	c31c                	sw	a5,0(a4)
}
  ff6040222c:	0001                	nop
  ff6040222e:	6462                	ld	s0,24(sp)
  ff60402230:	6105                	addi	sp,sp,32
  ff60402232:	8082                	ret

000000ff60402234 <__raw_readl>:
{
  ff60402234:	7179                	addi	sp,sp,-48
  ff60402236:	f422                	sd	s0,40(sp)
  ff60402238:	1800                	addi	s0,sp,48
  ff6040223a:	fca43c23          	sd	a0,-40(s0)
        asm volatile("lw %0, 0(%1)" : "=r" (v) : "r" (a));
  ff6040223e:	fd843783          	ld	a5,-40(s0)
  ff60402242:	439c                	lw	a5,0(a5)
  ff60402244:	fef42623          	sw	a5,-20(s0)
            return v;
  ff60402248:	fec42783          	lw	a5,-20(s0)
}
  ff6040224c:	853e                	mv	a0,a5
  ff6040224e:	7422                	ld	s0,40(sp)
  ff60402250:	6145                	addi	sp,sp,48
  ff60402252:	8082                	ret

000000ff60402254 <dw_pcie_dbi_ro_wr_en>:
void dw_pcie_disable_atu(struct dw_pcie *pci, int index,
			 enum dw_pcie_region_type type);
void dw_pcie_setup(struct dw_pcie *pci);

static inline void dw_pcie_dbi_ro_wr_en(struct dw_pcie *pci)
{
  ff60402254:	7179                	addi	sp,sp,-48
  ff60402256:	f406                	sd	ra,40(sp)
  ff60402258:	f022                	sd	s0,32(sp)
  ff6040225a:	1800                	addi	s0,sp,48
  ff6040225c:	fca43c23          	sd	a0,-40(s0)
	uint32_t reg;
	uint32_t val;

	reg = PCIE_MISC_CONTROL_1_OFF;
  ff60402260:	6785                	lui	a5,0x1
  ff60402262:	8bc78793          	addi	a5,a5,-1860 # 8bc <BASE_ADDRESS-0xff603ff744>
  ff60402266:	fef42623          	sw	a5,-20(s0)
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, reg, 0x4);
  ff6040226a:	fec42783          	lw	a5,-20(s0)
  ff6040226e:	4691                	li	a3,4
  ff60402270:	863e                	mv	a2,a5
  ff60402272:	4581                	li	a1,0
  ff60402274:	fd843503          	ld	a0,-40(s0)
  ff60402278:	31c000ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff6040227c:	87aa                	mv	a5,a0
  ff6040227e:	fef42423          	sw	a5,-24(s0)
	val |= PCIE_DBI_RO_WR_EN;
  ff60402282:	fe842783          	lw	a5,-24(s0)
  ff60402286:	0017e793          	ori	a5,a5,1
  ff6040228a:	fef42423          	sw	a5,-24(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, reg, val, 0x4);
  ff6040228e:	fe842683          	lw	a3,-24(s0)
  ff60402292:	fec42783          	lw	a5,-20(s0)
  ff60402296:	4711                	li	a4,4
  ff60402298:	863e                	mv	a2,a5
  ff6040229a:	4581                	li	a1,0
  ff6040229c:	fd843503          	ld	a0,-40(s0)
  ff604022a0:	5f0000ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
}
  ff604022a4:	0001                	nop
  ff604022a6:	70a2                	ld	ra,40(sp)
  ff604022a8:	7402                	ld	s0,32(sp)
  ff604022aa:	6145                	addi	sp,sp,48
  ff604022ac:	8082                	ret

000000ff604022ae <dw_pcie_dbi_ro_wr_dis>:

static inline void dw_pcie_dbi_ro_wr_dis(struct dw_pcie *pci)
{
  ff604022ae:	7179                	addi	sp,sp,-48
  ff604022b0:	f406                	sd	ra,40(sp)
  ff604022b2:	f022                	sd	s0,32(sp)
  ff604022b4:	1800                	addi	s0,sp,48
  ff604022b6:	fca43c23          	sd	a0,-40(s0)
	uint32_t reg;
	uint32_t val;

	reg = PCIE_MISC_CONTROL_1_OFF;
  ff604022ba:	6785                	lui	a5,0x1
  ff604022bc:	8bc78793          	addi	a5,a5,-1860 # 8bc <BASE_ADDRESS-0xff603ff744>
  ff604022c0:	fef42623          	sw	a5,-20(s0)
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, reg, 0x4);
  ff604022c4:	fec42783          	lw	a5,-20(s0)
  ff604022c8:	4691                	li	a3,4
  ff604022ca:	863e                	mv	a2,a5
  ff604022cc:	4581                	li	a1,0
  ff604022ce:	fd843503          	ld	a0,-40(s0)
  ff604022d2:	2c2000ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff604022d6:	87aa                	mv	a5,a0
  ff604022d8:	fef42423          	sw	a5,-24(s0)
	val &= ~PCIE_DBI_RO_WR_EN;
  ff604022dc:	fe842783          	lw	a5,-24(s0)
  ff604022e0:	9bf9                	andi	a5,a5,-2
  ff604022e2:	fef42423          	sw	a5,-24(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, reg, val, 0x4);
  ff604022e6:	fe842683          	lw	a3,-24(s0)
  ff604022ea:	fec42783          	lw	a5,-20(s0)
  ff604022ee:	4711                	li	a4,4
  ff604022f0:	863e                	mv	a2,a5
  ff604022f2:	4581                	li	a1,0
  ff604022f4:	fd843503          	ld	a0,-40(s0)
  ff604022f8:	598000ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
}
  ff604022fc:	0001                	nop
  ff604022fe:	70a2                	ld	ra,40(sp)
  ff60402300:	7402                	ld	s0,32(sp)
  ff60402302:	6145                	addi	sp,sp,48
  ff60402304:	8082                	ret

000000ff60402306 <axi_read_c>:
#ifdef IPBENCH
void axi_read_c(uint64_t addr, uint32_t *data, int port);
void axi_write_c(uint64_t addr, uint32_t data, int port);
#else
uint32_t axi_read_c(uint64_t addr, uint8_t port)
{
  ff60402306:	1101                	addi	sp,sp,-32
  ff60402308:	ec22                	sd	s0,24(sp)
  ff6040230a:	1000                	addi	s0,sp,32
  ff6040230c:	fea43423          	sd	a0,-24(s0)
  ff60402310:	87ae                	mv	a5,a1
  ff60402312:	fef403a3          	sb	a5,-25(s0)
    return 0;
  ff60402316:	4781                	li	a5,0
}
  ff60402318:	853e                	mv	a0,a5
  ff6040231a:	6462                	ld	s0,24(sp)
  ff6040231c:	6105                	addi	sp,sp,32
  ff6040231e:	8082                	ret

000000ff60402320 <axi_write_c>:

void axi_write_c(uint64_t addr, uint32_t val, uint8_t port)
{
  ff60402320:	1101                	addi	sp,sp,-32
  ff60402322:	ec06                	sd	ra,24(sp)
  ff60402324:	e822                	sd	s0,16(sp)
  ff60402326:	1000                	addi	s0,sp,32
  ff60402328:	fea43423          	sd	a0,-24(s0)
  ff6040232c:	87ae                	mv	a5,a1
  ff6040232e:	8732                	mv	a4,a2
  ff60402330:	fef42223          	sw	a5,-28(s0)
  ff60402334:	87ba                	mv	a5,a4
  ff60402336:	fef401a3          	sb	a5,-29(s0)
    printf("WriteAXI: addr: 0x%08x, data: 0x%08x, port: %d\n", addr, val, port);
  ff6040233a:	fe344783          	lbu	a5,-29(s0)
  ff6040233e:	0007871b          	sext.w	a4,a5
  ff60402342:	fe442783          	lw	a5,-28(s0)
  ff60402346:	86ba                	mv	a3,a4
  ff60402348:	863e                	mv	a2,a5
  ff6040234a:	fe843583          	ld	a1,-24(s0)
  ff6040234e:	00002517          	auipc	a0,0x2
  ff60402352:	cb250513          	addi	a0,a0,-846 # ff60404000 <etext>
  ff60402356:	dbfff0ef          	jal	ra,ff60402114 <printf>
}
  ff6040235a:	0001                	nop
  ff6040235c:	60e2                	ld	ra,24(sp)
  ff6040235e:	6442                	ld	s0,16(sp)
  ff60402360:	6105                	addi	sp,sp,32
  ff60402362:	8082                	ret

000000ff60402364 <format_dbi_addr>:
#endif


static uint64_t format_dbi_addr(enum dw_pcie_access_type type, uint32_t reg)
{
  ff60402364:	7179                	addi	sp,sp,-48
  ff60402366:	f406                	sd	ra,40(sp)
  ff60402368:	f022                	sd	s0,32(sp)
  ff6040236a:	1800                	addi	s0,sp,48
  ff6040236c:	87aa                	mv	a5,a0
  ff6040236e:	872e                	mv	a4,a1
  ff60402370:	fcf42e23          	sw	a5,-36(s0)
  ff60402374:	87ba                	mv	a5,a4
  ff60402376:	fcf42c23          	sw	a5,-40(s0)
    //uint64_t route0, route1, addr;
    uint32_t route1, addr;

    //assert(reg & 0x3 == 0);
 
    switch (type) {
  ff6040237a:	fdc42783          	lw	a5,-36(s0)
  ff6040237e:	0007871b          	sext.w	a4,a5
  ff60402382:	4791                	li	a5,4
  ff60402384:	04f70e63          	beq	a4,a5,ff604023e0 <format_dbi_addr+0x7c>
  ff60402388:	fdc42783          	lw	a5,-36(s0)
  ff6040238c:	0007871b          	sext.w	a4,a5
  ff60402390:	4791                	li	a5,4
  ff60402392:	04e7eb63          	bltu	a5,a4,ff604023e8 <format_dbi_addr+0x84>
  ff60402396:	fdc42783          	lw	a5,-36(s0)
  ff6040239a:	0007871b          	sext.w	a4,a5
  ff6040239e:	478d                	li	a5,3
  ff604023a0:	02f70c63          	beq	a4,a5,ff604023d8 <format_dbi_addr+0x74>
  ff604023a4:	fdc42783          	lw	a5,-36(s0)
  ff604023a8:	0007871b          	sext.w	a4,a5
  ff604023ac:	478d                	li	a5,3
  ff604023ae:	02e7ed63          	bltu	a5,a4,ff604023e8 <format_dbi_addr+0x84>
  ff604023b2:	fdc42783          	lw	a5,-36(s0)
  ff604023b6:	2781                	sext.w	a5,a5
  ff604023b8:	cb89                	beqz	a5,ff604023ca <format_dbi_addr+0x66>
  ff604023ba:	fdc42783          	lw	a5,-36(s0)
  ff604023be:	0007871b          	sext.w	a4,a5
  ff604023c2:	4785                	li	a5,1
  ff604023c4:	00f70663          	beq	a4,a5,ff604023d0 <format_dbi_addr+0x6c>
  ff604023c8:	a005                	j	ff604023e8 <format_dbi_addr+0x84>
    case DW_PCIE_CDM:
        //route0 = 0;
        route1 = 0;
  ff604023ca:	fe042623          	sw	zero,-20(s0)
        break;
  ff604023ce:	a035                	j	ff604023fa <format_dbi_addr+0x96>
    case DW_PCIE_SHADOW:
        //route0 = 1;
        route1 = 1;
  ff604023d0:	4785                	li	a5,1
  ff604023d2:	fef42623          	sw	a5,-20(s0)
        break;
  ff604023d6:	a015                	j	ff604023fa <format_dbi_addr+0x96>
    case DW_PCIE_ATU:
        //route0 = 3;
        route1 = 2;
  ff604023d8:	4789                	li	a5,2
  ff604023da:	fef42623          	sw	a5,-20(s0)
        break;
  ff604023de:	a831                	j	ff604023fa <format_dbi_addr+0x96>
    case DW_PCIE_DMA:
        //route0 = 3;
        route1 = 3;
  ff604023e0:	478d                	li	a5,3
  ff604023e2:	fef42623          	sw	a5,-20(s0)
        break;
  ff604023e6:	a811                	j	ff604023fa <format_dbi_addr+0x96>
    default:
        dev_err(pci->dev, "Other types is not supported\n");
  ff604023e8:	00002517          	auipc	a0,0x2
  ff604023ec:	c4850513          	addi	a0,a0,-952 # ff60404030 <etext+0x30>
  ff604023f0:	d25ff0ef          	jal	ra,ff60402114 <printf>
        return 0xffffffff;
  ff604023f4:	57fd                	li	a5,-1
  ff604023f6:	9381                	srli	a5,a5,0x20
  ff604023f8:	a831                	j	ff60402414 <format_dbi_addr+0xb0>
    }

    //addr = (route0 << 31) | (route1 << 17) | (uint64_t)reg;
    addr = (route1 << 17) | reg;
  ff604023fa:	fec42783          	lw	a5,-20(s0)
  ff604023fe:	0117979b          	slliw	a5,a5,0x11
  ff60402402:	0007871b          	sext.w	a4,a5
  ff60402406:	fd842783          	lw	a5,-40(s0)
  ff6040240a:	8fd9                	or	a5,a5,a4
  ff6040240c:	fef42423          	sw	a5,-24(s0)
    return addr;
  ff60402410:	fe846783          	lwu	a5,-24(s0)
}
  ff60402414:	853e                	mv	a0,a5
  ff60402416:	70a2                	ld	ra,40(sp)
  ff60402418:	7402                	ld	s0,32(sp)
  ff6040241a:	6145                	addi	sp,sp,48
  ff6040241c:	8082                	ret

000000ff6040241e <read_dbi>:

static uint32_t read_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg)
{
  ff6040241e:	7179                	addi	sp,sp,-48
  ff60402420:	f406                	sd	ra,40(sp)
  ff60402422:	f022                	sd	s0,32(sp)
  ff60402424:	1800                	addi	s0,sp,48
  ff60402426:	fca43c23          	sd	a0,-40(s0)
  ff6040242a:	87ae                	mv	a5,a1
  ff6040242c:	8732                	mv	a4,a2
  ff6040242e:	fcf42a23          	sw	a5,-44(s0)
  ff60402432:	87ba                	mv	a5,a4
  ff60402434:	fcf42823          	sw	a5,-48(s0)
    uint32_t val;
    uint64_t dbi_offset;
    
    dbi_offset = format_dbi_addr(type, reg);
  ff60402438:	fd042703          	lw	a4,-48(s0)
  ff6040243c:	fd442783          	lw	a5,-44(s0)
  ff60402440:	85ba                	mv	a1,a4
  ff60402442:	853e                	mv	a0,a5
  ff60402444:	f21ff0ef          	jal	ra,ff60402364 <format_dbi_addr>
  ff60402448:	fea43423          	sd	a0,-24(s0)
#ifdef IPBENCH
    axi_read_c((pci->dbi_base + dbi_offset), &val, pci->axi_dbi_port);
#else
    val = readl(pci->dbi_base + dbi_offset);
  ff6040244c:	fd843783          	ld	a5,-40(s0)
  ff60402450:	6798                	ld	a4,8(a5)
  ff60402452:	fe843783          	ld	a5,-24(s0)
  ff60402456:	97ba                	add	a5,a5,a4
  ff60402458:	853e                	mv	a0,a5
  ff6040245a:	ddbff0ef          	jal	ra,ff60402234 <__raw_readl>
  ff6040245e:	87aa                	mv	a5,a0
  ff60402460:	fef42223          	sw	a5,-28(s0)
#endif

	return val;
  ff60402464:	fe442783          	lw	a5,-28(s0)
}
  ff60402468:	853e                	mv	a0,a5
  ff6040246a:	70a2                	ld	ra,40(sp)
  ff6040246c:	7402                	ld	s0,32(sp)
  ff6040246e:	6145                	addi	sp,sp,48
  ff60402470:	8082                	ret

000000ff60402472 <readl_dbi>:

uint32_t readl_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg)
{
  ff60402472:	7179                	addi	sp,sp,-48
  ff60402474:	f406                	sd	ra,40(sp)
  ff60402476:	f022                	sd	s0,32(sp)
  ff60402478:	1800                	addi	s0,sp,48
  ff6040247a:	fca43c23          	sd	a0,-40(s0)
  ff6040247e:	87ae                	mv	a5,a1
  ff60402480:	8732                	mv	a4,a2
  ff60402482:	fcf42a23          	sw	a5,-44(s0)
  ff60402486:	87ba                	mv	a5,a4
  ff60402488:	fcf42823          	sw	a5,-48(s0)
    uint32_t val;

    val = read_dbi(pci, type, reg);
  ff6040248c:	fd042703          	lw	a4,-48(s0)
  ff60402490:	fd442783          	lw	a5,-44(s0)
  ff60402494:	863a                	mv	a2,a4
  ff60402496:	85be                	mv	a1,a5
  ff60402498:	fd843503          	ld	a0,-40(s0)
  ff6040249c:	f83ff0ef          	jal	ra,ff6040241e <read_dbi>
  ff604024a0:	87aa                	mv	a5,a0
  ff604024a2:	fef42623          	sw	a5,-20(s0)

    return val;
  ff604024a6:	fec42783          	lw	a5,-20(s0)
}
  ff604024aa:	853e                	mv	a0,a5
  ff604024ac:	70a2                	ld	ra,40(sp)
  ff604024ae:	7402                	ld	s0,32(sp)
  ff604024b0:	6145                	addi	sp,sp,48
  ff604024b2:	8082                	ret

000000ff604024b4 <readw_dbi>:

uint16_t readw_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint16_t reg)
{
  ff604024b4:	7179                	addi	sp,sp,-48
  ff604024b6:	f406                	sd	ra,40(sp)
  ff604024b8:	f022                	sd	s0,32(sp)
  ff604024ba:	1800                	addi	s0,sp,48
  ff604024bc:	fca43c23          	sd	a0,-40(s0)
  ff604024c0:	87ae                	mv	a5,a1
  ff604024c2:	8732                	mv	a4,a2
  ff604024c4:	fcf42a23          	sw	a5,-44(s0)
  ff604024c8:	87ba                	mv	a5,a4
  ff604024ca:	fcf41923          	sh	a5,-46(s0)
    uint32_t val;
    uint8_t shift;

    shift = (reg & 0x2);
  ff604024ce:	fd245783          	lhu	a5,-46(s0)
  ff604024d2:	0ff7f793          	andi	a5,a5,255
  ff604024d6:	8b89                	andi	a5,a5,2
  ff604024d8:	fef407a3          	sb	a5,-17(s0)
    val = read_dbi(pci, type, reg);
  ff604024dc:	fd245783          	lhu	a5,-46(s0)
  ff604024e0:	0007871b          	sext.w	a4,a5
  ff604024e4:	fd442783          	lw	a5,-44(s0)
  ff604024e8:	863a                	mv	a2,a4
  ff604024ea:	85be                	mv	a1,a5
  ff604024ec:	fd843503          	ld	a0,-40(s0)
  ff604024f0:	f2fff0ef          	jal	ra,ff6040241e <read_dbi>
  ff604024f4:	87aa                	mv	a5,a0
  ff604024f6:	fef42423          	sw	a5,-24(s0)
    val = val >> (8 * shift);
  ff604024fa:	fef44783          	lbu	a5,-17(s0)
  ff604024fe:	2781                	sext.w	a5,a5
  ff60402500:	0037979b          	slliw	a5,a5,0x3
  ff60402504:	2781                	sext.w	a5,a5
  ff60402506:	873e                	mv	a4,a5
  ff60402508:	fe842783          	lw	a5,-24(s0)
  ff6040250c:	00e7d7bb          	srlw	a5,a5,a4
  ff60402510:	fef42423          	sw	a5,-24(s0)

    return (uint16_t)val;
  ff60402514:	fe842783          	lw	a5,-24(s0)
  ff60402518:	17c2                	slli	a5,a5,0x30
  ff6040251a:	93c1                	srli	a5,a5,0x30
}
  ff6040251c:	853e                	mv	a0,a5
  ff6040251e:	70a2                	ld	ra,40(sp)
  ff60402520:	7402                	ld	s0,32(sp)
  ff60402522:	6145                	addi	sp,sp,48
  ff60402524:	8082                	ret

000000ff60402526 <readb_dbi>:

uint8_t readb_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint8_t reg)
{
  ff60402526:	7179                	addi	sp,sp,-48
  ff60402528:	f406                	sd	ra,40(sp)
  ff6040252a:	f022                	sd	s0,32(sp)
  ff6040252c:	1800                	addi	s0,sp,48
  ff6040252e:	fca43c23          	sd	a0,-40(s0)
  ff60402532:	87ae                	mv	a5,a1
  ff60402534:	8732                	mv	a4,a2
  ff60402536:	fcf42a23          	sw	a5,-44(s0)
  ff6040253a:	87ba                	mv	a5,a4
  ff6040253c:	fcf409a3          	sb	a5,-45(s0)
    uint32_t val;
    uint8_t shift;

    shift = (reg & 0x3);
  ff60402540:	fd344783          	lbu	a5,-45(s0)
  ff60402544:	8b8d                	andi	a5,a5,3
  ff60402546:	fef407a3          	sb	a5,-17(s0)
    val = read_dbi(pci, type, reg);
  ff6040254a:	fd344783          	lbu	a5,-45(s0)
  ff6040254e:	0007871b          	sext.w	a4,a5
  ff60402552:	fd442783          	lw	a5,-44(s0)
  ff60402556:	863a                	mv	a2,a4
  ff60402558:	85be                	mv	a1,a5
  ff6040255a:	fd843503          	ld	a0,-40(s0)
  ff6040255e:	ec1ff0ef          	jal	ra,ff6040241e <read_dbi>
  ff60402562:	87aa                	mv	a5,a0
  ff60402564:	fef42423          	sw	a5,-24(s0)
    val = val >> (8 * shift);
  ff60402568:	fef44783          	lbu	a5,-17(s0)
  ff6040256c:	2781                	sext.w	a5,a5
  ff6040256e:	0037979b          	slliw	a5,a5,0x3
  ff60402572:	2781                	sext.w	a5,a5
  ff60402574:	873e                	mv	a4,a5
  ff60402576:	fe842783          	lw	a5,-24(s0)
  ff6040257a:	00e7d7bb          	srlw	a5,a5,a4
  ff6040257e:	fef42423          	sw	a5,-24(s0)

    return (uint8_t)val;
  ff60402582:	fe842783          	lw	a5,-24(s0)
  ff60402586:	0ff7f793          	andi	a5,a5,255
}
  ff6040258a:	853e                	mv	a0,a5
  ff6040258c:	70a2                	ld	ra,40(sp)
  ff6040258e:	7402                	ld	s0,32(sp)
  ff60402590:	6145                	addi	sp,sp,48
  ff60402592:	8082                	ret

000000ff60402594 <dw_pcie_read_dbi>:

uint32_t dw_pcie_read_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg, size_t size)
{
  ff60402594:	7139                	addi	sp,sp,-64
  ff60402596:	fc06                	sd	ra,56(sp)
  ff60402598:	f822                	sd	s0,48(sp)
  ff6040259a:	0080                	addi	s0,sp,64
  ff6040259c:	fca43c23          	sd	a0,-40(s0)
  ff604025a0:	87ae                	mv	a5,a1
  ff604025a2:	8732                	mv	a4,a2
  ff604025a4:	fcd43423          	sd	a3,-56(s0)
  ff604025a8:	fcf42a23          	sw	a5,-44(s0)
  ff604025ac:	87ba                	mv	a5,a4
  ff604025ae:	fcf42823          	sw	a5,-48(s0)
    uint32_t val;

    switch (size) {
  ff604025b2:	fc843703          	ld	a4,-56(s0)
  ff604025b6:	4791                	li	a5,4
  ff604025b8:	06f70363          	beq	a4,a5,ff6040261e <dw_pcie_read_dbi+0x8a>
  ff604025bc:	fc843703          	ld	a4,-56(s0)
  ff604025c0:	4791                	li	a5,4
  ff604025c2:	06e7eb63          	bltu	a5,a4,ff60402638 <dw_pcie_read_dbi+0xa4>
  ff604025c6:	fc843703          	ld	a4,-56(s0)
  ff604025ca:	4785                	li	a5,1
  ff604025cc:	00f70863          	beq	a4,a5,ff604025dc <dw_pcie_read_dbi+0x48>
  ff604025d0:	fc843703          	ld	a4,-56(s0)
  ff604025d4:	4789                	li	a5,2
  ff604025d6:	02f70363          	beq	a4,a5,ff604025fc <dw_pcie_read_dbi+0x68>
  ff604025da:	a8b9                	j	ff60402638 <dw_pcie_read_dbi+0xa4>
    case 1:
        val = readb_dbi(pci, type, reg);
  ff604025dc:	fd042783          	lw	a5,-48(s0)
  ff604025e0:	0ff7f713          	andi	a4,a5,255
  ff604025e4:	fd442783          	lw	a5,-44(s0)
  ff604025e8:	863a                	mv	a2,a4
  ff604025ea:	85be                	mv	a1,a5
  ff604025ec:	fd843503          	ld	a0,-40(s0)
  ff604025f0:	f37ff0ef          	jal	ra,ff60402526 <readb_dbi>
  ff604025f4:	87aa                	mv	a5,a0
  ff604025f6:	fef42623          	sw	a5,-20(s0)
        break;
  ff604025fa:	a83d                	j	ff60402638 <dw_pcie_read_dbi+0xa4>
    case 2:
        val = readw_dbi(pci, type, reg);
  ff604025fc:	fd042783          	lw	a5,-48(s0)
  ff60402600:	03079713          	slli	a4,a5,0x30
  ff60402604:	9341                	srli	a4,a4,0x30
  ff60402606:	fd442783          	lw	a5,-44(s0)
  ff6040260a:	863a                	mv	a2,a4
  ff6040260c:	85be                	mv	a1,a5
  ff6040260e:	fd843503          	ld	a0,-40(s0)
  ff60402612:	ea3ff0ef          	jal	ra,ff604024b4 <readw_dbi>
  ff60402616:	87aa                	mv	a5,a0
  ff60402618:	fef42623          	sw	a5,-20(s0)
        break;
  ff6040261c:	a831                	j	ff60402638 <dw_pcie_read_dbi+0xa4>
    case 4:
        val = readl_dbi(pci, type, reg);
  ff6040261e:	fd042703          	lw	a4,-48(s0)
  ff60402622:	fd442783          	lw	a5,-44(s0)
  ff60402626:	863a                	mv	a2,a4
  ff60402628:	85be                	mv	a1,a5
  ff6040262a:	fd843503          	ld	a0,-40(s0)
  ff6040262e:	e45ff0ef          	jal	ra,ff60402472 <readl_dbi>
  ff60402632:	87aa                	mv	a5,a0
  ff60402634:	fef42623          	sw	a5,-20(s0)
    }

    return val;
  ff60402638:	fec42783          	lw	a5,-20(s0)
}
  ff6040263c:	853e                	mv	a0,a5
  ff6040263e:	70e2                	ld	ra,56(sp)
  ff60402640:	7442                	ld	s0,48(sp)
  ff60402642:	6121                	addi	sp,sp,64
  ff60402644:	8082                	ret

000000ff60402646 <write_dbi>:

static void write_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg, uint32_t val)
{
  ff60402646:	7139                	addi	sp,sp,-64
  ff60402648:	fc06                	sd	ra,56(sp)
  ff6040264a:	f822                	sd	s0,48(sp)
  ff6040264c:	0080                	addi	s0,sp,64
  ff6040264e:	fca43c23          	sd	a0,-40(s0)
  ff60402652:	87ae                	mv	a5,a1
  ff60402654:	8736                	mv	a4,a3
  ff60402656:	fcf42a23          	sw	a5,-44(s0)
  ff6040265a:	87b2                	mv	a5,a2
  ff6040265c:	fcf42823          	sw	a5,-48(s0)
  ff60402660:	87ba                	mv	a5,a4
  ff60402662:	fcf42623          	sw	a5,-52(s0)
    uint64_t dbi_offset;

    dbi_offset = format_dbi_addr(type, reg);
  ff60402666:	fd042703          	lw	a4,-48(s0)
  ff6040266a:	fd442783          	lw	a5,-44(s0)
  ff6040266e:	85ba                	mv	a1,a4
  ff60402670:	853e                	mv	a0,a5
  ff60402672:	cf3ff0ef          	jal	ra,ff60402364 <format_dbi_addr>
  ff60402676:	fea43423          	sd	a0,-24(s0)

#ifdef IPBENCH
    axi_write_c(pci->dbi_base + dbi_offset, val, pci->axi_dbi_port);
#else
    printf("AXIWrite: Addr: 0x%llx, Data: 0x%x\n", pci->dbi_base + dbi_offset, val);
  ff6040267a:	fd843783          	ld	a5,-40(s0)
  ff6040267e:	6798                	ld	a4,8(a5)
  ff60402680:	fe843783          	ld	a5,-24(s0)
  ff60402684:	97ba                	add	a5,a5,a4
  ff60402686:	fcc42703          	lw	a4,-52(s0)
  ff6040268a:	863a                	mv	a2,a4
  ff6040268c:	85be                	mv	a1,a5
  ff6040268e:	00002517          	auipc	a0,0x2
  ff60402692:	9c250513          	addi	a0,a0,-1598 # ff60404050 <etext+0x50>
  ff60402696:	a7fff0ef          	jal	ra,ff60402114 <printf>
    writel(pci->dbi_base + dbi_offset, val);
  ff6040269a:	fd843783          	ld	a5,-40(s0)
  ff6040269e:	6798                	ld	a4,8(a5)
  ff604026a0:	fe843783          	ld	a5,-24(s0)
  ff604026a4:	973e                	add	a4,a4,a5
  ff604026a6:	fcc42783          	lw	a5,-52(s0)
  ff604026aa:	85ba                	mv	a1,a4
  ff604026ac:	853e                	mv	a0,a5
  ff604026ae:	b65ff0ef          	jal	ra,ff60402212 <__raw_writel>
#endif

}
  ff604026b2:	0001                	nop
  ff604026b4:	70e2                	ld	ra,56(sp)
  ff604026b6:	7442                	ld	s0,48(sp)
  ff604026b8:	6121                	addi	sp,sp,64
  ff604026ba:	8082                	ret

000000ff604026bc <dw_pcie_writel_dbi>:

void dw_pcie_writel_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg, uint32_t val)
{
  ff604026bc:	7179                	addi	sp,sp,-48
  ff604026be:	f406                	sd	ra,40(sp)
  ff604026c0:	f022                	sd	s0,32(sp)
  ff604026c2:	1800                	addi	s0,sp,48
  ff604026c4:	fea43423          	sd	a0,-24(s0)
  ff604026c8:	87ae                	mv	a5,a1
  ff604026ca:	8736                	mv	a4,a3
  ff604026cc:	fef42223          	sw	a5,-28(s0)
  ff604026d0:	87b2                	mv	a5,a2
  ff604026d2:	fef42023          	sw	a5,-32(s0)
  ff604026d6:	87ba                	mv	a5,a4
  ff604026d8:	fcf42e23          	sw	a5,-36(s0)
    write_dbi(pci, type, reg, val);
  ff604026dc:	fdc42683          	lw	a3,-36(s0)
  ff604026e0:	fe042703          	lw	a4,-32(s0)
  ff604026e4:	fe442783          	lw	a5,-28(s0)
  ff604026e8:	863a                	mv	a2,a4
  ff604026ea:	85be                	mv	a1,a5
  ff604026ec:	fe843503          	ld	a0,-24(s0)
  ff604026f0:	f57ff0ef          	jal	ra,ff60402646 <write_dbi>
}
  ff604026f4:	0001                	nop
  ff604026f6:	70a2                	ld	ra,40(sp)
  ff604026f8:	7402                	ld	s0,32(sp)
  ff604026fa:	6145                	addi	sp,sp,48
  ff604026fc:	8082                	ret

000000ff604026fe <dw_pcie_writeb_dbi>:

void dw_pcie_writeb_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg, uint8_t val)
{
  ff604026fe:	7139                	addi	sp,sp,-64
  ff60402700:	fc06                	sd	ra,56(sp)
  ff60402702:	f822                	sd	s0,48(sp)
  ff60402704:	0080                	addi	s0,sp,64
  ff60402706:	fca43c23          	sd	a0,-40(s0)
  ff6040270a:	87ae                	mv	a5,a1
  ff6040270c:	8736                	mv	a4,a3
  ff6040270e:	fcf42a23          	sw	a5,-44(s0)
  ff60402712:	87b2                	mv	a5,a2
  ff60402714:	fcf42823          	sw	a5,-48(s0)
  ff60402718:	87ba                	mv	a5,a4
  ff6040271a:	fcf407a3          	sb	a5,-49(s0)
    uint32_t tmp, mask = 0xff;
  ff6040271e:	0ff00793          	li	a5,255
  ff60402722:	fef42623          	sw	a5,-20(s0)
    uint8_t shift;

    shift = (reg & 0x3);
  ff60402726:	fd042783          	lw	a5,-48(s0)
  ff6040272a:	0ff7f793          	andi	a5,a5,255
  ff6040272e:	8b8d                	andi	a5,a5,3
  ff60402730:	fef405a3          	sb	a5,-21(s0)
    tmp = readl_dbi(pci, type, (reg & 0xfffffffc));
  ff60402734:	fd042783          	lw	a5,-48(s0)
  ff60402738:	9bf1                	andi	a5,a5,-4
  ff6040273a:	0007871b          	sext.w	a4,a5
  ff6040273e:	fd442783          	lw	a5,-44(s0)
  ff60402742:	863a                	mv	a2,a4
  ff60402744:	85be                	mv	a1,a5
  ff60402746:	fd843503          	ld	a0,-40(s0)
  ff6040274a:	d29ff0ef          	jal	ra,ff60402472 <readl_dbi>
  ff6040274e:	87aa                	mv	a5,a0
  ff60402750:	fef42223          	sw	a5,-28(s0)
    mask = mask << (8 * shift);
  ff60402754:	feb44783          	lbu	a5,-21(s0)
  ff60402758:	2781                	sext.w	a5,a5
  ff6040275a:	0037979b          	slliw	a5,a5,0x3
  ff6040275e:	2781                	sext.w	a5,a5
  ff60402760:	873e                	mv	a4,a5
  ff60402762:	fec42783          	lw	a5,-20(s0)
  ff60402766:	00e797bb          	sllw	a5,a5,a4
  ff6040276a:	fef42623          	sw	a5,-20(s0)
    mask = ~mask;
  ff6040276e:	fec42783          	lw	a5,-20(s0)
  ff60402772:	fff7c793          	not	a5,a5
  ff60402776:	fef42623          	sw	a5,-20(s0)
    tmp = ((tmp & mask) | val << (8 * shift));
  ff6040277a:	fe442703          	lw	a4,-28(s0)
  ff6040277e:	fec42783          	lw	a5,-20(s0)
  ff60402782:	8ff9                	and	a5,a5,a4
  ff60402784:	0007869b          	sext.w	a3,a5
  ff60402788:	fcf44783          	lbu	a5,-49(s0)
  ff6040278c:	0007871b          	sext.w	a4,a5
  ff60402790:	feb44783          	lbu	a5,-21(s0)
  ff60402794:	2781                	sext.w	a5,a5
  ff60402796:	0037979b          	slliw	a5,a5,0x3
  ff6040279a:	2781                	sext.w	a5,a5
  ff6040279c:	00f717bb          	sllw	a5,a4,a5
  ff604027a0:	2781                	sext.w	a5,a5
  ff604027a2:	2781                	sext.w	a5,a5
  ff604027a4:	8736                	mv	a4,a3
  ff604027a6:	8fd9                	or	a5,a5,a4
  ff604027a8:	fef42223          	sw	a5,-28(s0)

    write_dbi(pci, type, (reg & 0xfffffffc), tmp);
  ff604027ac:	fd042783          	lw	a5,-48(s0)
  ff604027b0:	9bf1                	andi	a5,a5,-4
  ff604027b2:	0007871b          	sext.w	a4,a5
  ff604027b6:	fe442683          	lw	a3,-28(s0)
  ff604027ba:	fd442783          	lw	a5,-44(s0)
  ff604027be:	863a                	mv	a2,a4
  ff604027c0:	85be                	mv	a1,a5
  ff604027c2:	fd843503          	ld	a0,-40(s0)
  ff604027c6:	e81ff0ef          	jal	ra,ff60402646 <write_dbi>
}
  ff604027ca:	0001                	nop
  ff604027cc:	70e2                	ld	ra,56(sp)
  ff604027ce:	7442                	ld	s0,48(sp)
  ff604027d0:	6121                	addi	sp,sp,64
  ff604027d2:	8082                	ret

000000ff604027d4 <dw_pcie_writew_dbi>:

void dw_pcie_writew_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t reg, uint16_t val)
{
  ff604027d4:	7139                	addi	sp,sp,-64
  ff604027d6:	fc06                	sd	ra,56(sp)
  ff604027d8:	f822                	sd	s0,48(sp)
  ff604027da:	0080                	addi	s0,sp,64
  ff604027dc:	fca43c23          	sd	a0,-40(s0)
  ff604027e0:	87ae                	mv	a5,a1
  ff604027e2:	8736                	mv	a4,a3
  ff604027e4:	fcf42a23          	sw	a5,-44(s0)
  ff604027e8:	87b2                	mv	a5,a2
  ff604027ea:	fcf42823          	sw	a5,-48(s0)
  ff604027ee:	87ba                	mv	a5,a4
  ff604027f0:	fcf41723          	sh	a5,-50(s0)
    uint32_t tmp;
    uint8_t shift;

    shift = (reg & 0x2);
  ff604027f4:	fd042783          	lw	a5,-48(s0)
  ff604027f8:	0ff7f793          	andi	a5,a5,255
  ff604027fc:	8b89                	andi	a5,a5,2
  ff604027fe:	fef407a3          	sb	a5,-17(s0)
    tmp = readl_dbi(pci, type, (reg & 0xfffffffc));
  ff60402802:	fd042783          	lw	a5,-48(s0)
  ff60402806:	9bf1                	andi	a5,a5,-4
  ff60402808:	0007871b          	sext.w	a4,a5
  ff6040280c:	fd442783          	lw	a5,-44(s0)
  ff60402810:	863a                	mv	a2,a4
  ff60402812:	85be                	mv	a1,a5
  ff60402814:	fd843503          	ld	a0,-40(s0)
  ff60402818:	c5bff0ef          	jal	ra,ff60402472 <readl_dbi>
  ff6040281c:	87aa                	mv	a5,a0
  ff6040281e:	fef42423          	sw	a5,-24(s0)
    tmp = (tmp & (0xffff0000 >> (shift * 8))) | (val << (shift * 8));
  ff60402822:	fef44783          	lbu	a5,-17(s0)
  ff60402826:	2781                	sext.w	a5,a5
  ff60402828:	0037979b          	slliw	a5,a5,0x3
  ff6040282c:	2781                	sext.w	a5,a5
  ff6040282e:	873e                	mv	a4,a5
  ff60402830:	77c1                	lui	a5,0xffff0
  ff60402832:	00e7d7bb          	srlw	a5,a5,a4
  ff60402836:	0007871b          	sext.w	a4,a5
  ff6040283a:	fe842783          	lw	a5,-24(s0)
  ff6040283e:	8ff9                	and	a5,a5,a4
  ff60402840:	0007869b          	sext.w	a3,a5
  ff60402844:	fce45783          	lhu	a5,-50(s0)
  ff60402848:	0007871b          	sext.w	a4,a5
  ff6040284c:	fef44783          	lbu	a5,-17(s0)
  ff60402850:	2781                	sext.w	a5,a5
  ff60402852:	0037979b          	slliw	a5,a5,0x3
  ff60402856:	2781                	sext.w	a5,a5
  ff60402858:	00f717bb          	sllw	a5,a4,a5
  ff6040285c:	2781                	sext.w	a5,a5
  ff6040285e:	2781                	sext.w	a5,a5
  ff60402860:	8736                	mv	a4,a3
  ff60402862:	8fd9                	or	a5,a5,a4
  ff60402864:	fef42423          	sw	a5,-24(s0)

    write_dbi(pci, type, (reg & 0xfffffffc), tmp);
  ff60402868:	fd042783          	lw	a5,-48(s0)
  ff6040286c:	9bf1                	andi	a5,a5,-4
  ff6040286e:	0007871b          	sext.w	a4,a5
  ff60402872:	fe842683          	lw	a3,-24(s0)
  ff60402876:	fd442783          	lw	a5,-44(s0)
  ff6040287a:	863a                	mv	a2,a4
  ff6040287c:	85be                	mv	a1,a5
  ff6040287e:	fd843503          	ld	a0,-40(s0)
  ff60402882:	dc5ff0ef          	jal	ra,ff60402646 <write_dbi>
}
  ff60402886:	0001                	nop
  ff60402888:	70e2                	ld	ra,56(sp)
  ff6040288a:	7442                	ld	s0,48(sp)
  ff6040288c:	6121                	addi	sp,sp,64
  ff6040288e:	8082                	ret

000000ff60402890 <dw_pcie_write_dbi>:

void dw_pcie_write_dbi(struct dw_pcie *pci, enum dw_pcie_access_type type, uint32_t addr, uint32_t val, size_t size)
{
  ff60402890:	7179                	addi	sp,sp,-48
  ff60402892:	f406                	sd	ra,40(sp)
  ff60402894:	f022                	sd	s0,32(sp)
  ff60402896:	1800                	addi	s0,sp,48
  ff60402898:	fea43423          	sd	a0,-24(s0)
  ff6040289c:	87ae                	mv	a5,a1
  ff6040289e:	fce43823          	sd	a4,-48(s0)
  ff604028a2:	fef42223          	sw	a5,-28(s0)
  ff604028a6:	87b2                	mv	a5,a2
  ff604028a8:	fef42023          	sw	a5,-32(s0)
  ff604028ac:	87b6                	mv	a5,a3
  ff604028ae:	fcf42e23          	sw	a5,-36(s0)
    switch (size) {
  ff604028b2:	fd043703          	ld	a4,-48(s0)
  ff604028b6:	4791                	li	a5,4
  ff604028b8:	06f70163          	beq	a4,a5,ff6040291a <dw_pcie_write_dbi+0x8a>
  ff604028bc:	fd043703          	ld	a4,-48(s0)
  ff604028c0:	4791                	li	a5,4
  ff604028c2:	06e7e963          	bltu	a5,a4,ff60402934 <dw_pcie_write_dbi+0xa4>
  ff604028c6:	fd043703          	ld	a4,-48(s0)
  ff604028ca:	4785                	li	a5,1
  ff604028cc:	00f70863          	beq	a4,a5,ff604028dc <dw_pcie_write_dbi+0x4c>
  ff604028d0:	fd043703          	ld	a4,-48(s0)
  ff604028d4:	4789                	li	a5,2
  ff604028d6:	02f70263          	beq	a4,a5,ff604028fa <dw_pcie_write_dbi+0x6a>
        dw_pcie_writew_dbi(pci, type, addr, (uint16_t)val);
        break;
    case 4:
        dw_pcie_writel_dbi(pci, type, addr, val);
    }
}
  ff604028da:	a8a9                	j	ff60402934 <dw_pcie_write_dbi+0xa4>
        dw_pcie_writeb_dbi(pci, type, addr, (uint8_t)val);
  ff604028dc:	fdc42783          	lw	a5,-36(s0)
  ff604028e0:	0ff7f693          	andi	a3,a5,255
  ff604028e4:	fe042703          	lw	a4,-32(s0)
  ff604028e8:	fe442783          	lw	a5,-28(s0)
  ff604028ec:	863a                	mv	a2,a4
  ff604028ee:	85be                	mv	a1,a5
  ff604028f0:	fe843503          	ld	a0,-24(s0)
  ff604028f4:	e0bff0ef          	jal	ra,ff604026fe <dw_pcie_writeb_dbi>
        break;
  ff604028f8:	a835                	j	ff60402934 <dw_pcie_write_dbi+0xa4>
        dw_pcie_writew_dbi(pci, type, addr, (uint16_t)val);
  ff604028fa:	fdc42783          	lw	a5,-36(s0)
  ff604028fe:	03079693          	slli	a3,a5,0x30
  ff60402902:	92c1                	srli	a3,a3,0x30
  ff60402904:	fe042703          	lw	a4,-32(s0)
  ff60402908:	fe442783          	lw	a5,-28(s0)
  ff6040290c:	863a                	mv	a2,a4
  ff6040290e:	85be                	mv	a1,a5
  ff60402910:	fe843503          	ld	a0,-24(s0)
  ff60402914:	ec1ff0ef          	jal	ra,ff604027d4 <dw_pcie_writew_dbi>
        break;
  ff60402918:	a831                	j	ff60402934 <dw_pcie_write_dbi+0xa4>
        dw_pcie_writel_dbi(pci, type, addr, val);
  ff6040291a:	fdc42683          	lw	a3,-36(s0)
  ff6040291e:	fe042703          	lw	a4,-32(s0)
  ff60402922:	fe442783          	lw	a5,-28(s0)
  ff60402926:	863a                	mv	a2,a4
  ff60402928:	85be                	mv	a1,a5
  ff6040292a:	fe843503          	ld	a0,-24(s0)
  ff6040292e:	d8fff0ef          	jal	ra,ff604026bc <dw_pcie_writel_dbi>
}
  ff60402932:	a009                	j	ff60402934 <dw_pcie_write_dbi+0xa4>
  ff60402934:	0001                	nop
  ff60402936:	70a2                	ld	ra,40(sp)
  ff60402938:	7402                	ld	s0,32(sp)
  ff6040293a:	6145                	addi	sp,sp,48
  ff6040293c:	8082                	ret

000000ff6040293e <dw_pcie_read_atu>:

uint32_t dw_pcie_read_atu(struct dw_pcie *pci, enum dw_pcie_region_type region, uint32_t index, uint32_t reg, size_t size)
{
  ff6040293e:	7139                	addi	sp,sp,-64
  ff60402940:	fc06                	sd	ra,56(sp)
  ff60402942:	f822                	sd	s0,48(sp)
  ff60402944:	0080                	addi	s0,sp,64
  ff60402946:	fca43c23          	sd	a0,-40(s0)
  ff6040294a:	87ae                	mv	a5,a1
  ff6040294c:	fce43023          	sd	a4,-64(s0)
  ff60402950:	fcf42a23          	sw	a5,-44(s0)
  ff60402954:	87b2                	mv	a5,a2
  ff60402956:	fcf42823          	sw	a5,-48(s0)
  ff6040295a:	87b6                	mv	a5,a3
  ff6040295c:	fcf42623          	sw	a5,-52(s0)
	uint32_t addr, dir;
    enum dw_pcie_access_type acc_type = DW_PCIE_ATU;
  ff60402960:	478d                	li	a5,3
  ff60402962:	fef42423          	sw	a5,-24(s0)

    switch (region) {
  ff60402966:	fd442783          	lw	a5,-44(s0)
  ff6040296a:	0007871b          	sext.w	a4,a5
  ff6040296e:	4785                	li	a5,1
  ff60402970:	00f70a63          	beq	a4,a5,ff60402984 <dw_pcie_read_atu+0x46>
  ff60402974:	fd442783          	lw	a5,-44(s0)
  ff60402978:	0007871b          	sext.w	a4,a5
  ff6040297c:	4789                	li	a5,2
  ff6040297e:	00f70763          	beq	a4,a5,ff6040298c <dw_pcie_read_atu+0x4e>
  ff60402982:	a801                	j	ff60402992 <dw_pcie_read_atu+0x54>
    case DW_PCIE_REGION_INBOUND:
        dir = 1;
  ff60402984:	4785                	li	a5,1
  ff60402986:	fef42623          	sw	a5,-20(s0)
        break;
  ff6040298a:	a821                	j	ff604029a2 <dw_pcie_read_atu+0x64>
    case DW_PCIE_REGION_OUTBOUND:
        dir = 0;
  ff6040298c:	fe042623          	sw	zero,-20(s0)
        break;
  ff60402990:	a809                	j	ff604029a2 <dw_pcie_read_atu+0x64>
    default:
        dev_err(pci->dev, "Wrong Inbound/Outbound input\n");
  ff60402992:	00001517          	auipc	a0,0x1
  ff60402996:	6e650513          	addi	a0,a0,1766 # ff60404078 <etext+0x78>
  ff6040299a:	f7aff0ef          	jal	ra,ff60402114 <printf>
        return -1;
  ff6040299e:	57fd                	li	a5,-1
  ff604029a0:	a091                	j	ff604029e4 <dw_pcie_read_atu+0xa6>
    }

    addr = ((index << 9) | (dir << 8) | reg);
  ff604029a2:	fd042783          	lw	a5,-48(s0)
  ff604029a6:	0097979b          	slliw	a5,a5,0x9
  ff604029aa:	0007871b          	sext.w	a4,a5
  ff604029ae:	fec42783          	lw	a5,-20(s0)
  ff604029b2:	0087979b          	slliw	a5,a5,0x8
  ff604029b6:	2781                	sext.w	a5,a5
  ff604029b8:	8fd9                	or	a5,a5,a4
  ff604029ba:	0007871b          	sext.w	a4,a5
  ff604029be:	fcc42783          	lw	a5,-52(s0)
  ff604029c2:	8fd9                	or	a5,a5,a4
  ff604029c4:	fef42223          	sw	a5,-28(s0)
    return dw_pcie_read_dbi(pci, acc_type, addr, size);
  ff604029c8:	fe442703          	lw	a4,-28(s0)
  ff604029cc:	fe842783          	lw	a5,-24(s0)
  ff604029d0:	fc043683          	ld	a3,-64(s0)
  ff604029d4:	863a                	mv	a2,a4
  ff604029d6:	85be                	mv	a1,a5
  ff604029d8:	fd843503          	ld	a0,-40(s0)
  ff604029dc:	bb9ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff604029e0:	87aa                	mv	a5,a0
  ff604029e2:	2781                	sext.w	a5,a5
}
  ff604029e4:	853e                	mv	a0,a5
  ff604029e6:	70e2                	ld	ra,56(sp)
  ff604029e8:	7442                	ld	s0,48(sp)
  ff604029ea:	6121                	addi	sp,sp,64
  ff604029ec:	8082                	ret

000000ff604029ee <dw_pcie_write_atu>:

void dw_pcie_write_atu(struct dw_pcie *pci, enum dw_pcie_region_type region,
               uint32_t index, uint32_t reg, size_t size,  uint32_t val)
{
  ff604029ee:	7139                	addi	sp,sp,-64
  ff604029f0:	fc06                	sd	ra,56(sp)
  ff604029f2:	f822                	sd	s0,48(sp)
  ff604029f4:	0080                	addi	s0,sp,64
  ff604029f6:	fca43c23          	sd	a0,-40(s0)
  ff604029fa:	fce43023          	sd	a4,-64(s0)
  ff604029fe:	873e                	mv	a4,a5
  ff60402a00:	87ae                	mv	a5,a1
  ff60402a02:	fcf42a23          	sw	a5,-44(s0)
  ff60402a06:	87b2                	mv	a5,a2
  ff60402a08:	fcf42823          	sw	a5,-48(s0)
  ff60402a0c:	87b6                	mv	a5,a3
  ff60402a0e:	fcf42623          	sw	a5,-52(s0)
  ff60402a12:	87ba                	mv	a5,a4
  ff60402a14:	fcf42423          	sw	a5,-56(s0)
    uint32_t addr, dir;
    enum dw_pcie_access_type acc_type = DW_PCIE_ATU;
  ff60402a18:	478d                	li	a5,3
  ff60402a1a:	fef42423          	sw	a5,-24(s0)
    
    switch (region) {
  ff60402a1e:	fd442783          	lw	a5,-44(s0)
  ff60402a22:	0007871b          	sext.w	a4,a5
  ff60402a26:	4785                	li	a5,1
  ff60402a28:	00f70a63          	beq	a4,a5,ff60402a3c <dw_pcie_write_atu+0x4e>
  ff60402a2c:	fd442783          	lw	a5,-44(s0)
  ff60402a30:	0007871b          	sext.w	a4,a5
  ff60402a34:	4789                	li	a5,2
  ff60402a36:	00f70763          	beq	a4,a5,ff60402a44 <dw_pcie_write_atu+0x56>
  ff60402a3a:	a801                	j	ff60402a4a <dw_pcie_write_atu+0x5c>
    case DW_PCIE_REGION_INBOUND:
        dir = 1;
  ff60402a3c:	4785                	li	a5,1
  ff60402a3e:	fef42623          	sw	a5,-20(s0)
        break;
  ff60402a42:	a819                	j	ff60402a58 <dw_pcie_write_atu+0x6a>
    case DW_PCIE_REGION_OUTBOUND:
        dir = 0;
  ff60402a44:	fe042623          	sw	zero,-20(s0)
        break;
  ff60402a48:	a801                	j	ff60402a58 <dw_pcie_write_atu+0x6a>
    default:
        dev_err(pci->dev, "Wrong Inbound/Outbound input\n");
  ff60402a4a:	00001517          	auipc	a0,0x1
  ff60402a4e:	62e50513          	addi	a0,a0,1582 # ff60404078 <etext+0x78>
  ff60402a52:	ec2ff0ef          	jal	ra,ff60402114 <printf>
        return;
  ff60402a56:	a089                	j	ff60402a98 <dw_pcie_write_atu+0xaa>
    }

    addr = ((index << 9) | (dir << 8) | reg);
  ff60402a58:	fd042783          	lw	a5,-48(s0)
  ff60402a5c:	0097979b          	slliw	a5,a5,0x9
  ff60402a60:	0007871b          	sext.w	a4,a5
  ff60402a64:	fec42783          	lw	a5,-20(s0)
  ff60402a68:	0087979b          	slliw	a5,a5,0x8
  ff60402a6c:	2781                	sext.w	a5,a5
  ff60402a6e:	8fd9                	or	a5,a5,a4
  ff60402a70:	0007871b          	sext.w	a4,a5
  ff60402a74:	fcc42783          	lw	a5,-52(s0)
  ff60402a78:	8fd9                	or	a5,a5,a4
  ff60402a7a:	fef42223          	sw	a5,-28(s0)
    dw_pcie_write_dbi(pci, acc_type, addr, val, size);
  ff60402a7e:	fc842683          	lw	a3,-56(s0)
  ff60402a82:	fe442603          	lw	a2,-28(s0)
  ff60402a86:	fe842783          	lw	a5,-24(s0)
  ff60402a8a:	fc043703          	ld	a4,-64(s0)
  ff60402a8e:	85be                	mv	a1,a5
  ff60402a90:	fd843503          	ld	a0,-40(s0)
  ff60402a94:	dfdff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
}
  ff60402a98:	70e2                	ld	ra,56(sp)
  ff60402a9a:	7442                	ld	s0,48(sp)
  ff60402a9c:	6121                	addi	sp,sp,64
  ff60402a9e:	8082                	ret

000000ff60402aa0 <dw_pcie_prog_outbound_atu>:
}
*/

void dw_pcie_prog_outbound_atu(struct dw_pcie *pci, int index, int type,
			       uint64_t cpu_addr, uint64_t pci_addr, uint64_t size)
{
  ff60402aa0:	7139                	addi	sp,sp,-64
  ff60402aa2:	fc06                	sd	ra,56(sp)
  ff60402aa4:	f822                	sd	s0,48(sp)
  ff60402aa6:	0080                	addi	s0,sp,64
  ff60402aa8:	fea43423          	sd	a0,-24(s0)
  ff60402aac:	fcd43c23          	sd	a3,-40(s0)
  ff60402ab0:	fce43823          	sd	a4,-48(s0)
  ff60402ab4:	fcf43423          	sd	a5,-56(s0)
  ff60402ab8:	87ae                	mv	a5,a1
  ff60402aba:	fef42223          	sw	a5,-28(s0)
  ff60402abe:	87b2                	mv	a5,a2
  ff60402ac0:	fef42023          	sw	a5,-32(s0)
	//uint32_t retries, val;

	dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402ac4:	fe442603          	lw	a2,-28(s0)
  ff60402ac8:	fd843783          	ld	a5,-40(s0)
  ff60402acc:	2781                	sext.w	a5,a5
  ff60402ace:	4711                	li	a4,4
  ff60402ad0:	46a1                	li	a3,8
  ff60402ad2:	4589                	li	a1,2
  ff60402ad4:	fe843503          	ld	a0,-24(s0)
  ff60402ad8:	f17ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
                PCIE_IATU_LWR_BASE_ADDR_OFF_OUTBOUND, 0x4, lower_32_bits(cpu_addr));
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402adc:	fe442603          	lw	a2,-28(s0)
                PCIE_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND, 0x4, upper_32_bits(cpu_addr));
  ff60402ae0:	fd843783          	ld	a5,-40(s0)
  ff60402ae4:	9381                	srli	a5,a5,0x20
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402ae6:	2781                	sext.w	a5,a5
  ff60402ae8:	4711                	li	a4,4
  ff60402aea:	46b1                	li	a3,12
  ff60402aec:	4589                	li	a1,2
  ff60402aee:	fe843503          	ld	a0,-24(s0)
  ff60402af2:	efdff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402af6:	fe442603          	lw	a2,-28(s0)
                PCIE_IATU_LWR_LIMIT_ADDR_OFF_OUTBOUND, 0x4, lower_32_bits(cpu_addr + size -1));
  ff60402afa:	fd843783          	ld	a5,-40(s0)
  ff60402afe:	0007871b          	sext.w	a4,a5
  ff60402b02:	fc843783          	ld	a5,-56(s0)
  ff60402b06:	2781                	sext.w	a5,a5
  ff60402b08:	9fb9                	addw	a5,a5,a4
  ff60402b0a:	2781                	sext.w	a5,a5
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b0c:	37fd                	addiw	a5,a5,-1
  ff60402b0e:	2781                	sext.w	a5,a5
  ff60402b10:	4711                	li	a4,4
  ff60402b12:	46c1                	li	a3,16
  ff60402b14:	4589                	li	a1,2
  ff60402b16:	fe843503          	ld	a0,-24(s0)
  ff60402b1a:	ed5ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b1e:	fe442603          	lw	a2,-28(s0)
                PCIE_IATU_UPPER_LIMIT_ADDR_OFF_OUTBOUND, 0x4, upper_32_bits(cpu_addr + size -1));
  ff60402b22:	fd843703          	ld	a4,-40(s0)
  ff60402b26:	fc843783          	ld	a5,-56(s0)
  ff60402b2a:	97ba                	add	a5,a5,a4
  ff60402b2c:	17fd                	addi	a5,a5,-1
  ff60402b2e:	9381                	srli	a5,a5,0x20
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b30:	2781                	sext.w	a5,a5
  ff60402b32:	4711                	li	a4,4
  ff60402b34:	02000693          	li	a3,32
  ff60402b38:	4589                	li	a1,2
  ff60402b3a:	fe843503          	ld	a0,-24(s0)
  ff60402b3e:	eb1ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b42:	fe442603          	lw	a2,-28(s0)
  ff60402b46:	fd043783          	ld	a5,-48(s0)
  ff60402b4a:	2781                	sext.w	a5,a5
  ff60402b4c:	4711                	li	a4,4
  ff60402b4e:	46d1                	li	a3,20
  ff60402b50:	4589                	li	a1,2
  ff60402b52:	fe843503          	ld	a0,-24(s0)
  ff60402b56:	e99ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
                PCIE_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND, 0x4, lower_32_bits(pci_addr));
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b5a:	fe442603          	lw	a2,-28(s0)
                PCIE_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND, 0x4, upper_32_bits(pci_addr));
  ff60402b5e:	fd043783          	ld	a5,-48(s0)
  ff60402b62:	9381                	srli	a5,a5,0x20
    dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b64:	2781                	sext.w	a5,a5
  ff60402b66:	4711                	li	a4,4
  ff60402b68:	46e1                	li	a3,24
  ff60402b6a:	4589                	li	a1,2
  ff60402b6c:	fe843503          	ld	a0,-24(s0)
  ff60402b70:	e7fff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
	dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b74:	fe442603          	lw	a2,-28(s0)
  ff60402b78:	fe042783          	lw	a5,-32(s0)
  ff60402b7c:	4711                	li	a4,4
  ff60402b7e:	4681                	li	a3,0
  ff60402b80:	4589                	li	a1,2
  ff60402b82:	fe843503          	ld	a0,-24(s0)
  ff60402b86:	e69ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>
                PCIE_IATU_REGION_CTRL1_OFF_OUTBOUND, 0x4, type);
	dw_pcie_write_atu(pci, DW_PCIE_REGION_OUTBOUND, index,
  ff60402b8a:	fe442603          	lw	a2,-28(s0)
  ff60402b8e:	800007b7          	lui	a5,0x80000
  ff60402b92:	4711                	li	a4,4
  ff60402b94:	4691                	li	a3,4
  ff60402b96:	4589                	li	a1,2
  ff60402b98:	fe843503          	ld	a0,-24(s0)
  ff60402b9c:	e53ff0ef          	jal	ra,ff604029ee <dw_pcie_write_atu>

		mdelay(LINK_WAIT_IATU);
	}
	dev_err(pci->dev, "Outbound iATU is not being enabled\n");
    */
}
  ff60402ba0:	0001                	nop
  ff60402ba2:	70e2                	ld	ra,56(sp)
  ff60402ba4:	7442                	ld	s0,48(sp)
  ff60402ba6:	6121                	addi	sp,sp,64
  ff60402ba8:	8082                	ret

000000ff60402baa <dw_pcie_rd_own_conf>:
}
*/

static void dw_pcie_rd_own_conf(struct pcie_port *pp, int where, int size,
			       uint32_t *val)
{
  ff60402baa:	7139                	addi	sp,sp,-64
  ff60402bac:	fc06                	sd	ra,56(sp)
  ff60402bae:	f822                	sd	s0,48(sp)
  ff60402bb0:	0080                	addi	s0,sp,64
  ff60402bb2:	fca43c23          	sd	a0,-40(s0)
  ff60402bb6:	87ae                	mv	a5,a1
  ff60402bb8:	8732                	mv	a4,a2
  ff60402bba:	fcd43423          	sd	a3,-56(s0)
  ff60402bbe:	fcf42a23          	sw	a5,-44(s0)
  ff60402bc2:	87ba                	mv	a5,a4
  ff60402bc4:	fcf42823          	sw	a5,-48(s0)
	struct dw_pcie *pci;

	//if (pp->ops->rd_own_conf)
	//	return pp->ops->rd_own_conf(pp, where, size, val);

	pci = to_dw_pcie_from_pp(pp);
  ff60402bc8:	fd843783          	ld	a5,-40(s0)
  ff60402bcc:	fef43423          	sd	a5,-24(s0)
  ff60402bd0:	fe843783          	ld	a5,-24(s0)
  ff60402bd4:	fa878793          	addi	a5,a5,-88 # ffffffff7fffffa8 <ebss+0xffffff001fbfab70>
  ff60402bd8:	fef43023          	sd	a5,-32(s0)
	*val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, where, size);
  ff60402bdc:	fd442783          	lw	a5,-44(s0)
  ff60402be0:	fd042703          	lw	a4,-48(s0)
  ff60402be4:	86ba                	mv	a3,a4
  ff60402be6:	863e                	mv	a2,a5
  ff60402be8:	4581                	li	a1,0
  ff60402bea:	fe043503          	ld	a0,-32(s0)
  ff60402bee:	9a7ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402bf2:	87aa                	mv	a5,a0
  ff60402bf4:	0007871b          	sext.w	a4,a5
  ff60402bf8:	fc843783          	ld	a5,-56(s0)
  ff60402bfc:	c398                	sw	a4,0(a5)
}
  ff60402bfe:	0001                	nop
  ff60402c00:	70e2                	ld	ra,56(sp)
  ff60402c02:	7442                	ld	s0,48(sp)
  ff60402c04:	6121                	addi	sp,sp,64
  ff60402c06:	8082                	ret

000000ff60402c08 <dw_pcie_wr_own_conf>:

static void dw_pcie_wr_own_conf(struct pcie_port *pp, int where, int size,
			       uint32_t val)
{
  ff60402c08:	7139                	addi	sp,sp,-64
  ff60402c0a:	fc06                	sd	ra,56(sp)
  ff60402c0c:	f822                	sd	s0,48(sp)
  ff60402c0e:	0080                	addi	s0,sp,64
  ff60402c10:	fca43c23          	sd	a0,-40(s0)
  ff60402c14:	87ae                	mv	a5,a1
  ff60402c16:	8736                	mv	a4,a3
  ff60402c18:	fcf42a23          	sw	a5,-44(s0)
  ff60402c1c:	87b2                	mv	a5,a2
  ff60402c1e:	fcf42823          	sw	a5,-48(s0)
  ff60402c22:	87ba                	mv	a5,a4
  ff60402c24:	fcf42623          	sw	a5,-52(s0)
	struct dw_pcie *pci;

	//if (pp->ops->wr_own_conf)
	//	return pp->ops->wr_own_conf(pp, where, size, val);

	pci = to_dw_pcie_from_pp(pp);
  ff60402c28:	fd843783          	ld	a5,-40(s0)
  ff60402c2c:	fef43423          	sd	a5,-24(s0)
  ff60402c30:	fe843783          	ld	a5,-24(s0)
  ff60402c34:	fa878793          	addi	a5,a5,-88
  ff60402c38:	fef43023          	sd	a5,-32(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, where, val, size);
  ff60402c3c:	fd442783          	lw	a5,-44(s0)
  ff60402c40:	fd042703          	lw	a4,-48(s0)
  ff60402c44:	fcc42683          	lw	a3,-52(s0)
  ff60402c48:	863e                	mv	a2,a5
  ff60402c4a:	4581                	li	a1,0
  ff60402c4c:	fe043503          	ld	a0,-32(s0)
  ff60402c50:	c41ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
}
  ff60402c54:	0001                	nop
  ff60402c56:	70e2                	ld	ra,56(sp)
  ff60402c58:	7442                	ld	s0,48(sp)
  ff60402c5a:	6121                	addi	sp,sp,64
  ff60402c5c:	8082                	ret

000000ff60402c5e <dw_pcie_setup>:
	return dw_pcie_wait_for_link(pci);

}
*/
void dw_pcie_setup(struct dw_pcie *pci)
{
  ff60402c5e:	7179                	addi	sp,sp,-48
  ff60402c60:	f406                	sd	ra,40(sp)
  ff60402c62:	f022                	sd	s0,32(sp)
  ff60402c64:	1800                	addi	s0,sp,48
  ff60402c66:	fca43c23          	sd	a0,-40(s0)
	uint32_t val, tmp;
	uint32_t lanes = pci->lane_num;
  ff60402c6a:	fd843783          	ld	a5,-40(s0)
  ff60402c6e:	43bc                	lw	a5,64(a5)
  ff60402c70:	fef42423          	sw	a5,-24(s0)
    uint8_t order = pci->order;
  ff60402c74:	fd843783          	ld	a5,-40(s0)
  ff60402c78:	0457c783          	lbu	a5,69(a5)
  ff60402c7c:	fef403a3          	sb	a5,-25(s0)

    /* Conifg Fast Link Scale Factor is 64(16us) */
    val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_TIMER_CTRL_MAX_FUN_NUM_OFF, 0x4);
  ff60402c80:	4691                	li	a3,4
  ff60402c82:	71800613          	li	a2,1816
  ff60402c86:	4581                	li	a1,0
  ff60402c88:	fd843503          	ld	a0,-40(s0)
  ff60402c8c:	909ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402c90:	87aa                	mv	a5,a0
  ff60402c92:	fef42623          	sw	a5,-20(s0)
    tmp = 0x2 << 29;
  ff60402c96:	400007b7          	lui	a5,0x40000
  ff60402c9a:	fef42023          	sw	a5,-32(s0)
    val |= tmp;
  ff60402c9e:	fec42703          	lw	a4,-20(s0)
  ff60402ca2:	fe042783          	lw	a5,-32(s0)
  ff60402ca6:	8fd9                	or	a5,a5,a4
  ff60402ca8:	fef42623          	sw	a5,-20(s0)
    dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_TIMER_CTRL_MAX_FUN_NUM_OFF, val, 0x4);
  ff60402cac:	fec42783          	lw	a5,-20(s0)
  ff60402cb0:	4711                	li	a4,4
  ff60402cb2:	86be                	mv	a3,a5
  ff60402cb4:	71800613          	li	a2,1816
  ff60402cb8:	4581                	li	a1,0
  ff60402cba:	fd843503          	ld	a0,-40(s0)
  ff60402cbe:	bd3ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	/* Set the number of lanes */
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_PORT_LINK_CONTROL, 0x4);
  ff60402cc2:	4691                	li	a3,4
  ff60402cc4:	71000613          	li	a2,1808
  ff60402cc8:	4581                	li	a1,0
  ff60402cca:	fd843503          	ld	a0,-40(s0)
  ff60402cce:	8c7ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402cd2:	87aa                	mv	a5,a0
  ff60402cd4:	fef42623          	sw	a5,-20(s0)
	val &= ~PORT_LINK_MODE_MASK;
  ff60402cd8:	fec42703          	lw	a4,-20(s0)
  ff60402cdc:	ffc107b7          	lui	a5,0xffc10
  ff60402ce0:	17fd                	addi	a5,a5,-1
  ff60402ce2:	8ff9                	and	a5,a5,a4
  ff60402ce4:	fef42623          	sw	a5,-20(s0)
	switch (lanes) {
  ff60402ce8:	fe842783          	lw	a5,-24(s0)
  ff60402cec:	0007871b          	sext.w	a4,a5
  ff60402cf0:	47c1                	li	a5,16
  ff60402cf2:	04f70863          	beq	a4,a5,ff60402d42 <dw_pcie_setup+0xe4>
  ff60402cf6:	fe842783          	lw	a5,-24(s0)
  ff60402cfa:	0007871b          	sext.w	a4,a5
  ff60402cfe:	47c1                	li	a5,16
  ff60402d00:	04e7e963          	bltu	a5,a4,ff60402d52 <dw_pcie_setup+0xf4>
  ff60402d04:	fe842783          	lw	a5,-24(s0)
  ff60402d08:	0007871b          	sext.w	a4,a5
  ff60402d0c:	4791                	li	a5,4
  ff60402d0e:	00f70a63          	beq	a4,a5,ff60402d22 <dw_pcie_setup+0xc4>
  ff60402d12:	fe842783          	lw	a5,-24(s0)
  ff60402d16:	0007871b          	sext.w	a4,a5
  ff60402d1a:	47a1                	li	a5,8
  ff60402d1c:	00f70b63          	beq	a4,a5,ff60402d32 <dw_pcie_setup+0xd4>
  ff60402d20:	a80d                	j	ff60402d52 <dw_pcie_setup+0xf4>
	case 4:
		val |= PORT_LINK_MODE_4_LANES;
  ff60402d22:	fec42703          	lw	a4,-20(s0)
  ff60402d26:	000707b7          	lui	a5,0x70
  ff60402d2a:	8fd9                	or	a5,a5,a4
  ff60402d2c:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402d30:	a00d                	j	ff60402d52 <dw_pcie_setup+0xf4>
	case 8:
		val |= PORT_LINK_MODE_8_LANES;
  ff60402d32:	fec42703          	lw	a4,-20(s0)
  ff60402d36:	000f07b7          	lui	a5,0xf0
  ff60402d3a:	8fd9                	or	a5,a5,a4
  ff60402d3c:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402d40:	a809                	j	ff60402d52 <dw_pcie_setup+0xf4>
	case 16:
		val |= PORT_LINK_MODE_16_LANES;
  ff60402d42:	fec42703          	lw	a4,-20(s0)
  ff60402d46:	001f07b7          	lui	a5,0x1f0
  ff60402d4a:	8fd9                	or	a5,a5,a4
  ff60402d4c:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402d50:	0001                	nop
        // TODO: 
		//dev_err(pci->dev, "num-lanes %u: invalid value\n", lanes);
		//return;
	}

    val |= BIT(7); // set fast link mode
  ff60402d52:	fec42783          	lw	a5,-20(s0)
  ff60402d56:	0807e793          	ori	a5,a5,128
  ff60402d5a:	fef42623          	sw	a5,-20(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_PORT_LINK_CONTROL, val, 0x4);
  ff60402d5e:	fec42783          	lw	a5,-20(s0)
  ff60402d62:	4711                	li	a4,4
  ff60402d64:	86be                	mv	a3,a5
  ff60402d66:	71000613          	li	a2,1808
  ff60402d6a:	4581                	li	a1,0
  ff60402d6c:	fd843503          	ld	a0,-40(s0)
  ff60402d70:	b21ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	/* Set link width speed control register */
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_LINK_WIDTH_SPEED_CONTROL, 0x4);
  ff60402d74:	4691                	li	a3,4
  ff60402d76:	6785                	lui	a5,0x1
  ff60402d78:	80c78613          	addi	a2,a5,-2036 # 80c <BASE_ADDRESS-0xff603ff7f4>
  ff60402d7c:	4581                	li	a1,0
  ff60402d7e:	fd843503          	ld	a0,-40(s0)
  ff60402d82:	813ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402d86:	87aa                	mv	a5,a0
  ff60402d88:	fef42623          	sw	a5,-20(s0)
	val &= ~PORT_LOGIC_LINK_WIDTH_MASK;
  ff60402d8c:	fec42703          	lw	a4,-20(s0)
  ff60402d90:	77f9                	lui	a5,0xffffe
  ff60402d92:	0ff78793          	addi	a5,a5,255 # ffffffffffffe0ff <ebss+0xffffff009fbf8cc7>
  ff60402d96:	8ff9                	and	a5,a5,a4
  ff60402d98:	fef42623          	sw	a5,-20(s0)
	switch (lanes) {
  ff60402d9c:	fe842783          	lw	a5,-24(s0)
  ff60402da0:	0007871b          	sext.w	a4,a5
  ff60402da4:	47c1                	li	a5,16
  ff60402da6:	04f70863          	beq	a4,a5,ff60402df6 <dw_pcie_setup+0x198>
  ff60402daa:	fe842783          	lw	a5,-24(s0)
  ff60402dae:	0007871b          	sext.w	a4,a5
  ff60402db2:	47c1                	li	a5,16
  ff60402db4:	04e7e863          	bltu	a5,a4,ff60402e04 <dw_pcie_setup+0x1a6>
  ff60402db8:	fe842783          	lw	a5,-24(s0)
  ff60402dbc:	0007871b          	sext.w	a4,a5
  ff60402dc0:	4791                	li	a5,4
  ff60402dc2:	00f70a63          	beq	a4,a5,ff60402dd6 <dw_pcie_setup+0x178>
  ff60402dc6:	fe842783          	lw	a5,-24(s0)
  ff60402dca:	0007871b          	sext.w	a4,a5
  ff60402dce:	47a1                	li	a5,8
  ff60402dd0:	00f70a63          	beq	a4,a5,ff60402de4 <dw_pcie_setup+0x186>
  ff60402dd4:	a805                	j	ff60402e04 <dw_pcie_setup+0x1a6>
	case 4:
		val |= PORT_LOGIC_LINK_WIDTH_4_LANES;
  ff60402dd6:	fec42783          	lw	a5,-20(s0)
  ff60402dda:	4007e793          	ori	a5,a5,1024
  ff60402dde:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402de2:	a00d                	j	ff60402e04 <dw_pcie_setup+0x1a6>
	case 8:
		val |= PORT_LOGIC_LINK_WIDTH_8_LANES;
  ff60402de4:	fec42703          	lw	a4,-20(s0)
  ff60402de8:	6785                	lui	a5,0x1
  ff60402dea:	80078793          	addi	a5,a5,-2048 # 800 <BASE_ADDRESS-0xff603ff800>
  ff60402dee:	8fd9                	or	a5,a5,a4
  ff60402df0:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402df4:	a801                	j	ff60402e04 <dw_pcie_setup+0x1a6>
	case 16:
		val |= PORT_LOGIC_LINK_WIDTH_16_LANES;
  ff60402df6:	fec42703          	lw	a4,-20(s0)
  ff60402dfa:	6785                	lui	a5,0x1
  ff60402dfc:	8fd9                	or	a5,a5,a4
  ff60402dfe:	fef42623          	sw	a5,-20(s0)
		break;
  ff60402e02:	0001                	nop
	}
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_LINK_WIDTH_SPEED_CONTROL, val, 0x4);
  ff60402e04:	fec42783          	lw	a5,-20(s0)
  ff60402e08:	4711                	li	a4,4
  ff60402e0a:	86be                	mv	a3,a5
  ff60402e0c:	6785                	lui	a5,0x1
  ff60402e0e:	80c78613          	addi	a2,a5,-2036 # 80c <BASE_ADDRESS-0xff603ff7f4>
  ff60402e12:	4581                	li	a1,0
  ff60402e14:	fd843503          	ld	a0,-40(s0)
  ff60402e18:	a79ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_PORT_FORCE_OFF, 0x4);
  ff60402e1c:	4691                	li	a3,4
  ff60402e1e:	70800613          	li	a2,1800
  ff60402e22:	4581                	li	a1,0
  ff60402e24:	fd843503          	ld	a0,-40(s0)
  ff60402e28:	f6cff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402e2c:	87aa                	mv	a5,a0
  ff60402e2e:	fef42623          	sw	a5,-20(s0)
    val &= ~PORT_LINK_NUM_MASK;
  ff60402e32:	fec42783          	lw	a5,-20(s0)
  ff60402e36:	f007f793          	andi	a5,a5,-256
  ff60402e3a:	fef42623          	sw	a5,-20(s0)
    val |= PORT_LINK_NUM(order);
  ff60402e3e:	fe744783          	lbu	a5,-25(s0)
  ff60402e42:	0007871b          	sext.w	a4,a5
  ff60402e46:	fec42783          	lw	a5,-20(s0)
  ff60402e4a:	8fd9                	or	a5,a5,a4
  ff60402e4c:	fef42623          	sw	a5,-20(s0)
    dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_PORT_FORCE_OFF, val, 0x4);
  ff60402e50:	fec42783          	lw	a5,-20(s0)
  ff60402e54:	4711                	li	a4,4
  ff60402e56:	86be                	mv	a3,a5
  ff60402e58:	70800613          	li	a2,1800
  ff60402e5c:	4581                	li	a1,0
  ff60402e5e:	fd843503          	ld	a0,-40(s0)
  ff60402e62:	a2fff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

    val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, 0x4);
  ff60402e66:	4691                	li	a3,4
  ff60402e68:	6785                	lui	a5,0x1
  ff60402e6a:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402e6e:	4581                	li	a1,0
  ff60402e70:	fd843503          	ld	a0,-40(s0)
  ff60402e74:	f20ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402e78:	87aa                	mv	a5,a0
  ff60402e7a:	fef42623          	sw	a5,-20(s0)
    val |= 0x200;
  ff60402e7e:	fec42783          	lw	a5,-20(s0)
  ff60402e82:	2007e793          	ori	a5,a5,512
  ff60402e86:	fef42623          	sw	a5,-20(s0)
    val &= ~RATE_SHADOW_SEL_MASK;
  ff60402e8a:	fec42703          	lw	a4,-20(s0)
  ff60402e8e:	fd0007b7          	lui	a5,0xfd000
  ff60402e92:	17fd                	addi	a5,a5,-1
  ff60402e94:	8ff9                	and	a5,a5,a4
  ff60402e96:	fef42623          	sw	a5,-20(s0)
    val |= RATE_SHADOW_SEL(0x0);
    dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, val, 0x4);
  ff60402e9a:	fec42783          	lw	a5,-20(s0)
  ff60402e9e:	4711                	li	a4,4
  ff60402ea0:	86be                	mv	a3,a5
  ff60402ea2:	6785                	lui	a5,0x1
  ff60402ea4:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402ea8:	4581                	li	a1,0
  ff60402eaa:	fd843503          	ld	a0,-40(s0)
  ff60402eae:	9e3ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

    val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, 0x4);
  ff60402eb2:	4691                	li	a3,4
  ff60402eb4:	6785                	lui	a5,0x1
  ff60402eb6:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402eba:	4581                	li	a1,0
  ff60402ebc:	fd843503          	ld	a0,-40(s0)
  ff60402ec0:	ed4ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402ec4:	87aa                	mv	a5,a0
  ff60402ec6:	fef42623          	sw	a5,-20(s0)
    val &= ~RATE_SHADOW_SEL_MASK;
  ff60402eca:	fec42703          	lw	a4,-20(s0)
  ff60402ece:	fd0007b7          	lui	a5,0xfd000
  ff60402ed2:	17fd                	addi	a5,a5,-1
  ff60402ed4:	8ff9                	and	a5,a5,a4
  ff60402ed6:	fef42623          	sw	a5,-20(s0)
    val |= RATE_SHADOW_SEL(0x1);
  ff60402eda:	fec42703          	lw	a4,-20(s0)
  ff60402ede:	010007b7          	lui	a5,0x1000
  ff60402ee2:	8fd9                	or	a5,a5,a4
  ff60402ee4:	fef42623          	sw	a5,-20(s0)
    dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, val, 0x4);
  ff60402ee8:	fec42783          	lw	a5,-20(s0)
  ff60402eec:	4711                	li	a4,4
  ff60402eee:	86be                	mv	a3,a5
  ff60402ef0:	6785                	lui	a5,0x1
  ff60402ef2:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402ef6:	4581                	li	a1,0
  ff60402ef8:	fd843503          	ld	a0,-40(s0)
  ff60402efc:	995ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

    val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, 0x4);
  ff60402f00:	4691                	li	a3,4
  ff60402f02:	6785                	lui	a5,0x1
  ff60402f04:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402f08:	4581                	li	a1,0
  ff60402f0a:	fd843503          	ld	a0,-40(s0)
  ff60402f0e:	e86ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402f12:	87aa                	mv	a5,a0
  ff60402f14:	fef42623          	sw	a5,-20(s0)
    val |= 0x200;
  ff60402f18:	fec42783          	lw	a5,-20(s0)
  ff60402f1c:	2007e793          	ori	a5,a5,512
  ff60402f20:	fef42623          	sw	a5,-20(s0)
    val &= ~RATE_SHADOW_SEL_MASK;
  ff60402f24:	fec42703          	lw	a4,-20(s0)
  ff60402f28:	fd0007b7          	lui	a5,0xfd000
  ff60402f2c:	17fd                	addi	a5,a5,-1
  ff60402f2e:	8ff9                	and	a5,a5,a4
  ff60402f30:	fef42623          	sw	a5,-20(s0)
    val |= RATE_SHADOW_SEL(0x1);
  ff60402f34:	fec42703          	lw	a4,-20(s0)
  ff60402f38:	010007b7          	lui	a5,0x1000
  ff60402f3c:	8fd9                	or	a5,a5,a4
  ff60402f3e:	fef42623          	sw	a5,-20(s0)
    dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCIE_GEN3_RELATED_OFF, val, 0x4);
  ff60402f42:	fec42783          	lw	a5,-20(s0)
  ff60402f46:	4711                	li	a4,4
  ff60402f48:	86be                	mv	a3,a5
  ff60402f4a:	6785                	lui	a5,0x1
  ff60402f4c:	89078613          	addi	a2,a5,-1904 # 890 <BASE_ADDRESS-0xff603ff770>
  ff60402f50:	4581                	li	a1,0
  ff60402f52:	fd843503          	ld	a0,-40(s0)
  ff60402f56:	93bff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
		val |= PCIE_PL_CHK_REG_CHK_REG_CONTINUOUS |
		       PCIE_PL_CHK_REG_CHK_REG_START;
		dw_pcie_writel_dbi(pci, PCIE_PL_CHK_REG_CONTROL_STATUS, val);
	}
*/
}
  ff60402f5a:	0001                	nop
  ff60402f5c:	70a2                	ld	ra,40(sp)
  ff60402f5e:	7402                	ld	s0,32(sp)
  ff60402f60:	6145                	addi	sp,sp,48
  ff60402f62:	8082                	ret

000000ff60402f64 <dw_pcie_setup_rc>:


void dw_pcie_setup_rc(struct pcie_port *pp)
{
  ff60402f64:	7139                	addi	sp,sp,-64
  ff60402f66:	fc06                	sd	ra,56(sp)
  ff60402f68:	f822                	sd	s0,48(sp)
  ff60402f6a:	0080                	addi	s0,sp,64
  ff60402f6c:	fca43423          	sd	a0,-56(s0)
	uint32_t val;
	struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
  ff60402f70:	fc843783          	ld	a5,-56(s0)
  ff60402f74:	fef43423          	sd	a5,-24(s0)
  ff60402f78:	fe843783          	ld	a5,-24(s0)
  ff60402f7c:	fa878793          	addi	a5,a5,-88
  ff60402f80:	fef43023          	sd	a5,-32(s0)

    dw_pcie_dbi_ro_wr_en(pci);
  ff60402f84:	fe043503          	ld	a0,-32(s0)
  ff60402f88:	accff0ef          	jal	ra,ff60402254 <dw_pcie_dbi_ro_wr_en>

    dw_pcie_setup(pci);
  ff60402f8c:	fe043503          	ld	a0,-32(s0)
  ff60402f90:	ccfff0ef          	jal	ra,ff60402c5e <dw_pcie_setup>

	/* Setup RC BARs */
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCI_BASE_ADDRESS_0, 0x00000004, 0x4);
  ff60402f94:	4711                	li	a4,4
  ff60402f96:	4691                	li	a3,4
  ff60402f98:	4641                	li	a2,16
  ff60402f9a:	4581                	li	a1,0
  ff60402f9c:	fe043503          	ld	a0,-32(s0)
  ff60402fa0:	8f1ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCI_BASE_ADDRESS_1, 0x00000000, 0x4);
  ff60402fa4:	4711                	li	a4,4
  ff60402fa6:	4681                	li	a3,0
  ff60402fa8:	4651                	li	a2,20
  ff60402faa:	4581                	li	a1,0
  ff60402fac:	fe043503          	ld	a0,-32(s0)
  ff60402fb0:	8e1ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	/* Setup interrupt pins */
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCI_INTERRUPT_LINE, 0x4);
  ff60402fb4:	4691                	li	a3,4
  ff60402fb6:	03c00613          	li	a2,60
  ff60402fba:	4581                	li	a1,0
  ff60402fbc:	fe043503          	ld	a0,-32(s0)
  ff60402fc0:	dd4ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60402fc4:	87aa                	mv	a5,a0
  ff60402fc6:	2781                	sext.w	a5,a5
  ff60402fc8:	fcf42e23          	sw	a5,-36(s0)
	val &= 0xffff00ff;
  ff60402fcc:	fdc42783          	lw	a5,-36(s0)
  ff60402fd0:	873e                	mv	a4,a5
  ff60402fd2:	77c1                	lui	a5,0xffff0
  ff60402fd4:	0ff78793          	addi	a5,a5,255 # ffffffffffff00ff <ebss+0xffffff009fbeacc7>
  ff60402fd8:	8ff9                	and	a5,a5,a4
  ff60402fda:	2781                	sext.w	a5,a5
  ff60402fdc:	fcf42e23          	sw	a5,-36(s0)
	val |= 0x00000100;
  ff60402fe0:	fdc42783          	lw	a5,-36(s0)
  ff60402fe4:	1007e793          	ori	a5,a5,256
  ff60402fe8:	2781                	sext.w	a5,a5
  ff60402fea:	fcf42e23          	sw	a5,-36(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCI_INTERRUPT_LINE, val, 0x4);
  ff60402fee:	fdc42783          	lw	a5,-36(s0)
  ff60402ff2:	4711                	li	a4,4
  ff60402ff4:	86be                	mv	a3,a5
  ff60402ff6:	03c00613          	li	a2,60
  ff60402ffa:	4581                	li	a1,0
  ff60402ffc:	fe043503          	ld	a0,-32(s0)
  ff60403000:	891ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	/* Setup bus numbers */
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCI_PRIMARY_BUS, 0x4);
  ff60403004:	4691                	li	a3,4
  ff60403006:	4661                	li	a2,24
  ff60403008:	4581                	li	a1,0
  ff6040300a:	fe043503          	ld	a0,-32(s0)
  ff6040300e:	d86ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60403012:	87aa                	mv	a5,a0
  ff60403014:	2781                	sext.w	a5,a5
  ff60403016:	fcf42e23          	sw	a5,-36(s0)
	val &= 0xff000000;
  ff6040301a:	fdc42783          	lw	a5,-36(s0)
  ff6040301e:	873e                	mv	a4,a5
  ff60403020:	ff0007b7          	lui	a5,0xff000
  ff60403024:	8ff9                	and	a5,a5,a4
  ff60403026:	2781                	sext.w	a5,a5
  ff60403028:	fcf42e23          	sw	a5,-36(s0)
	val |= 0x00ff0100;
  ff6040302c:	fdc42783          	lw	a5,-36(s0)
  ff60403030:	873e                	mv	a4,a5
  ff60403032:	00ff07b7          	lui	a5,0xff0
  ff60403036:	10078793          	addi	a5,a5,256 # ff0100 <BASE_ADDRESS-0xff5f40ff00>
  ff6040303a:	8fd9                	or	a5,a5,a4
  ff6040303c:	2781                	sext.w	a5,a5
  ff6040303e:	fcf42e23          	sw	a5,-36(s0)
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCI_PRIMARY_BUS, val, 0x4);
  ff60403042:	fdc42783          	lw	a5,-36(s0)
  ff60403046:	4711                	li	a4,4
  ff60403048:	86be                	mv	a3,a5
  ff6040304a:	4661                	li	a2,24
  ff6040304c:	4581                	li	a1,0
  ff6040304e:	fe043503          	ld	a0,-32(s0)
  ff60403052:	83fff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>

	/* Setup command register */
	val = dw_pcie_read_dbi(pci, DW_PCIE_CDM, PCI_COMMAND, 0x4);
  ff60403056:	4691                	li	a3,4
  ff60403058:	4611                	li	a2,4
  ff6040305a:	4581                	li	a1,0
  ff6040305c:	fe043503          	ld	a0,-32(s0)
  ff60403060:	d34ff0ef          	jal	ra,ff60402594 <dw_pcie_read_dbi>
  ff60403064:	87aa                	mv	a5,a0
  ff60403066:	2781                	sext.w	a5,a5
  ff60403068:	fcf42e23          	sw	a5,-36(s0)
	val &= 0xffff0000;
  ff6040306c:	fdc42783          	lw	a5,-36(s0)
  ff60403070:	873e                	mv	a4,a5
  ff60403072:	77c1                	lui	a5,0xffff0
  ff60403074:	8ff9                	and	a5,a5,a4
  ff60403076:	2781                	sext.w	a5,a5
  ff60403078:	fcf42e23          	sw	a5,-36(s0)
	val |= PCI_COMMAND_IO | PCI_COMMAND_MEMORY |
  ff6040307c:	fdc42783          	lw	a5,-36(s0)
  ff60403080:	1077e793          	ori	a5,a5,263
  ff60403084:	2781                	sext.w	a5,a5
  ff60403086:	fcf42e23          	sw	a5,-36(s0)
		PCI_COMMAND_MASTER | PCI_COMMAND_SERR;
	dw_pcie_write_dbi(pci, DW_PCIE_CDM, PCI_COMMAND, val, 0x4);
  ff6040308a:	fdc42783          	lw	a5,-36(s0)
  ff6040308e:	4711                	li	a4,4
  ff60403090:	86be                	mv	a3,a5
  ff60403092:	4611                	li	a2,4
  ff60403094:	4581                	li	a1,0
  ff60403096:	fe043503          	ld	a0,-32(s0)
  ff6040309a:	ff6ff0ef          	jal	ra,ff60402890 <dw_pcie_write_dbi>
						  pp->io_bus_addr, pp->io_size);
	}
*/

    //dw_pcie_prog_outbound_atu(pci, 0, PCIE_ATU_TYPE_IO, 0xd000000080001000, 0x1a00000000120000, 0x80ff0000);
    dw_pcie_prog_outbound_atu(pci, 0, PCIE_ATU_TYPE_CFG1, pp->cfg_bar1, 0x1000000000000000, 0x80000);
  ff6040309e:	fc843783          	ld	a5,-56(s0)
  ff604030a2:	6b94                	ld	a3,16(a5)
  ff604030a4:	000807b7          	lui	a5,0x80
  ff604030a8:	4705                	li	a4,1
  ff604030aa:	1772                	slli	a4,a4,0x3c
  ff604030ac:	4615                	li	a2,5
  ff604030ae:	4581                	li	a1,0
  ff604030b0:	fe043503          	ld	a0,-32(s0)
  ff604030b4:	9edff0ef          	jal	ra,ff60402aa0 <dw_pcie_prog_outbound_atu>
    dw_pcie_prog_outbound_atu(pci, 1, PCIE_ATU_TYPE_CFG0, pp->cfg_bar0, 0x1100000000000000, 0x80000);
  ff604030b8:	fc843783          	ld	a5,-56(s0)
  ff604030bc:	6794                	ld	a3,8(a5)
  ff604030be:	000807b7          	lui	a5,0x80
  ff604030c2:	4745                	li	a4,17
  ff604030c4:	1762                	slli	a4,a4,0x38
  ff604030c6:	4611                	li	a2,4
  ff604030c8:	4585                	li	a1,1
  ff604030ca:	fe043503          	ld	a0,-32(s0)
  ff604030ce:	9d3ff0ef          	jal	ra,ff60402aa0 <dw_pcie_prog_outbound_atu>
    dw_pcie_prog_outbound_atu(pci, 2, PCIE_ATU_TYPE_MEM, pp->mem_base, 0x2000000000000000, pp->mem_size);
  ff604030d2:	fc843783          	ld	a5,-56(s0)
  ff604030d6:	7b94                	ld	a3,48(a5)
  ff604030d8:	fc843783          	ld	a5,-56(s0)
  ff604030dc:	7f9c                	ld	a5,56(a5)
  ff604030de:	4705                	li	a4,1
  ff604030e0:	1776                	slli	a4,a4,0x3d
  ff604030e2:	4601                	li	a2,0
  ff604030e4:	4589                	li	a1,2
  ff604030e6:	fe043503          	ld	a0,-32(s0)
  ff604030ea:	9b7ff0ef          	jal	ra,ff60402aa0 <dw_pcie_prog_outbound_atu>
	dw_pcie_wr_own_conf(pp, PCI_BASE_ADDRESS_0, 4, 0);
  ff604030ee:	4681                	li	a3,0
  ff604030f0:	4611                	li	a2,4
  ff604030f2:	45c1                	li	a1,16
  ff604030f4:	fc843503          	ld	a0,-56(s0)
  ff604030f8:	b11ff0ef          	jal	ra,ff60402c08 <dw_pcie_wr_own_conf>

	/* Program correct class for RC */
	dw_pcie_wr_own_conf(pp, PCI_CLASS_DEVICE, 2, PCI_CLASS_BRIDGE_PCI);
  ff604030fc:	60400693          	li	a3,1540
  ff60403100:	4609                	li	a2,2
  ff60403102:	45a9                	li	a1,10
  ff60403104:	fc843503          	ld	a0,-56(s0)
  ff60403108:	b01ff0ef          	jal	ra,ff60402c08 <dw_pcie_wr_own_conf>

	dw_pcie_rd_own_conf(pp, PCIE_LINK_WIDTH_SPEED_CONTROL, 4, &val);
  ff6040310c:	fdc40793          	addi	a5,s0,-36
  ff60403110:	86be                	mv	a3,a5
  ff60403112:	4611                	li	a2,4
  ff60403114:	6785                	lui	a5,0x1
  ff60403116:	80c78593          	addi	a1,a5,-2036 # 80c <BASE_ADDRESS-0xff603ff7f4>
  ff6040311a:	fc843503          	ld	a0,-56(s0)
  ff6040311e:	a8dff0ef          	jal	ra,ff60402baa <dw_pcie_rd_own_conf>
	val |= PORT_LOGIC_SPEED_CHANGE;
  ff60403122:	fdc42783          	lw	a5,-36(s0)
  ff60403126:	873e                	mv	a4,a5
  ff60403128:	000207b7          	lui	a5,0x20
  ff6040312c:	8fd9                	or	a5,a5,a4
  ff6040312e:	2781                	sext.w	a5,a5
  ff60403130:	fcf42e23          	sw	a5,-36(s0)
	dw_pcie_wr_own_conf(pp, PCIE_LINK_WIDTH_SPEED_CONTROL, 4, val);
  ff60403134:	fdc42783          	lw	a5,-36(s0)
  ff60403138:	86be                	mv	a3,a5
  ff6040313a:	4611                	li	a2,4
  ff6040313c:	6785                	lui	a5,0x1
  ff6040313e:	80c78593          	addi	a1,a5,-2036 # 80c <BASE_ADDRESS-0xff603ff7f4>
  ff60403142:	fc843503          	ld	a0,-56(s0)
  ff60403146:	ac3ff0ef          	jal	ra,ff60402c08 <dw_pcie_wr_own_conf>

	dw_pcie_dbi_ro_wr_dis(pci);
  ff6040314a:	fe043503          	ld	a0,-32(s0)
  ff6040314e:	960ff0ef          	jal	ra,ff604022ae <dw_pcie_dbi_ro_wr_dis>
}
  ff60403152:	0001                	nop
  ff60403154:	70e2                	ld	ra,56(sp)
  ff60403156:	7442                	ld	s0,48(sp)
  ff60403158:	6121                	addi	sp,sp,64
  ff6040315a:	8082                	ret

000000ff6040315c <pre_platform_init>:


int pre_platform_init(void)
{
  ff6040315c:	1141                	addi	sp,sp,-16
  ff6040315e:	e422                	sd	s0,8(sp)
  ff60403160:	0800                	addi	s0,sp,16
    // configure clock and resets
    
    // phy_power_on
    return 0;
  ff60403162:	4781                	li	a5,0
}
  ff60403164:	853e                	mv	a0,a5
  ff60403166:	6422                	ld	s0,8(sp)
  ff60403168:	0141                	addi	sp,sp,16
  ff6040316a:	8082                	ret

000000ff6040316c <dw_pcie_host_init>:


int dw_pcie_host_init(struct pcie_port *pp)
{
  ff6040316c:	1101                	addi	sp,sp,-32
  ff6040316e:	ec06                	sd	ra,24(sp)
  ff60403170:	e822                	sd	s0,16(sp)
  ff60403172:	1000                	addi	s0,sp,32
  ff60403174:	fea43423          	sd	a0,-24(s0)
	//struct dw_pcie *pci = to_dw_pcie_from_pp(pp);

    pre_platform_init();// pcie_init_2_3_3
  ff60403178:	fe5ff0ef          	jal	ra,ff6040315c <pre_platform_init>

    dw_pcie_setup_rc(pp);
  ff6040317c:	fe843503          	ld	a0,-24(s0)
  ff60403180:	de5ff0ef          	jal	ra,ff60402f64 <dw_pcie_setup_rc>

    //post_platform_init(pci); // pcie_establish_link

    return 0;
  ff60403184:	4781                	li	a5,0
}
  ff60403186:	853e                	mv	a0,a5
  ff60403188:	60e2                	ld	ra,24(sp)
  ff6040318a:	6442                	ld	s0,16(sp)
  ff6040318c:	6105                	addi	sp,sp,32
  ff6040318e:	8082                	ret

000000ff60403190 <pcie_init>:


int pcie_init(struct dw_pcie *pci)
{
  ff60403190:	1101                	addi	sp,sp,-32
  ff60403192:	ec06                	sd	ra,24(sp)
  ff60403194:	e822                	sd	s0,16(sp)
  ff60403196:	1000                	addi	s0,sp,32
  ff60403198:	fea43423          	sd	a0,-24(s0)
    //phy_init();
    
    dw_pcie_host_init(&pci->pp);
  ff6040319c:	fe843783          	ld	a5,-24(s0)
  ff604031a0:	05878793          	addi	a5,a5,88
  ff604031a4:	853e                	mv	a0,a5
  ff604031a6:	fc7ff0ef          	jal	ra,ff6040316c <dw_pcie_host_init>

    //bus_enumerate();

    return 0;
  ff604031aa:	4781                	li	a5,0
}
  ff604031ac:	853e                	mv	a0,a5
  ff604031ae:	60e2                	ld	ra,24(sp)
  ff604031b0:	6442                	ld	s0,16(sp)
  ff604031b2:	6105                	addi	sp,sp,32
  ff604031b4:	8082                	ret

000000ff604031b6 <main>:
#include "pcie_designware.h"

int main (int argc, char *argv[])
{
  ff604031b6:	1101                	addi	sp,sp,-32
  ff604031b8:	ec06                	sd	ra,24(sp)
  ff604031ba:	e822                	sd	s0,16(sp)
  ff604031bc:	1000                	addi	s0,sp,32
  ff604031be:	87aa                	mv	a5,a0
  ff604031c0:	feb43023          	sd	a1,-32(s0)
  ff604031c4:	fef42623          	sw	a5,-20(s0)
    //struct dw_pcie pci;

    //pcie_init(&pci);
	pci_platform_init();
  ff604031c8:	742000ef          	jal	ra,ff6040390a <pci_platform_init>

    return 0;
  ff604031cc:	4781                	li	a5,0
}
  ff604031ce:	853e                	mv	a0,a5
  ff604031d0:	60e2                	ld	ra,24(sp)
  ff604031d2:	6442                	ld	s0,16(sp)
  ff604031d4:	6105                	addi	sp,sp,32
  ff604031d6:	8082                	ret

000000ff604031d8 <__raw_writel>:
{
  ff604031d8:	1101                	addi	sp,sp,-32
  ff604031da:	ec22                	sd	s0,24(sp)
  ff604031dc:	1000                	addi	s0,sp,32
  ff604031de:	87aa                	mv	a5,a0
  ff604031e0:	feb43023          	sd	a1,-32(s0)
  ff604031e4:	fef42623          	sw	a5,-20(s0)
        asm volatile("sw %0, 0(%1)" : : "r" (v), "r" (a));
  ff604031e8:	fec42783          	lw	a5,-20(s0)
  ff604031ec:	fe043703          	ld	a4,-32(s0)
  ff604031f0:	c31c                	sw	a5,0(a4)
}
  ff604031f2:	0001                	nop
  ff604031f4:	6462                	ld	s0,24(sp)
  ff604031f6:	6105                	addi	sp,sp,32
  ff604031f8:	8082                	ret

000000ff604031fa <__raw_writeq>:
{
  ff604031fa:	1101                	addi	sp,sp,-32
  ff604031fc:	ec22                	sd	s0,24(sp)
  ff604031fe:	1000                	addi	s0,sp,32
  ff60403200:	87aa                	mv	a5,a0
  ff60403202:	feb43023          	sd	a1,-32(s0)
  ff60403206:	fef42623          	sw	a5,-20(s0)
        asm volatile("sd %0, 0(%1)" : : "r" (v), "r" (a));
  ff6040320a:	fec42783          	lw	a5,-20(s0)
  ff6040320e:	fe043703          	ld	a4,-32(s0)
  ff60403212:	e31c                	sd	a5,0(a4)
}
  ff60403214:	0001                	nop
  ff60403216:	6462                	ld	s0,24(sp)
  ff60403218:	6105                	addi	sp,sp,32
  ff6040321a:	8082                	ret

000000ff6040321c <__raw_readl>:
{
  ff6040321c:	7179                	addi	sp,sp,-48
  ff6040321e:	f422                	sd	s0,40(sp)
  ff60403220:	1800                	addi	s0,sp,48
  ff60403222:	fca43c23          	sd	a0,-40(s0)
        asm volatile("lw %0, 0(%1)" : "=r" (v) : "r" (a));
  ff60403226:	fd843783          	ld	a5,-40(s0)
  ff6040322a:	439c                	lw	a5,0(a5)
  ff6040322c:	fef42623          	sw	a5,-20(s0)
            return v;
  ff60403230:	fec42783          	lw	a5,-20(s0)
}
  ff60403234:	853e                	mv	a0,a5
  ff60403236:	7422                	ld	s0,40(sp)
  ff60403238:	6145                	addi	sp,sp,48
  ff6040323a:	8082                	ret

000000ff6040323c <__raw_readq>:
static inline uint32_t __raw_readq(const uint64_t a)
{
  ff6040323c:	7179                	addi	sp,sp,-48
  ff6040323e:	f422                	sd	s0,40(sp)
  ff60403240:	1800                	addi	s0,sp,48
  ff60403242:	fca43c23          	sd	a0,-40(s0)
        uint32_t v;

        asm volatile("ld %0, 0(%1)" : "=r" (v) : "r" (a));
  ff60403246:	fd843783          	ld	a5,-40(s0)
  ff6040324a:	639c                	ld	a5,0(a5)
  ff6040324c:	fef42623          	sw	a5,-20(s0)
            return v;
  ff60403250:	fec42783          	lw	a5,-20(s0)
}
  ff60403254:	853e                	mv	a0,a5
  ff60403256:	7422                	ld	s0,40(sp)
  ff60403258:	6145                	addi	sp,sp,48
  ff6040325a:	8082                	ret

000000ff6040325c <read_apb>:
        .pp.mem_size = PCIE_CORE_MEM_SIZE,
    },
};

uint32_t read_apb(uint64_t addr, uint8_t port)
{
  ff6040325c:	7179                	addi	sp,sp,-48
  ff6040325e:	f406                	sd	ra,40(sp)
  ff60403260:	f022                	sd	s0,32(sp)
  ff60403262:	1800                	addi	s0,sp,48
  ff60403264:	fca43c23          	sd	a0,-40(s0)
  ff60403268:	87ae                	mv	a5,a1
  ff6040326a:	fcf40ba3          	sb	a5,-41(s0)
    uint32_t data;
#ifdef IPBENCH
    apb_read_c(addr, &data, port);
#else
    data = readl(addr);
  ff6040326e:	fd843503          	ld	a0,-40(s0)
  ff60403272:	fabff0ef          	jal	ra,ff6040321c <__raw_readl>
  ff60403276:	87aa                	mv	a5,a0
  ff60403278:	fef42623          	sw	a5,-20(s0)
#endif
    printf("ReadAPB: addr: 0x%08x; data: 0x%08x, port: %d\n", addr, data, port);
  ff6040327c:	fd744783          	lbu	a5,-41(s0)
  ff60403280:	0007871b          	sext.w	a4,a5
  ff60403284:	fec42783          	lw	a5,-20(s0)
  ff60403288:	86ba                	mv	a3,a4
  ff6040328a:	863e                	mv	a2,a5
  ff6040328c:	fd843583          	ld	a1,-40(s0)
  ff60403290:	00001517          	auipc	a0,0x1
  ff60403294:	e0850513          	addi	a0,a0,-504 # ff60404098 <etext+0x98>
  ff60403298:	e7dfe0ef          	jal	ra,ff60402114 <printf>
    return data;
  ff6040329c:	fec42783          	lw	a5,-20(s0)
}
  ff604032a0:	853e                	mv	a0,a5
  ff604032a2:	70a2                	ld	ra,40(sp)
  ff604032a4:	7402                	ld	s0,32(sp)
  ff604032a6:	6145                	addi	sp,sp,48
  ff604032a8:	8082                	ret

000000ff604032aa <write_apb>:

void write_apb(uint64_t addr, uint32_t data, uint8_t port)
{
  ff604032aa:	1101                	addi	sp,sp,-32
  ff604032ac:	ec06                	sd	ra,24(sp)
  ff604032ae:	e822                	sd	s0,16(sp)
  ff604032b0:	1000                	addi	s0,sp,32
  ff604032b2:	fea43423          	sd	a0,-24(s0)
  ff604032b6:	87ae                	mv	a5,a1
  ff604032b8:	8732                	mv	a4,a2
  ff604032ba:	fef42223          	sw	a5,-28(s0)
  ff604032be:	87ba                	mv	a5,a4
  ff604032c0:	fef401a3          	sb	a5,-29(s0)
    printf("WriteAPB: addr: 0x%llx; data: 0x%x port: %d\n", addr, data, port);
  ff604032c4:	fe344783          	lbu	a5,-29(s0)
  ff604032c8:	0007871b          	sext.w	a4,a5
  ff604032cc:	fe442783          	lw	a5,-28(s0)
  ff604032d0:	86ba                	mv	a3,a4
  ff604032d2:	863e                	mv	a2,a5
  ff604032d4:	fe843583          	ld	a1,-24(s0)
  ff604032d8:	00001517          	auipc	a0,0x1
  ff604032dc:	df050513          	addi	a0,a0,-528 # ff604040c8 <etext+0xc8>
  ff604032e0:	e35fe0ef          	jal	ra,ff60402114 <printf>
#ifdef IPBENCH
    apb_write_c(addr, data, port);
#else
    writel(addr, data);
  ff604032e4:	fe442783          	lw	a5,-28(s0)
  ff604032e8:	fe843583          	ld	a1,-24(s0)
  ff604032ec:	853e                	mv	a0,a5
  ff604032ee:	eebff0ef          	jal	ra,ff604031d8 <__raw_writel>
#endif
}
  ff604032f2:	0001                	nop
  ff604032f4:	60e2                	ld	ra,24(sp)
  ff604032f6:	6442                	ld	s0,16(sp)
  ff604032f8:	6105                	addi	sp,sp,32
  ff604032fa:	8082                	ret

000000ff604032fc <duowen_get_link_mode>:
    } while(current < next);
}
#endif

static uint8_t duowen_get_link_mode(struct duowen_pcie_subsystem *pcie_subsystem)
{
  ff604032fc:	1101                	addi	sp,sp,-32
  ff604032fe:	ec22                	sd	s0,24(sp)
  ff60403300:	1000                	addi	s0,sp,32
  ff60403302:	fea43423          	sd	a0,-24(s0)
    return DEFAULT_LINK_MODE;
  ff60403306:	478d                	li	a5,3
}
  ff60403308:	853e                	mv	a0,a5
  ff6040330a:	6462                	ld	s0,24(sp)
  ff6040330c:	6105                	addi	sp,sp,32
  ff6040330e:	8082                	ret

000000ff60403310 <reset_init>:

void reset_init(struct duowen_pcie_subsystem *pcie_subsystem)
{
  ff60403310:	7139                	addi	sp,sp,-64
  ff60403312:	fc06                	sd	ra,56(sp)
  ff60403314:	f822                	sd	s0,48(sp)
  ff60403316:	0080                	addi	s0,sp,64
  ff60403318:	fca43423          	sd	a0,-56(s0)
    uint64_t base = pcie_subsystem->cfg_apb[SUBSYS];
  ff6040331c:	fc843783          	ld	a5,-56(s0)
  ff60403320:	739c                	ld	a5,32(a5)
  ff60403322:	fef43023          	sd	a5,-32(s0)
    uint8_t port = APB_PORT_SUBSYS;
  ff60403326:	47a1                	li	a5,8
  ff60403328:	fcf40fa3          	sb	a5,-33(s0)
    uint8_t mode = duowen_get_link_mode(pcie_subsystem);
  ff6040332c:	fc843503          	ld	a0,-56(s0)
  ff60403330:	fcdff0ef          	jal	ra,ff604032fc <duowen_get_link_mode>
  ff60403334:	87aa                	mv	a5,a0
  ff60403336:	fcf40f23          	sb	a5,-34(s0)
    uint32_t data = 0;
  ff6040333a:	fe042623          	sw	zero,-20(s0)

    write_apb((base + RESET_PHY), 0x10, port);
  ff6040333e:	fe043783          	ld	a5,-32(s0)
  ff60403342:	07c1                	addi	a5,a5,16
  ff60403344:	fdf44703          	lbu	a4,-33(s0)
  ff60403348:	863a                	mv	a2,a4
  ff6040334a:	45c1                	li	a1,16
  ff6040334c:	853e                	mv	a0,a5
  ff6040334e:	f5dff0ef          	jal	ra,ff604032aa <write_apb>
    write_apb((base + SRAM_CONTROL), 0x0, port);
  ff60403352:	fe043783          	ld	a5,-32(s0)
  ff60403356:	07f1                	addi	a5,a5,28
  ff60403358:	fdf44703          	lbu	a4,-33(s0)
  ff6040335c:	863a                	mv	a2,a4
  ff6040335e:	4581                	li	a1,0
  ff60403360:	853e                	mv	a0,a5
  ff60403362:	f49ff0ef          	jal	ra,ff604032aa <write_apb>
    write_apb((base + REFCLK_CONTROL), 0x2, port);
  ff60403366:	fe043783          	ld	a5,-32(s0)
  ff6040336a:	07e1                	addi	a5,a5,24
  ff6040336c:	fdf44703          	lbu	a4,-33(s0)
  ff60403370:	863a                	mv	a2,a4
  ff60403372:	4589                	li	a1,2
  ff60403374:	853e                	mv	a0,a5
  ff60403376:	f35ff0ef          	jal	ra,ff604032aa <write_apb>
    // #200ns
    write_apb((base + RESET_PHY), 0xf, port);
  ff6040337a:	fe043783          	ld	a5,-32(s0)
  ff6040337e:	07c1                	addi	a5,a5,16
  ff60403380:	fdf44703          	lbu	a4,-33(s0)
  ff60403384:	863a                	mv	a2,a4
  ff60403386:	45bd                	li	a1,15
  ff60403388:	853e                	mv	a0,a5
  ff6040338a:	f21ff0ef          	jal	ra,ff604032aa <write_apb>
    // #100ns

    write_apb((base + RESET_CORE_X16), 0xff, port);
  ff6040338e:	fdf44783          	lbu	a5,-33(s0)
  ff60403392:	863e                	mv	a2,a5
  ff60403394:	0ff00593          	li	a1,255
  ff60403398:	fe043503          	ld	a0,-32(s0)
  ff6040339c:	f0fff0ef          	jal	ra,ff604032aa <write_apb>
    write_apb((base + RESET_CORE_X8), 0xff, port);
  ff604033a0:	fe043783          	ld	a5,-32(s0)
  ff604033a4:	0791                	addi	a5,a5,4
  ff604033a6:	fdf44703          	lbu	a4,-33(s0)
  ff604033aa:	863a                	mv	a2,a4
  ff604033ac:	0ff00593          	li	a1,255
  ff604033b0:	853e                	mv	a0,a5
  ff604033b2:	ef9ff0ef          	jal	ra,ff604032aa <write_apb>
    write_apb((base + RESET_CORE_X4_0), 0xff, port);
  ff604033b6:	fe043783          	ld	a5,-32(s0)
  ff604033ba:	07a1                	addi	a5,a5,8
  ff604033bc:	fdf44703          	lbu	a4,-33(s0)
  ff604033c0:	863a                	mv	a2,a4
  ff604033c2:	0ff00593          	li	a1,255
  ff604033c6:	853e                	mv	a0,a5
  ff604033c8:	ee3ff0ef          	jal	ra,ff604032aa <write_apb>
    write_apb((base + RESET_CORE_X4_1), 0xff, port);
  ff604033cc:	fe043783          	ld	a5,-32(s0)
  ff604033d0:	07b1                	addi	a5,a5,12
  ff604033d2:	fdf44703          	lbu	a4,-33(s0)
  ff604033d6:	863a                	mv	a2,a4
  ff604033d8:	0ff00593          	li	a1,255
  ff604033dc:	853e                	mv	a0,a5
  ff604033de:	ecdff0ef          	jal	ra,ff604032aa <write_apb>
#ifndef TEST
    while ((data & 0xf) != 0xf) {
  ff604033e2:	a831                	j	ff604033fe <reset_init+0xee>
        data = read_apb((base + SRAM_STATUS), port);
  ff604033e4:	fe043783          	ld	a5,-32(s0)
  ff604033e8:	02078793          	addi	a5,a5,32
  ff604033ec:	fdf44703          	lbu	a4,-33(s0)
  ff604033f0:	85ba                	mv	a1,a4
  ff604033f2:	853e                	mv	a0,a5
  ff604033f4:	e69ff0ef          	jal	ra,ff6040325c <read_apb>
  ff604033f8:	87aa                	mv	a5,a0
  ff604033fa:	fef42623          	sw	a5,-20(s0)
    while ((data & 0xf) != 0xf) {
  ff604033fe:	fec42783          	lw	a5,-20(s0)
  ff60403402:	8bbd                	andi	a5,a5,15
  ff60403404:	2781                	sext.w	a5,a5
  ff60403406:	873e                	mv	a4,a5
  ff60403408:	47bd                	li	a5,15
  ff6040340a:	fcf71de3          	bne	a4,a5,ff604033e4 <reset_init+0xd4>
    }
#endif
    write_apb((base + SRAM_CONTROL), 0x55, port);
  ff6040340e:	fe043783          	ld	a5,-32(s0)
  ff60403412:	07f1                	addi	a5,a5,28
  ff60403414:	fdf44703          	lbu	a4,-33(s0)
  ff60403418:	863a                	mv	a2,a4
  ff6040341a:	05500593          	li	a1,85
  ff6040341e:	853e                	mv	a0,a5
  ff60403420:	e8bff0ef          	jal	ra,ff604032aa <write_apb>
    //write_apb((base + RESET_PHY), 0xff, port);
}
  ff60403424:	0001                	nop
  ff60403426:	70e2                	ld	ra,56(sp)
  ff60403428:	7442                	ld	s0,48(sp)
  ff6040342a:	6121                	addi	sp,sp,64
  ff6040342c:	8082                	ret

000000ff6040342e <subsys_link_init_pre>:

static void subsys_link_init_pre(struct duowen_pcie_subsystem *pcie_subsystem)
{
  ff6040342e:	7139                	addi	sp,sp,-64
  ff60403430:	fc06                	sd	ra,56(sp)
  ff60403432:	f822                	sd	s0,48(sp)
  ff60403434:	0080                	addi	s0,sp,64
  ff60403436:	fca43423          	sd	a0,-56(s0)
    uint64_t base = pcie_subsystem->cfg_apb[SUBSYS];
  ff6040343a:	fc843783          	ld	a5,-56(s0)
  ff6040343e:	739c                	ld	a5,32(a5)
  ff60403440:	fef43423          	sd	a5,-24(s0)
    struct dw_pcie *controller = pcie_subsystem->controller;
  ff60403444:	fc843783          	ld	a5,-56(s0)
  ff60403448:	7b9c                	ld	a5,48(a5)
  ff6040344a:	fcf43c23          	sd	a5,-40(s0)
    uint8_t port = APB_PORT_SUBSYS;
  ff6040344e:	47a1                	li	a5,8
  ff60403450:	fef403a3          	sb	a5,-25(s0)
    uint8_t link_mode = pcie_subsystem->link_mode;
  ff60403454:	fc843783          	ld	a5,-56(s0)
  ff60403458:	0287c783          	lbu	a5,40(a5)
  ff6040345c:	fcf40ba3          	sb	a5,-41(s0)

    //assert(link_mode != LINK_MODE_INVALID);

    // #10ns
    write_apb((base + SUBSYS_CONTROL), link_mode, port);
  ff60403460:	fe843783          	ld	a5,-24(s0)
  ff60403464:	07d1                	addi	a5,a5,20
  ff60403466:	fd744703          	lbu	a4,-41(s0)
  ff6040346a:	2701                	sext.w	a4,a4
  ff6040346c:	fe744683          	lbu	a3,-25(s0)
  ff60403470:	8636                	mv	a2,a3
  ff60403472:	85ba                	mv	a1,a4
  ff60403474:	853e                	mv	a0,a5
  ff60403476:	e35ff0ef          	jal	ra,ff604032aa <write_apb>

    switch (link_mode) {
  ff6040347a:	fd744783          	lbu	a5,-41(s0)
  ff6040347e:	2781                	sext.w	a5,a5
  ff60403480:	86be                	mv	a3,a5
  ff60403482:	470d                	li	a4,3
  ff60403484:	20e68763          	beq	a3,a4,ff60403692 <subsys_link_init_pre+0x264>
  ff60403488:	86be                	mv	a3,a5
  ff6040348a:	470d                	li	a4,3
  ff6040348c:	2ad74263          	blt	a4,a3,ff60403730 <subsys_link_init_pre+0x302>
  ff60403490:	86be                	mv	a3,a5
  ff60403492:	4709                	li	a4,2
  ff60403494:	14e68f63          	beq	a3,a4,ff604035f2 <subsys_link_init_pre+0x1c4>
  ff60403498:	86be                	mv	a3,a5
  ff6040349a:	4709                	li	a4,2
  ff6040349c:	28d74a63          	blt	a4,a3,ff60403730 <subsys_link_init_pre+0x302>
  ff604034a0:	c791                	beqz	a5,ff604034ac <subsys_link_init_pre+0x7e>
  ff604034a2:	873e                	mv	a4,a5
  ff604034a4:	4785                	li	a5,1
  ff604034a6:	0af70563          	beq	a4,a5,ff60403550 <subsys_link_init_pre+0x122>
  ff604034aa:	a459                	j	ff60403730 <subsys_link_init_pre+0x302>
        (controller + X16)->order = 0xff;
        (controller + X8)->order = 0xff;
        (controller + X4_0)->order = 0;
        (controller + X4_1)->order = 0xff;
#else
        (controller + X16)->lane_num = 4;
  ff604034ac:	fd843783          	ld	a5,-40(s0)
  ff604034b0:	4711                	li	a4,4
  ff604034b2:	c3b8                	sw	a4,64(a5)
        (controller + X8)->lane_num = 4;
  ff604034b4:	fd843783          	ld	a5,-40(s0)
  ff604034b8:	10078793          	addi	a5,a5,256
  ff604034bc:	4711                	li	a4,4
  ff604034be:	c3b8                	sw	a4,64(a5)
        (controller + X4_0)->lane_num = 4;
  ff604034c0:	fd843783          	ld	a5,-40(s0)
  ff604034c4:	20078793          	addi	a5,a5,512
  ff604034c8:	4711                	li	a4,4
  ff604034ca:	c3b8                	sw	a4,64(a5)
        (controller + X4_1)->lane_num = 4;
  ff604034cc:	fd843783          	ld	a5,-40(s0)
  ff604034d0:	30078793          	addi	a5,a5,768
  ff604034d4:	4711                	li	a4,4
  ff604034d6:	c3b8                	sw	a4,64(a5)

        (controller + X16)->active = true;
  ff604034d8:	fd843783          	ld	a5,-40(s0)
  ff604034dc:	4705                	li	a4,1
  ff604034de:	0ee78c23          	sb	a4,248(a5)
        (controller + X8)->active = true;
  ff604034e2:	fd843783          	ld	a5,-40(s0)
  ff604034e6:	10078793          	addi	a5,a5,256
  ff604034ea:	4705                	li	a4,1
  ff604034ec:	0ee78c23          	sb	a4,248(a5)
        (controller + X4_0)->active = true;
  ff604034f0:	fd843783          	ld	a5,-40(s0)
  ff604034f4:	20078793          	addi	a5,a5,512
  ff604034f8:	4705                	li	a4,1
  ff604034fa:	0ee78c23          	sb	a4,248(a5)
        (controller + X4_1)->active = true;
  ff604034fe:	fd843783          	ld	a5,-40(s0)
  ff60403502:	30078793          	addi	a5,a5,768
  ff60403506:	4705                	li	a4,1
  ff60403508:	0ee78c23          	sb	a4,248(a5)

        (controller + X16)->order = 0;
  ff6040350c:	fd843783          	ld	a5,-40(s0)
  ff60403510:	040782a3          	sb	zero,69(a5)
        (controller + X8)->order = 1;
  ff60403514:	fd843783          	ld	a5,-40(s0)
  ff60403518:	10078793          	addi	a5,a5,256
  ff6040351c:	4705                	li	a4,1
  ff6040351e:	04e782a3          	sb	a4,69(a5)
        (controller + X4_0)->order = 2;
  ff60403522:	fd843783          	ld	a5,-40(s0)
  ff60403526:	20078793          	addi	a5,a5,512
  ff6040352a:	4709                	li	a4,2
  ff6040352c:	04e782a3          	sb	a4,69(a5)
        (controller + X4_1)->order = 3;
  ff60403530:	fd843783          	ld	a5,-40(s0)
  ff60403534:	30078793          	addi	a5,a5,768
  ff60403538:	470d                	li	a4,3
  ff6040353a:	04e782a3          	sb	a4,69(a5)
#endif
        base = pcie_subsystem->cfg_apb[X4_0];
  ff6040353e:	fc843783          	ld	a5,-56(s0)
  ff60403542:	6b9c                	ld	a5,16(a5)
  ff60403544:	fef43423          	sd	a5,-24(s0)
        port = APB_PORT_X4_0;
  ff60403548:	4799                	li	a5,6
  ff6040354a:	fef403a3          	sb	a5,-25(s0)
        break;
  ff6040354e:	a2cd                	j	ff60403730 <subsys_link_init_pre+0x302>
        (controller + X16)->order = 0xff;
        (controller + X8)->order = 0xff;
        (controller + X4_0)->order = 0xff;
        (controller + X4_1)->order = 0;
#else
        (controller + X16)->lane_num = 8;
  ff60403550:	fd843783          	ld	a5,-40(s0)
  ff60403554:	4721                	li	a4,8
  ff60403556:	c3b8                	sw	a4,64(a5)
        (controller + X8)->lane_num = 4;
  ff60403558:	fd843783          	ld	a5,-40(s0)
  ff6040355c:	10078793          	addi	a5,a5,256
  ff60403560:	4711                	li	a4,4
  ff60403562:	c3b8                	sw	a4,64(a5)
        (controller + X4_0)->lane_num = 0;
  ff60403564:	fd843783          	ld	a5,-40(s0)
  ff60403568:	20078793          	addi	a5,a5,512
  ff6040356c:	0407a023          	sw	zero,64(a5)
        (controller + X4_1)->lane_num = 4;
  ff60403570:	fd843783          	ld	a5,-40(s0)
  ff60403574:	30078793          	addi	a5,a5,768
  ff60403578:	4711                	li	a4,4
  ff6040357a:	c3b8                	sw	a4,64(a5)

        (controller + X16)->active = true;
  ff6040357c:	fd843783          	ld	a5,-40(s0)
  ff60403580:	4705                	li	a4,1
  ff60403582:	0ee78c23          	sb	a4,248(a5)
        (controller + X8)->active = true;
  ff60403586:	fd843783          	ld	a5,-40(s0)
  ff6040358a:	10078793          	addi	a5,a5,256
  ff6040358e:	4705                	li	a4,1
  ff60403590:	0ee78c23          	sb	a4,248(a5)
        (controller + X4_0)->active = false;
  ff60403594:	fd843783          	ld	a5,-40(s0)
  ff60403598:	20078793          	addi	a5,a5,512
  ff6040359c:	0e078c23          	sb	zero,248(a5)
        (controller + X4_1)->active = true;
  ff604035a0:	fd843783          	ld	a5,-40(s0)
  ff604035a4:	30078793          	addi	a5,a5,768
  ff604035a8:	4705                	li	a4,1
  ff604035aa:	0ee78c23          	sb	a4,248(a5)

        (controller + X16)->order = 0;
  ff604035ae:	fd843783          	ld	a5,-40(s0)
  ff604035b2:	040782a3          	sb	zero,69(a5)
        (controller + X8)->order = 1;
  ff604035b6:	fd843783          	ld	a5,-40(s0)
  ff604035ba:	10078793          	addi	a5,a5,256
  ff604035be:	4705                	li	a4,1
  ff604035c0:	04e782a3          	sb	a4,69(a5)
        (controller + X4_0)->order = 0xff;
  ff604035c4:	fd843783          	ld	a5,-40(s0)
  ff604035c8:	20078793          	addi	a5,a5,512
  ff604035cc:	577d                	li	a4,-1
  ff604035ce:	04e782a3          	sb	a4,69(a5)
        (controller + X4_1)->order = 2;
  ff604035d2:	fd843783          	ld	a5,-40(s0)
  ff604035d6:	30078793          	addi	a5,a5,768
  ff604035da:	4709                	li	a4,2
  ff604035dc:	04e782a3          	sb	a4,69(a5)
#endif
        base = pcie_subsystem->cfg_apb[X4_1];
  ff604035e0:	fc843783          	ld	a5,-56(s0)
  ff604035e4:	6f9c                	ld	a5,24(a5)
  ff604035e6:	fef43423          	sd	a5,-24(s0)
        port = APB_PORT_X4_1;
  ff604035ea:	479d                	li	a5,7
  ff604035ec:	fef403a3          	sb	a5,-25(s0)
        break;
  ff604035f0:	a281                	j	ff60403730 <subsys_link_init_pre+0x302>
        (controller + X16)->order = 0xff;
        (controller + X8)->order = 0;
        (controller + X4_0)->order = 0xff;
        (controller + X4_1)->order = 0xff;
#else
        (controller + X16)->lane_num = 8;
  ff604035f2:	fd843783          	ld	a5,-40(s0)
  ff604035f6:	4721                	li	a4,8
  ff604035f8:	c3b8                	sw	a4,64(a5)
        (controller + X8)->lane_num = 8;
  ff604035fa:	fd843783          	ld	a5,-40(s0)
  ff604035fe:	10078793          	addi	a5,a5,256
  ff60403602:	4721                	li	a4,8
  ff60403604:	c3b8                	sw	a4,64(a5)
        (controller + X4_0)->lane_num = 0;
  ff60403606:	fd843783          	ld	a5,-40(s0)
  ff6040360a:	20078793          	addi	a5,a5,512
  ff6040360e:	0407a023          	sw	zero,64(a5)
        (controller + X4_1)->lane_num = 0;
  ff60403612:	fd843783          	ld	a5,-40(s0)
  ff60403616:	30078793          	addi	a5,a5,768
  ff6040361a:	0407a023          	sw	zero,64(a5)

        (controller + X16)->active = true;
  ff6040361e:	fd843783          	ld	a5,-40(s0)
  ff60403622:	4705                	li	a4,1
  ff60403624:	0ee78c23          	sb	a4,248(a5)
        (controller + X8)->active = true;
  ff60403628:	fd843783          	ld	a5,-40(s0)
  ff6040362c:	10078793          	addi	a5,a5,256
  ff60403630:	4705                	li	a4,1
  ff60403632:	0ee78c23          	sb	a4,248(a5)
        (controller + X4_0)->active = false;
  ff60403636:	fd843783          	ld	a5,-40(s0)
  ff6040363a:	20078793          	addi	a5,a5,512
  ff6040363e:	0e078c23          	sb	zero,248(a5)
        (controller + X4_1)->active = false;
  ff60403642:	fd843783          	ld	a5,-40(s0)
  ff60403646:	30078793          	addi	a5,a5,768
  ff6040364a:	0e078c23          	sb	zero,248(a5)

        (controller + X16)->order = 0;
  ff6040364e:	fd843783          	ld	a5,-40(s0)
  ff60403652:	040782a3          	sb	zero,69(a5)
        (controller + X8)->order = 1;
  ff60403656:	fd843783          	ld	a5,-40(s0)
  ff6040365a:	10078793          	addi	a5,a5,256
  ff6040365e:	4705                	li	a4,1
  ff60403660:	04e782a3          	sb	a4,69(a5)
        (controller + X4_0)->order = 0xff;
  ff60403664:	fd843783          	ld	a5,-40(s0)
  ff60403668:	20078793          	addi	a5,a5,512
  ff6040366c:	577d                	li	a4,-1
  ff6040366e:	04e782a3          	sb	a4,69(a5)
        (controller + X4_1)->order = 0xff;
  ff60403672:	fd843783          	ld	a5,-40(s0)
  ff60403676:	30078793          	addi	a5,a5,768
  ff6040367a:	577d                	li	a4,-1
  ff6040367c:	04e782a3          	sb	a4,69(a5)
#endif
        base = pcie_subsystem->cfg_apb[X8];
  ff60403680:	fc843783          	ld	a5,-56(s0)
  ff60403684:	679c                	ld	a5,8(a5)
  ff60403686:	fef43423          	sd	a5,-24(s0)
        port = APB_PORT_X8;
  ff6040368a:	4795                	li	a5,5
  ff6040368c:	fef403a3          	sb	a5,-25(s0)
        break;
  ff60403690:	a045                	j	ff60403730 <subsys_link_init_pre+0x302>
        (controller + X16)->order = 0;
        (controller + X8)->order = 0xff;
        (controller + X4_0)->order = 0xff;
        (controller + X4_1)->order = 0xff;
#else
        (controller + X16)->lane_num = 16;
  ff60403692:	fd843783          	ld	a5,-40(s0)
  ff60403696:	4741                	li	a4,16
  ff60403698:	c3b8                	sw	a4,64(a5)
        (controller + X8)->lane_num = 0;
  ff6040369a:	fd843783          	ld	a5,-40(s0)
  ff6040369e:	10078793          	addi	a5,a5,256
  ff604036a2:	0407a023          	sw	zero,64(a5)
        (controller + X4_0)->lane_num = 0;
  ff604036a6:	fd843783          	ld	a5,-40(s0)
  ff604036aa:	20078793          	addi	a5,a5,512
  ff604036ae:	0407a023          	sw	zero,64(a5)
        (controller + X4_1)->lane_num = 0;
  ff604036b2:	fd843783          	ld	a5,-40(s0)
  ff604036b6:	30078793          	addi	a5,a5,768
  ff604036ba:	0407a023          	sw	zero,64(a5)

        (controller + X16)->active = true;
  ff604036be:	fd843783          	ld	a5,-40(s0)
  ff604036c2:	4705                	li	a4,1
  ff604036c4:	0ee78c23          	sb	a4,248(a5)
        (controller + X8)->active = false;
  ff604036c8:	fd843783          	ld	a5,-40(s0)
  ff604036cc:	10078793          	addi	a5,a5,256
  ff604036d0:	0e078c23          	sb	zero,248(a5)
        (controller + X4_0)->active = false;
  ff604036d4:	fd843783          	ld	a5,-40(s0)
  ff604036d8:	20078793          	addi	a5,a5,512
  ff604036dc:	0e078c23          	sb	zero,248(a5)
        (controller + X4_1)->active = false;
  ff604036e0:	fd843783          	ld	a5,-40(s0)
  ff604036e4:	30078793          	addi	a5,a5,768
  ff604036e8:	0e078c23          	sb	zero,248(a5)

        (controller + X16)->order = 0;
  ff604036ec:	fd843783          	ld	a5,-40(s0)
  ff604036f0:	040782a3          	sb	zero,69(a5)
        (controller + X8)->order = 0xff;
  ff604036f4:	fd843783          	ld	a5,-40(s0)
  ff604036f8:	10078793          	addi	a5,a5,256
  ff604036fc:	577d                	li	a4,-1
  ff604036fe:	04e782a3          	sb	a4,69(a5)
        (controller + X4_0)->order = 0xff;
  ff60403702:	fd843783          	ld	a5,-40(s0)
  ff60403706:	20078793          	addi	a5,a5,512
  ff6040370a:	577d                	li	a4,-1
  ff6040370c:	04e782a3          	sb	a4,69(a5)
        (controller + X4_1)->order = 0xff;
  ff60403710:	fd843783          	ld	a5,-40(s0)
  ff60403714:	30078793          	addi	a5,a5,768
  ff60403718:	577d                	li	a4,-1
  ff6040371a:	04e782a3          	sb	a4,69(a5)
#endif
        base = pcie_subsystem->cfg_apb[X16];
  ff6040371e:	fc843783          	ld	a5,-56(s0)
  ff60403722:	639c                	ld	a5,0(a5)
  ff60403724:	fef43423          	sd	a5,-24(s0)
        port = APB_PORT_X16;
  ff60403728:	4791                	li	a5,4
  ff6040372a:	fef403a3          	sb	a5,-25(s0)
        break;
  ff6040372e:	0001                	nop
    }

#ifdef CONFIG_DPU_PCIE_ROLE_RC
    write_apb((base + 0), 0xc810010, port);
  ff60403730:	fe744783          	lbu	a5,-25(s0)
  ff60403734:	863e                	mv	a2,a5
  ff60403736:	0c8107b7          	lui	a5,0xc810
  ff6040373a:	01078593          	addi	a1,a5,16 # c810010 <BASE_ADDRESS-0xff53befff0>
  ff6040373e:	fe843503          	ld	a0,-24(s0)
  ff60403742:	b69ff0ef          	jal	ra,ff604032aa <write_apb>
#else
    write_apb((base + 0), 0xc810000, port);
#endif
}
  ff60403746:	0001                	nop
  ff60403748:	70e2                	ld	ra,56(sp)
  ff6040374a:	7442                	ld	s0,48(sp)
  ff6040374c:	6121                	addi	sp,sp,64
  ff6040374e:	8082                	ret

000000ff60403750 <subsys_link_init_post>:

static void subsys_link_init_post(struct duowen_pcie_subsystem *pcie_subsys)
{
  ff60403750:	7179                	addi	sp,sp,-48
  ff60403752:	f406                	sd	ra,40(sp)
  ff60403754:	f022                	sd	s0,32(sp)
  ff60403756:	1800                	addi	s0,sp,48
  ff60403758:	fca43c23          	sd	a0,-40(s0)
    uint8_t mode = duowen_get_link_mode(pcie_subsys);
  ff6040375c:	fd843503          	ld	a0,-40(s0)
  ff60403760:	b9dff0ef          	jal	ra,ff604032fc <duowen_get_link_mode>
  ff60403764:	87aa                	mv	a5,a0
  ff60403766:	fef407a3          	sb	a5,-17(s0)

    switch (mode) {
  ff6040376a:	fef44783          	lbu	a5,-17(s0)
  ff6040376e:	2781                	sext.w	a5,a5
  ff60403770:	86be                	mv	a3,a5
  ff60403772:	470d                	li	a4,3
  ff60403774:	06e68563          	beq	a3,a4,ff604037de <subsys_link_init_post+0x8e>
  ff60403778:	86be                	mv	a3,a5
  ff6040377a:	470d                	li	a4,3
  ff6040377c:	06d74d63          	blt	a4,a3,ff604037f6 <subsys_link_init_post+0xa6>
  ff60403780:	86be                	mv	a3,a5
  ff60403782:	4709                	li	a4,2
  ff60403784:	04e68263          	beq	a3,a4,ff604037c8 <subsys_link_init_post+0x78>
  ff60403788:	86be                	mv	a3,a5
  ff6040378a:	4709                	li	a4,2
  ff6040378c:	06d74563          	blt	a4,a3,ff604037f6 <subsys_link_init_post+0xa6>
  ff60403790:	c791                	beqz	a5,ff6040379c <subsys_link_init_post+0x4c>
  ff60403792:	873e                	mv	a4,a5
  ff60403794:	4785                	li	a5,1
  ff60403796:	00f70e63          	beq	a4,a5,ff604037b2 <subsys_link_init_post+0x62>
#ifdef DPU
            break;
#endif
        break;
    }
} 
  ff6040379a:	a8b1                	j	ff604037f6 <subsys_link_init_post+0xa6>
            write_apb(pcie_subsys->cfg_apb[X4_0], 0xc018010, APB_PORT_X4_0);
  ff6040379c:	fd843783          	ld	a5,-40(s0)
  ff604037a0:	6b98                	ld	a4,16(a5)
  ff604037a2:	4619                	li	a2,6
  ff604037a4:	0c0187b7          	lui	a5,0xc018
  ff604037a8:	01078593          	addi	a1,a5,16 # c018010 <BASE_ADDRESS-0xff543e7ff0>
  ff604037ac:	853a                	mv	a0,a4
  ff604037ae:	afdff0ef          	jal	ra,ff604032aa <write_apb>
            write_apb(pcie_subsys->cfg_apb[X4_1], 0xc018010, APB_PORT_X4_1);
  ff604037b2:	fd843783          	ld	a5,-40(s0)
  ff604037b6:	6f98                	ld	a4,24(a5)
  ff604037b8:	461d                	li	a2,7
  ff604037ba:	0c0187b7          	lui	a5,0xc018
  ff604037be:	01078593          	addi	a1,a5,16 # c018010 <BASE_ADDRESS-0xff543e7ff0>
  ff604037c2:	853a                	mv	a0,a4
  ff604037c4:	ae7ff0ef          	jal	ra,ff604032aa <write_apb>
            write_apb(pcie_subsys->cfg_apb[X8], 0xc018010, APB_PORT_X8);
  ff604037c8:	fd843783          	ld	a5,-40(s0)
  ff604037cc:	6798                	ld	a4,8(a5)
  ff604037ce:	4615                	li	a2,5
  ff604037d0:	0c0187b7          	lui	a5,0xc018
  ff604037d4:	01078593          	addi	a1,a5,16 # c018010 <BASE_ADDRESS-0xff543e7ff0>
  ff604037d8:	853a                	mv	a0,a4
  ff604037da:	ad1ff0ef          	jal	ra,ff604032aa <write_apb>
            write_apb(pcie_subsys->cfg_apb[X16], 0xc018010, APB_PORT_X16);
  ff604037de:	fd843783          	ld	a5,-40(s0)
  ff604037e2:	6398                	ld	a4,0(a5)
  ff604037e4:	4611                	li	a2,4
  ff604037e6:	0c0187b7          	lui	a5,0xc018
  ff604037ea:	01078593          	addi	a1,a5,16 # c018010 <BASE_ADDRESS-0xff543e7ff0>
  ff604037ee:	853a                	mv	a0,a4
  ff604037f0:	abbff0ef          	jal	ra,ff604032aa <write_apb>
        break;
  ff604037f4:	0001                	nop
} 
  ff604037f6:	0001                	nop
  ff604037f8:	70a2                	ld	ra,40(sp)
  ff604037fa:	7402                	ld	s0,32(sp)
  ff604037fc:	6145                	addi	sp,sp,48
  ff604037fe:	8082                	ret

000000ff60403800 <dw_controller_init>:

void dw_controller_init(struct dw_pcie *pci)
{
  ff60403800:	1101                	addi	sp,sp,-32
  ff60403802:	ec22                	sd	s0,24(sp)
  ff60403804:	1000                	addi	s0,sp,32
  ff60403806:	fea43423          	sd	a0,-24(s0)
}
  ff6040380a:	0001                	nop
  ff6040380c:	6462                	ld	s0,24(sp)
  ff6040380e:	6105                	addi	sp,sp,32
  ff60403810:	8082                	ret

000000ff60403812 <instance_subsystem>:

void instance_subsystem(struct duowen_pcie_subsystem *pcie_subsystem)
{
  ff60403812:	7179                	addi	sp,sp,-48
  ff60403814:	f406                	sd	ra,40(sp)
  ff60403816:	f022                	sd	s0,32(sp)
  ff60403818:	1800                	addi	s0,sp,48
  ff6040381a:	fca43c23          	sd	a0,-40(s0)
    uint8_t i;
    memset(pcie_subsystem, 0, sizeof(*pcie_subsystem));
  ff6040381e:	03800613          	li	a2,56
  ff60403822:	4581                	li	a1,0
  ff60403824:	fd843503          	ld	a0,-40(s0)
  ff60403828:	927fe0ef          	jal	ra,ff6040214e <memset>

    pcie_subsystem->cfg_apb[X16] = CFG_APB_CORE_X16;
  ff6040382c:	fd843783          	ld	a5,-40(s0)
  ff60403830:	0ff09737          	lui	a4,0xff09
  ff60403834:	0705                	addi	a4,a4,1
  ff60403836:	0732                	slli	a4,a4,0xc
  ff60403838:	e398                	sd	a4,0(a5)
    pcie_subsystem->cfg_apb[X8] = CFG_APB_CORE_X8;
  ff6040383a:	fd843783          	ld	a5,-40(s0)
  ff6040383e:	07f85737          	lui	a4,0x7f85
  ff60403842:	80170713          	addi	a4,a4,-2047 # 7f84801 <BASE_ADDRESS-0xff5847b7ff>
  ff60403846:	0736                	slli	a4,a4,0xd
  ff60403848:	e798                	sd	a4,8(a5)
    pcie_subsystem->cfg_apb[X4_0] = CFG_APB_CORE_X4_0;
  ff6040384a:	fd843783          	ld	a5,-40(s0)
  ff6040384e:	0ff09737          	lui	a4,0xff09
  ff60403852:	070d                	addi	a4,a4,3
  ff60403854:	0732                	slli	a4,a4,0xc
  ff60403856:	eb98                	sd	a4,16(a5)
    pcie_subsystem->cfg_apb[X4_1] = CFG_APB_CORE_X4_1;
  ff60403858:	fd843783          	ld	a5,-40(s0)
  ff6040385c:	03fc2737          	lui	a4,0x3fc2
  ff60403860:	40170713          	addi	a4,a4,1025 # 3fc2401 <BASE_ADDRESS-0xff5c43dbff>
  ff60403864:	073a                	slli	a4,a4,0xe
  ff60403866:	ef98                	sd	a4,24(a5)
    pcie_subsystem->cfg_apb[SUBSYS] = CFG_APB_SUBSYS;
  ff60403868:	fd843783          	ld	a5,-40(s0)
  ff6040386c:	0ff09737          	lui	a4,0xff09
  ff60403870:	0732                	slli	a4,a4,0xc
  ff60403872:	f398                	sd	a4,32(a5)

    pcie_subsystem->link_mode = duowen_get_link_mode(pcie_subsystem);
  ff60403874:	fd843503          	ld	a0,-40(s0)
  ff60403878:	a85ff0ef          	jal	ra,ff604032fc <duowen_get_link_mode>
  ff6040387c:	87aa                	mv	a5,a0
  ff6040387e:	873e                	mv	a4,a5
  ff60403880:	fd843783          	ld	a5,-40(s0)
  ff60403884:	02e78423          	sb	a4,40(a5)

    pcie_subsystem->controller = &controllers[0];
  ff60403888:	fd843783          	ld	a5,-40(s0)
  ff6040388c:	00001717          	auipc	a4,0x1
  ff60403890:	77470713          	addi	a4,a4,1908 # ff60405000 <erodata>
  ff60403894:	fb98                	sd	a4,48(a5)
    for(i = 0; i < sizeof(controllers)/sizeof(struct dw_pcie); i++)
  ff60403896:	fe0407a3          	sb	zero,-17(s0)
  ff6040389a:	a005                	j	ff604038ba <instance_subsystem+0xa8>
        dw_controller_init(pcie_subsystem->controller + i);
  ff6040389c:	fd843783          	ld	a5,-40(s0)
  ff604038a0:	7b98                	ld	a4,48(a5)
  ff604038a2:	fef44783          	lbu	a5,-17(s0)
  ff604038a6:	07a2                	slli	a5,a5,0x8
  ff604038a8:	97ba                	add	a5,a5,a4
  ff604038aa:	853e                	mv	a0,a5
  ff604038ac:	f55ff0ef          	jal	ra,ff60403800 <dw_controller_init>
    for(i = 0; i < sizeof(controllers)/sizeof(struct dw_pcie); i++)
  ff604038b0:	fef44783          	lbu	a5,-17(s0)
  ff604038b4:	2785                	addiw	a5,a5,1
  ff604038b6:	fef407a3          	sb	a5,-17(s0)
  ff604038ba:	fef44783          	lbu	a5,-17(s0)
  ff604038be:	0ff7f713          	andi	a4,a5,255
  ff604038c2:	478d                	li	a5,3
  ff604038c4:	fce7fce3          	bleu	a4,a5,ff6040389c <instance_subsystem+0x8a>
}
  ff604038c8:	0001                	nop
  ff604038ca:	0001                	nop
  ff604038cc:	70a2                	ld	ra,40(sp)
  ff604038ce:	7402                	ld	s0,32(sp)
  ff604038d0:	6145                	addi	sp,sp,48
  ff604038d2:	8082                	ret

000000ff604038d4 <clock_init>:

#ifndef TEST
// TODO: 
void clock_init(void)
{
  ff604038d4:	1141                	addi	sp,sp,-16
  ff604038d6:	e406                	sd	ra,8(sp)
  ff604038d8:	e022                	sd	s0,0(sp)
  ff604038da:	0800                	addi	s0,sp,16
    clk_enable(pcie0_aclk);
  ff604038dc:	4515                	li	a0,5
  ff604038de:	8c3fe0ef          	jal	ra,ff604021a0 <clk_enable>
    clk_enable(pcie0_pclk);
  ff604038e2:	4519                	li	a0,6
  ff604038e4:	8bdfe0ef          	jal	ra,ff604021a0 <clk_enable>
    clk_enable(pcie0_aux_clk);
  ff604038e8:	451d                	li	a0,7
  ff604038ea:	8b7fe0ef          	jal	ra,ff604021a0 <clk_enable>
    clk_enable(pcie0_ref_clk);
  ff604038ee:	4521                	li	a0,8
  ff604038f0:	8b1fe0ef          	jal	ra,ff604021a0 <clk_enable>
    //__raw_writel(0x2, 0x401405c);

    clk_enable(srst_pcie0);
  ff604038f4:	4509                	li	a0,2
  ff604038f6:	8abfe0ef          	jal	ra,ff604021a0 <clk_enable>
    clk_enable(srst_pcie0_por);
  ff604038fa:	4505                	li	a0,1
  ff604038fc:	8a5fe0ef          	jal	ra,ff604021a0 <clk_enable>
}
  ff60403900:	0001                	nop
  ff60403902:	60a2                	ld	ra,8(sp)
  ff60403904:	6402                	ld	s0,0(sp)
  ff60403906:	0141                	addi	sp,sp,16
  ff60403908:	8082                	ret

000000ff6040390a <pci_platform_init>:
#endif

void pci_platform_init(void)
{
  ff6040390a:	7179                	addi	sp,sp,-48
  ff6040390c:	f406                	sd	ra,40(sp)
  ff6040390e:	f022                	sd	s0,32(sp)
  ff60403910:	1800                	addi	s0,sp,48
    struct duowen_pcie_subsystem *pcie_subsys;
    struct dw_pcie *controller;
    int i;

    pcie_subsys = &pcie_subsystem;
  ff60403912:	00002797          	auipc	a5,0x2
  ff60403916:	aee78793          	addi	a5,a5,-1298 # ff60405400 <edata>
  ff6040391a:	fcf43c23          	sd	a5,-40(s0)
    instance_subsystem(pcie_subsys);
  ff6040391e:	fd843503          	ld	a0,-40(s0)
  ff60403922:	ef1ff0ef          	jal	ra,ff60403812 <instance_subsystem>

#ifndef TEST
    clock_init();
  ff60403926:	fafff0ef          	jal	ra,ff604038d4 <clock_init>
#endif
    subsys_link_init_pre(pcie_subsys);
  ff6040392a:	fd843503          	ld	a0,-40(s0)
  ff6040392e:	b01ff0ef          	jal	ra,ff6040342e <subsys_link_init_pre>
    reset_init(pcie_subsys);
  ff60403932:	fd843503          	ld	a0,-40(s0)
  ff60403936:	9dbff0ef          	jal	ra,ff60403310 <reset_init>
    
    controller = pcie_subsys->controller;
  ff6040393a:	fd843783          	ld	a5,-40(s0)
  ff6040393e:	7b9c                	ld	a5,48(a5)
  ff60403940:	fef43423          	sd	a5,-24(s0)

    for(i = 0; i < sizeof(controllers)/sizeof(struct dw_pcie); i++) {
  ff60403944:	fe042223          	sw	zero,-28(s0)
  ff60403948:	a805                	j	ff60403978 <pci_platform_init+0x6e>
        if (controller->active == true) {
  ff6040394a:	fe843783          	ld	a5,-24(s0)
  ff6040394e:	0f87c783          	lbu	a5,248(a5)
  ff60403952:	cb81                	beqz	a5,ff60403962 <pci_platform_init+0x58>
            dw_pcie_setup_rc(&(controller->pp));
  ff60403954:	fe843783          	ld	a5,-24(s0)
  ff60403958:	05878793          	addi	a5,a5,88
  ff6040395c:	853e                	mv	a0,a5
  ff6040395e:	e06ff0ef          	jal	ra,ff60402f64 <dw_pcie_setup_rc>
        }
        controller++;
  ff60403962:	fe843783          	ld	a5,-24(s0)
  ff60403966:	10078793          	addi	a5,a5,256
  ff6040396a:	fef43423          	sd	a5,-24(s0)
    for(i = 0; i < sizeof(controllers)/sizeof(struct dw_pcie); i++) {
  ff6040396e:	fe442783          	lw	a5,-28(s0)
  ff60403972:	2785                	addiw	a5,a5,1
  ff60403974:	fef42223          	sw	a5,-28(s0)
  ff60403978:	fe442783          	lw	a5,-28(s0)
  ff6040397c:	873e                	mv	a4,a5
  ff6040397e:	478d                	li	a5,3
  ff60403980:	fce7f5e3          	bleu	a4,a5,ff6040394a <pci_platform_init+0x40>
    }

    subsys_link_init_post(pcie_subsys);
  ff60403984:	fd843503          	ld	a0,-40(s0)
  ff60403988:	dc9ff0ef          	jal	ra,ff60403750 <subsys_link_init_post>
    __raw_writeq(0x64646464, (PCIE_SUBSYS_ADDR_START + 0x10));
  ff6040398c:	4785                	li	a5,1
  ff6040398e:	17aa                	slli	a5,a5,0x2a
  ff60403990:	01078593          	addi	a1,a5,16
  ff60403994:	646467b7          	lui	a5,0x64646
  ff60403998:	46478513          	addi	a0,a5,1124 # 64646464 <BASE_ADDRESS-0xfefbdb9b9c>
  ff6040399c:	85fff0ef          	jal	ra,ff604031fa <__raw_writeq>

    uint32_t val;
    val = __raw_readq((PCIE_SUBSYS_ADDR_START + 0x10));
  ff604039a0:	4785                	li	a5,1
  ff604039a2:	17aa                	slli	a5,a5,0x2a
  ff604039a4:	01078513          	addi	a0,a5,16
  ff604039a8:	895ff0ef          	jal	ra,ff6040323c <__raw_readq>
  ff604039ac:	87aa                	mv	a5,a0
  ff604039ae:	fcf42a23          	sw	a5,-44(s0)
    if (val == 0x64646464)
  ff604039b2:	fd442783          	lw	a5,-44(s0)
  ff604039b6:	0007871b          	sext.w	a4,a5
  ff604039ba:	646467b7          	lui	a5,0x64646
  ff604039be:	46478793          	addi	a5,a5,1124 # 64646464 <BASE_ADDRESS-0xfefbdb9b9c>
  ff604039c2:	00f71863          	bne	a4,a5,ff604039d2 <pci_platform_init+0xc8>
        printf("MEM64 Read/Write transaction passed\n");
  ff604039c6:	00000517          	auipc	a0,0x0
  ff604039ca:	73250513          	addi	a0,a0,1842 # ff604040f8 <etext+0xf8>
  ff604039ce:	f46fe0ef          	jal	ra,ff60402114 <printf>

    __raw_writel(0x32323232, (PCIE_SUBSYS_ADDR_START + 0x100));
  ff604039d2:	4785                	li	a5,1
  ff604039d4:	17aa                	slli	a5,a5,0x2a
  ff604039d6:	10078593          	addi	a1,a5,256
  ff604039da:	323237b7          	lui	a5,0x32323
  ff604039de:	23278513          	addi	a0,a5,562 # 32323232 <BASE_ADDRESS-0xff2e0dcdce>
  ff604039e2:	ff6ff0ef          	jal	ra,ff604031d8 <__raw_writel>
    val = __raw_readl((PCIE_SUBSYS_ADDR_START + 0x100));
  ff604039e6:	4785                	li	a5,1
  ff604039e8:	17aa                	slli	a5,a5,0x2a
  ff604039ea:	10078513          	addi	a0,a5,256
  ff604039ee:	82fff0ef          	jal	ra,ff6040321c <__raw_readl>
  ff604039f2:	87aa                	mv	a5,a0
  ff604039f4:	fcf42a23          	sw	a5,-44(s0)
    if (val == 0x32323232)
  ff604039f8:	fd442783          	lw	a5,-44(s0)
  ff604039fc:	0007871b          	sext.w	a4,a5
  ff60403a00:	323237b7          	lui	a5,0x32323
  ff60403a04:	23278793          	addi	a5,a5,562 # 32323232 <BASE_ADDRESS-0xff2e0dcdce>
  ff60403a08:	00f71863          	bne	a4,a5,ff60403a18 <pci_platform_init+0x10e>
        printf("MEM32 Read/Write transaction passed\n");
  ff60403a0c:	00000517          	auipc	a0,0x0
  ff60403a10:	71450513          	addi	a0,a0,1812 # ff60404120 <etext+0x120>
  ff60403a14:	f00fe0ef          	jal	ra,ff60402114 <printf>
}
  ff60403a18:	0001                	nop
  ff60403a1a:	70a2                	ld	ra,40(sp)
  ff60403a1c:	7402                	ld	s0,32(sp)
  ff60403a1e:	6145                	addi	sp,sp,48
  ff60403a20:	8082                	ret
	...
