vvp -M .  computer.vvp -lxt2		
WARNING: ./../imem/imem.sv:38: $readmemb(program.bin): Not enough words in the file for the requested range [0:127].
LXT2 info: dumpfile tb_computer.vcd opened for output.
-
 +instr = 0x    xxxx
 +op = 0bxxxx
 +controls = 0bxxxxxxxx
 +alu result = 0x    xxxx
 +$pc = 0xxxxx
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  x
 +regfile -- ra2 =  x
 +regfile -- we3 = x
 +regfile -- wa3 =  x
 +regfile -- wd3 =     x
 +regfile -- rd1 =     x
 +regfile -- rd2 =     x
 +RAM[   x] =    x
writedata dataadr memwrite
t=                   0 0x   xxxx       x        x
t=                 500 0x   0000       x        0
+
 +instr = 0x    8704
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0000
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0000
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8704
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0001
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     4
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8704
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0001
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0xxxxx
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  7
 +regfile -- wd3 =     4
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8501
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0002
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8501
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0002
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0000
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8501
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0001
 +$pc = 0x0003
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     1
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8501
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0001
 +$pc = 0x0003
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0xxxxx
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  5
 +regfile -- wd3 =     1
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    xxxx
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0000
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xxxxx
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     0
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0000
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xxxxx
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     0
 +regfile -- rd1 =     x
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0000
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2350 0x   zzzz       x        0
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0001
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     1
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0001
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     1
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2450 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2650 0x   0001       x        0
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0001
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    0002
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     2
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    0002
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     2
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
t=                2850 0x   0000       x        0
-
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =     2
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =     2
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     2
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0002
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     2
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                3350 0x   0002       x        0
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0002
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     2
 +RAM[   x] =    x
writedata dataadr memwrite
t=                3450 0x   zzzz       x        0
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0003
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     3
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0003
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     3
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
t=                3550 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                3750 0x   0001       x        0
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     3
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0003
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     3
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    0006
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     6
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    0006
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     6
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
t=                3950 0x   0000       x        0
-
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =     6
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =     6
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0006
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     6
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0006
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     6
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x0007
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                4450 0x   0006       x        0
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     6
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x0008
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0006
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     1
 +regfile -- rd2 =     6
 +RAM[   x] =    x
writedata dataadr memwrite
t=                4550 0x   zzzz       x        0
-
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0007
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     7
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    9566
 +op = 0b1001
 +controls = 0b11000000
 +alu result = 0x    0007
 +$pc = 0x0009
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  5
 +regfile -- ra2 =  6
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     7
 +regfile -- rd1 =     1
 +regfile -- rd2 =     z
 +RAM[   x] =    x
writedata dataadr memwrite
t=                4650 0x   0000       x        0
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    xxxx
 +$pc = 0x000a
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     x
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    zzzz
 +$pc = 0x000b
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     z
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
t=                4850 0x   0001       x        0
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     7
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    zzzz
 +$pc = 0x000c
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0007
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     z
 +regfile -- rd1 =     7
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    000e
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =    14
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    e656
 +op = 0b1110
 +controls = 0b11000000
 +alu result = 0x    000e
 +$pc = 0x000d
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0xzzzz
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  5
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =    14
 +regfile -- rd1 =     z
 +regfile -- rd2 =     1
 +RAM[   x] =    x
writedata dataadr memwrite
t=                5050 0x   0000       x        0
-
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    1700
 +op = 0b0001
 +controls = 0b01000001
 +alu result = 0x    zzzZ
 +$pc = 0x000e
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  7
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     Z
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =    14
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    0004
 +$pc = 0x0004
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =     4
 +regfile -- rd1 =    14
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    000e
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =    14
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    8600
 +op = 0b1000
 +controls = 0b10100000
 +alu result = 0x    000e
 +$pc = 0x0005
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x0004
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  6
 +regfile -- ra2 =  0
 +regfile -- we3 = 1
 +regfile -- wa3 =  6
 +regfile -- wd3 =    14
 +regfile -- rd1 =     4
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
+
 +instr = 0x    0000
 +op = 0b0000
 +controls = 0b00000000
 +alu result = 0x    0004
 +$pc = 0x0006
 +$sp = 0x0000
 +$im = 0x0000
 +$ra = 0x0000
 +$a  = 0x0001
 +$b = 0x000e
 +$x = 0x0004
 +$y = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$?? = 0x0000
 +$hi = 0x0000
 +$lo = 0x0000
 +$zero = 0x0000
 +regfile -- ra1 =  0
 +regfile -- ra2 =  0
 +regfile -- we3 = 0
 +regfile -- wa3 =  0
 +regfile -- wd3 =     4
 +regfile -- rd1 =     0
 +regfile -- rd2 =     0
 +RAM[   x] =    x
writedata dataadr memwrite
-
