Running: /CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/student2/t11ngo/COE758/Project 1/Project1/Cache_System_Test1_isim_beh.exe -prj /home/student2/t11ngo/COE758/Project 1/Project1/Cache_System_Test1_beh.prj work.Cache_System_Test1 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/ipcore_dir/sram.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/Cache_Controller.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/SDRAM_Controller.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/CPU_gen.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/Cache.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/Cache_System.vhd" into library work
Parsing VHDL file "/home/student2/t11ngo/COE758/Project 1/Project1/Cache_System_Test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 126488 KB
Fuse CPU Usage: 870 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity CPU_gen [cpu_gen_default]
Compiling architecture behavioral of entity Cache_Controller [cache_controller_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_3_output_stage [\BLK_MEM_GEN_V6_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_3_softecc_output_reg_stage [\BLK_MEM_GEN_V6_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_3_mem_module [\BLK_MEM_GEN_V6_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_3 [\BLK_MEM_GEN_V6_3("blk_mem_gen_v...]
Compiling architecture sram_a of entity sram [sram_default]
Compiling architecture behavioral of entity Cache [cache_default]
Compiling architecture behavioral of entity SDRAM_Controller [sdram_controller_default]
Compiling architecture behavioral of entity Cache_System [cache_system_default]
Compiling architecture behavior of entity cache_system_test1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable /home/student2/t11ngo/COE758/Project 1/Project1/Cache_System_Test1_isim_beh.exe
Fuse Memory Usage: 1231288 KB
Fuse CPU Usage: 1190 ms
GCC CPU Usage: 260 ms
