Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat May 13 00:58:44 2017
| Host         : Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Collection_timing_summary_routed.rpt -rpx Collection_timing_summary_routed.rpx
| Design       : Collection
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: VALID (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_CS_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 155 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.749        0.000                      0                  305        0.046        0.000                      0                  305        2.000        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk4x_clk_wiz_0       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkx_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk4x_clk_wiz_0_1     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkx_clk_wiz_0_1      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk4x_clk_wiz_0             1.702        0.000                      0                  261        0.165        0.000                      0                  261        2.000        0.000                       0                   149  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkx_clk_wiz_0             17.819        0.000                      0                   18        0.130        0.000                      0                   18        9.500        0.000                       0                    10  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk4x_clk_wiz_0_1           1.703        0.000                      0                  261        0.165        0.000                      0                  261        2.000        0.000                       0                   149  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  clkx_clk_wiz_0_1           17.821        0.000                      0                   18        0.130        0.000                      0                   18        9.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkx_clk_wiz_0     clk4x_clk_wiz_0          0.749        0.000                      0                    8        0.216        0.000                      0                    8  
clk4x_clk_wiz_0_1  clk4x_clk_wiz_0          1.702        0.000                      0                  261        0.098        0.000                      0                  261  
clkx_clk_wiz_0_1   clk4x_clk_wiz_0          0.751        0.000                      0                    8        0.218        0.000                      0                    8  
clk4x_clk_wiz_0    clkx_clk_wiz_0           1.243        0.000                      0                    8        0.483        0.000                      0                    8  
clk4x_clk_wiz_0_1  clkx_clk_wiz_0           1.243        0.000                      0                    8        0.483        0.000                      0                    8  
clkx_clk_wiz_0_1   clkx_clk_wiz_0          17.819        0.000                      0                   18        0.046        0.000                      0                   18  
clk4x_clk_wiz_0    clk4x_clk_wiz_0_1        1.702        0.000                      0                  261        0.098        0.000                      0                  261  
clkx_clk_wiz_0     clk4x_clk_wiz_0_1        0.749        0.000                      0                    8        0.216        0.000                      0                    8  
clkx_clk_wiz_0_1   clk4x_clk_wiz_0_1        0.751        0.000                      0                    8        0.218        0.000                      0                    8  
clk4x_clk_wiz_0    clkx_clk_wiz_0_1         1.245        0.000                      0                    8        0.485        0.000                      0                    8  
clkx_clk_wiz_0     clkx_clk_wiz_0_1        17.819        0.000                      0                   18        0.046        0.000                      0                   18  
clk4x_clk_wiz_0_1  clkx_clk_wiz_0_1         1.245        0.000                      0                    8        0.485        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk4x_clk_wiz_0    clk4x_clk_wiz_0          2.395        0.000                      0                   18        0.593        0.000                      0                   18  
**async_default**  clk4x_clk_wiz_0_1  clk4x_clk_wiz_0          2.395        0.000                      0                   18        0.526        0.000                      0                   18  
**async_default**  clk4x_clk_wiz_0    clk4x_clk_wiz_0_1        2.395        0.000                      0                   18        0.526        0.000                      0                   18  
**async_default**  clk4x_clk_wiz_0_1  clk4x_clk_wiz_0_1        2.396        0.000                      0                   18        0.593        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.842ns (27.158%)  route 2.258ns (72.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.124     2.262 r  Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.262    Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.032     4.083    Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.867ns (27.741%)  route 2.258ns (72.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.149     2.287 r  Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000     2.287    Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.075     4.126    Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.316    Registers_Matrix_core/Controller_0/Counter/wait_time_reg__0[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.121    -0.436    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.320    Registers_Matrix_core/Controller_1/Counter/wait_time_reg__0[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0_n_0
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092    -0.465    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.591    -0.573    Registers_Matrix_core/SRegister_30/CLK
    SLICE_X1Y118         FDCE                                         r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.311    Registers_Matrix_core/SRegister_10/Q[0]
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.045    -0.266 r  Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.862    -0.811    Registers_Matrix_core/SRegister_10/CLK
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.091    -0.469    Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM/row_to_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          0.155    -0.276    FSM/out[1]
    SLICE_X2Y116         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  FSM/row_to_buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    FSM/row_to_buff[1]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.437    FSM/row_to_buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X5Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/Q
                         net (fo=3, routed)           0.156    -0.276    Registers_Matrix_core/SRegister_02/Q[7]
    SLICE_X4Y116         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2_n_0
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.812    Registers_Matrix_core/SRegister_02/CLK
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.107    -0.452    Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.187ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    Registers_Matrix_core/SRegister_31/CLK
    SLICE_X5Y115         FDCE                                         r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.158    -0.272    Registers_Matrix_core/SRegister_01/Q[1]
    SLICE_X4Y115         LUT3 (Prop_lut3_I1_O)        0.046    -0.226 r  Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.861    -0.811    Registers_Matrix_core/SRegister_01/CLK
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.107    -0.451    Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.632%)  route 0.162ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X6Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.246    Registers_Matrix_core/SRegister_22/Q[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.198 r  Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1_n_0
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.813    Registers_Matrix_core/SRegister_22/CLK
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.131    -0.428    Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.886%)  route 0.159ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.270    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1/O
                         net (fo=1, routed)           0.000    -0.225    Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1_n_0
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.465    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.104    -0.222 r  Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.463    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.094%)  route 0.116ns (33.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[3]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.098    -0.228 r  Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.478    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk4x_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   Serializer_core/Clock_Wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y115     FSM/FSM_sequential_CS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X1Y117     FSM/FSM_sequential_CS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y115     FSM/FSM_sequential_CS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y114     FSM/RESET_ROW_CON_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y116     FSM/RESET_ROW_CON_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y114     Registers_Matrix_core/Controller_0/Checker/state_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y117     Registers_Matrix_core/SRegister_02/OUTPUT_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y116     Registers_Matrix_core/SRegister_02/OUTPUT_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y116     Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X1Y117     FSM/FSM_sequential_CS_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y119     Registers_Matrix_core/Row_Count/col_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y119     Registers_Matrix_core/Row_Count/col_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   Serializer_core/Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0
  To Clock:  clkx_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.819ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.501%)  route 1.090ns (70.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.090     0.629    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 17.819    

Slack (MET) :             17.824ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.530%)  route 1.088ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.088     0.627    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 17.824    

Slack (MET) :             17.986ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.070%)  route 0.923ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.923     0.462    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 17.986    

Slack (MET) :             17.999ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.907%)  route 0.490ns (25.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.037 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.037    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 17.999    

Slack (MET) :             18.110ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.353ns (73.396%)  route 0.490ns (26.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.926 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.926    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 18.110    

Slack (MET) :             18.124ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.717%)  route 0.786ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.786     0.324    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 18.124    

Slack (MET) :             18.128ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.763%)  route 0.784ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.784     0.322    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 18.128    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.755     0.293    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.159ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.717%)  route 0.753ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.753     0.292    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 18.159    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.338%)  route 0.733ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.733     0.272    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                 18.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.227    -0.231    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.229    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.283    -0.176    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.367%)  route 0.282ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.282    -0.177    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.285    -0.174    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.259%)  route 0.341ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.341    -0.117    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkx_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   Serializer_core/Clock_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.842ns (27.158%)  route 2.258ns (72.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.124     2.262 r  Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.262    Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.052    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.032     4.084    Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.867ns (27.741%)  route 2.258ns (72.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.149     2.287 r  Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000     2.287    Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.052    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.075     4.127    Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.974    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.805    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.974    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.805    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.974    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.805    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.974    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.805    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.316    Registers_Matrix_core/Controller_0/Counter/wait_time_reg__0[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.121    -0.436    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.320    Registers_Matrix_core/Controller_1/Counter/wait_time_reg__0[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0_n_0
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092    -0.465    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.591    -0.573    Registers_Matrix_core/SRegister_30/CLK
    SLICE_X1Y118         FDCE                                         r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.311    Registers_Matrix_core/SRegister_10/Q[0]
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.045    -0.266 r  Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.862    -0.811    Registers_Matrix_core/SRegister_10/CLK
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.091    -0.469    Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM/row_to_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          0.155    -0.276    FSM/out[1]
    SLICE_X2Y116         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  FSM/row_to_buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    FSM/row_to_buff[1]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.437    FSM/row_to_buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X5Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/Q
                         net (fo=3, routed)           0.156    -0.276    Registers_Matrix_core/SRegister_02/Q[7]
    SLICE_X4Y116         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2_n_0
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.812    Registers_Matrix_core/SRegister_02/CLK
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.107    -0.452    Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.187ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    Registers_Matrix_core/SRegister_31/CLK
    SLICE_X5Y115         FDCE                                         r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.158    -0.272    Registers_Matrix_core/SRegister_01/Q[1]
    SLICE_X4Y115         LUT3 (Prop_lut3_I1_O)        0.046    -0.226 r  Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.861    -0.811    Registers_Matrix_core/SRegister_01/CLK
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.107    -0.451    Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.632%)  route 0.162ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X6Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.246    Registers_Matrix_core/SRegister_22/Q[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.198 r  Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1_n_0
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.813    Registers_Matrix_core/SRegister_22/CLK
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.131    -0.428    Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.886%)  route 0.159ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.270    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1/O
                         net (fo=1, routed)           0.000    -0.225    Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1_n_0
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.465    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.104    -0.222 r  Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.463    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.094%)  route 0.116ns (33.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[3]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.098    -0.228 r  Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.478    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk4x_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   Serializer_core/Clock_Wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y115     FSM/FSM_sequential_CS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X1Y117     FSM/FSM_sequential_CS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y115     FSM/FSM_sequential_CS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y114     FSM/RESET_ROW_CON_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y116     FSM/RESET_ROW_CON_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y114     Registers_Matrix_core/Controller_0/Checker/state_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y117     Registers_Matrix_core/SRegister_02/OUTPUT_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y116     Registers_Matrix_core/SRegister_02/OUTPUT_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y116     Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y118     Registers_Matrix_core/SRegister_10/OUTPUT_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X1Y117     FSM/FSM_sequential_CS_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y117     FSM/FSM_sequential_CS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y112     FSM/RESET_ROW_CON_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y119     Registers_Matrix_core/Row_Count/col_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y119     Registers_Matrix_core/Row_Count/col_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X6Y118     Registers_Matrix_core/Row_Count/row_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   Serializer_core/Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0_1
  To Clock:  clkx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.821ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.501%)  route 1.090ns (70.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.090     0.629    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.082    19.016    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.450    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 17.821    

Slack (MET) :             17.826ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.530%)  route 1.088ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.088     0.627    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    18.453    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 17.826    

Slack (MET) :             17.988ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.070%)  route 0.923ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.923     0.462    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.082    19.016    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.450    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 17.988    

Slack (MET) :             18.001ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.907%)  route 0.490ns (25.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.037 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.037    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.038    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 18.001    

Slack (MET) :             18.112ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.353ns (73.396%)  route 0.490ns (26.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.926 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.926    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.038    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 18.112    

Slack (MET) :             18.126ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.717%)  route 0.786ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.786     0.324    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.082    19.016    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.450    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 18.126    

Slack (MET) :             18.130ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.763%)  route 0.784ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.784     0.322    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.453    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 18.130    

Slack (MET) :             18.156ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.755     0.293    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.082    19.016    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.450    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 18.156    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.717%)  route 0.753ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.753     0.292    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.453    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 18.161    

Slack (MET) :             18.180ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.338%)  route 0.733ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.733     0.272    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.082    19.019    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.453    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                 18.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.227    -0.231    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.229    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.283    -0.176    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.367%)  route 0.282ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.282    -0.177    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.285    -0.174    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.259%)  route 0.341ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.341    -0.117    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.363    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkx_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   Serializer_core/Clock_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116     Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.578ns (66.394%)  route 1.305ns (33.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.305     2.880    Serializer_core/Serializer/douta[9]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     3.004 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.081     3.754    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 2.578ns (68.411%)  route 1.190ns (31.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           1.190     2.766    Serializer_core/Serializer/douta[14]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.890 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.751    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.578ns (68.751%)  route 1.172ns (31.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.172     2.750    Serializer_core/Serializer/douta[16]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124     2.874 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.874    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.077     3.750    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.578ns (68.674%)  route 1.176ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.176     2.751    Serializer_core/Serializer/douta[11]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     2.875 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.875    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.752    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.578ns (69.000%)  route 1.158ns (31.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.158     2.734    Serializer_core/Serializer/douta[12]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.858 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.858    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.077     3.749    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.578ns (69.037%)  route 1.156ns (30.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.156     2.735    Serializer_core/Serializer/douta[26]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     2.859 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.859    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.752    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.578ns (69.229%)  route 1.146ns (30.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.146     2.721    Serializer_core/Serializer/douta[5]
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124     2.845 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.845    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.081     3.753    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.578ns (70.229%)  route 1.093ns (29.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.093     2.671    Serializer_core/Serializer/douta[31]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124     2.795 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     2.795    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.751    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.290%)  route 0.185ns (22.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.185     0.212    Serializer_core/Serializer/douta[24]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.120     0.041    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.630ns (74.547%)  route 0.215ns (25.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.215     0.242    Serializer_core/Serializer/douta[20]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.120     0.040    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.630ns (74.283%)  route 0.218ns (25.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.218     0.245    Serializer_core/Serializer/douta[18]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.195%)  route 0.219ns (25.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.219     0.246    Serializer_core/Serializer/douta[17]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.630ns (72.442%)  route 0.240ns (27.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.240     0.267    Serializer_core/Serializer/douta[27]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.630ns (72.498%)  route 0.239ns (27.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.239     0.266    Serializer_core/Serializer/douta[22]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.630ns (70.045%)  route 0.269ns (29.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           0.269     0.295    Serializer_core/Serializer/douta[15]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.340    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.630ns (69.461%)  route 0.277ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           0.277     0.302    Serializer_core/Serializer/douta[13]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.842ns (27.158%)  route 2.258ns (72.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.124     2.262 r  Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.262    Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.032     4.083    Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.867ns (27.741%)  route 2.258ns (72.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.149     2.287 r  Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000     2.287    Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.075     4.126    Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.316    Registers_Matrix_core/Controller_0/Counter/wait_time_reg__0[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.121    -0.369    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.320    Registers_Matrix_core/Controller_1/Counter/wait_time_reg__0[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0_n_0
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092    -0.398    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.591    -0.573    Registers_Matrix_core/SRegister_30/CLK
    SLICE_X1Y118         FDCE                                         r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.311    Registers_Matrix_core/SRegister_10/Q[0]
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.045    -0.266 r  Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.862    -0.811    Registers_Matrix_core/SRegister_10/CLK
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.091    -0.402    Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM/row_to_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          0.155    -0.276    FSM/out[1]
    SLICE_X2Y116         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  FSM/row_to_buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    FSM/row_to_buff[1]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.370    FSM/row_to_buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X5Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/Q
                         net (fo=3, routed)           0.156    -0.276    Registers_Matrix_core/SRegister_02/Q[7]
    SLICE_X4Y116         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2_n_0
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.812    Registers_Matrix_core/SRegister_02/CLK
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.107    -0.385    Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.187ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    Registers_Matrix_core/SRegister_31/CLK
    SLICE_X5Y115         FDCE                                         r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.158    -0.272    Registers_Matrix_core/SRegister_01/Q[1]
    SLICE_X4Y115         LUT3 (Prop_lut3_I1_O)        0.046    -0.226 r  Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.861    -0.811    Registers_Matrix_core/SRegister_01/CLK
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.107    -0.384    Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.632%)  route 0.162ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X6Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.246    Registers_Matrix_core/SRegister_22/Q[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.198 r  Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1_n_0
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.813    Registers_Matrix_core/SRegister_22/CLK
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.131    -0.361    Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.886%)  route 0.159ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.270    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1/O
                         net (fo=1, routed)           0.000    -0.225    Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1_n_0
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.398    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.104    -0.222 r  Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.396    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.094%)  route 0.116ns (33.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[3]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.098    -0.228 r  Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.411    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.578ns (66.394%)  route 1.305ns (33.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.305     2.880    Serializer_core/Serializer/douta[9]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     3.004 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.081     3.756    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 2.578ns (68.411%)  route 1.190ns (31.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           1.190     2.766    Serializer_core/Serializer/douta[14]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.890 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.753    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.578ns (68.751%)  route 1.172ns (31.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.172     2.750    Serializer_core/Serializer/douta[16]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124     2.874 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.874    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.077     3.752    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.578ns (68.674%)  route 1.176ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.176     2.751    Serializer_core/Serializer/douta[11]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     2.875 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.875    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.754    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.578ns (69.000%)  route 1.158ns (31.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.158     2.734    Serializer_core/Serializer/douta[12]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.858 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.858    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.077     3.751    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.578ns (69.037%)  route 1.156ns (30.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.156     2.735    Serializer_core/Serializer/douta[26]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     2.859 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.859    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.754    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.578ns (69.229%)  route 1.146ns (30.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.146     2.721    Serializer_core/Serializer/douta[5]
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124     2.845 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.845    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.081     3.755    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.578ns (70.229%)  route 1.093ns (29.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.093     2.671    Serializer_core/Serializer/douta[31]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124     2.795 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     2.795    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.753    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  0.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.290%)  route 0.185ns (22.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.185     0.212    Serializer_core/Serializer/douta[24]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.120     0.039    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.630ns (74.547%)  route 0.215ns (25.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.215     0.242    Serializer_core/Serializer/douta[20]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.120     0.038    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.630ns (74.283%)  route 0.218ns (25.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.218     0.245    Serializer_core/Serializer/douta[18]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.195%)  route 0.219ns (25.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.219     0.246    Serializer_core/Serializer/douta[17]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.630ns (72.442%)  route 0.240ns (27.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.240     0.267    Serializer_core/Serializer/douta[27]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.630ns (72.498%)  route 0.239ns (27.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.239     0.266    Serializer_core/Serializer/douta[22]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.630ns (70.045%)  route 0.269ns (29.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           0.269     0.295    Serializer_core/Serializer/douta[15]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.340    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.630ns (69.461%)  route 0.277ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           0.277     0.302    Serializer_core/Serializer/douta[13]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0
  To Clock:  clkx_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.395    18.915    
                         clock uncertainty           -0.204    18.711    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.268    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    18.918    
                         clock uncertainty           -0.204    18.714    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.271    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.204    18.672    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.467    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.204    18.672    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.467    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.204    -0.038    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.058    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.204    -0.040    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.056    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.119    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.119    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clkx_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.395    18.915    
                         clock uncertainty           -0.204    18.711    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.268    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    18.918    
                         clock uncertainty           -0.204    18.714    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.271    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.204    18.672    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.467    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.204    18.672    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.467    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.204    18.673    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.468    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.204    -0.038    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.058    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.204    -0.040    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.056    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.118    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.119    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.119    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0_1
  To Clock:  clkx_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.819ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.501%)  route 1.090ns (70.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.090     0.629    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 17.819    

Slack (MET) :             17.824ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.530%)  route 1.088ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.088     0.627    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 17.824    

Slack (MET) :             17.986ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.070%)  route 0.923ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.923     0.462    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 17.986    

Slack (MET) :             17.999ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.907%)  route 0.490ns (25.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.037 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.037    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 17.999    

Slack (MET) :             18.110ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.353ns (73.396%)  route 0.490ns (26.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.926 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.926    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 18.110    

Slack (MET) :             18.124ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.717%)  route 0.786ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.786     0.324    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 18.124    

Slack (MET) :             18.128ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.763%)  route 0.784ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.784     0.322    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 18.128    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.755     0.293    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.159ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.717%)  route 0.753ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.753     0.292    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 18.159    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0 rise@20.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.338%)  route 0.733ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.733     0.272    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                 18.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.227    -0.231    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.229    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.283    -0.176    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.367%)  route 0.282ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.282    -0.177    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.285    -0.174    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.259%)  route 0.341ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.341    -0.117    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.580ns (19.714%)  route 2.362ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.807     2.101    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.560     4.040    
                         clock uncertainty           -0.067     3.972    
    SLICE_X8Y116         FDCE (Setup_fdce_C_CE)      -0.169     3.803    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.101    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.842ns (27.158%)  route 2.258ns (72.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.124     2.262 r  Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.262    Registers_Matrix_core/SRegister_11/OUTPUT[6]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.032     4.083    Registers_Matrix_core/SRegister_11/OUTPUT_reg[6]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.867ns (27.741%)  route 2.258ns (72.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 3.559 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.702    -0.838    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.419    -0.419 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          1.416     0.997    Registers_Matrix_core/SRegister_11/out[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I0_O)        0.299     1.296 r  Registers_Matrix_core/SRegister_11/OUTPUT1/O
                         net (fo=8, routed)           0.842     2.138    Registers_Matrix_core/SRegister_11/OUTPUT1__0
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.149     2.287 r  Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000     2.287    Registers_Matrix_core/SRegister_11/OUTPUT[7]_i_2_n_0
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     3.559    Registers_Matrix_core/SRegister_11/CLK
    SLICE_X7Y116         FDCE                                         r  Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]/C
                         clock pessimism              0.560     4.119    
                         clock uncertainty           -0.067     4.051    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.075     4.126    Registers_Matrix_core/SRegister_11/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.487%)  route 2.119ns (78.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.699    -0.841    FSM/CLK
    SLICE_X5Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 r  FSM/FSM_sequential_CS_reg[3]/Q
                         net (fo=38, routed)          1.555     1.170    FSM/out[3]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     1.294 r  FSM/Q[7]_i_1/O
                         net (fo=8, routed)           0.564     1.858    Serializer_core/Output_Reg0/E[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.560     4.041    
                         clock uncertainty           -0.067     3.973    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169     3.804    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.316    Registers_Matrix_core/Controller_0/Counter/wait_time_reg__0[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Registers_Matrix_core/Controller_0/Counter/thresh_sig_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.121    -0.369    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.320    Registers_Matrix_core/Controller_1/Counter/wait_time_reg__0[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    Registers_Matrix_core/Controller_1/Counter/thresh_sig_i_1__0_n_0
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092    -0.398    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.591    -0.573    Registers_Matrix_core/SRegister_30/CLK
    SLICE_X1Y118         FDCE                                         r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  Registers_Matrix_core/SRegister_30/OUTPUT_BUFF_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.311    Registers_Matrix_core/SRegister_10/Q[0]
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.045    -0.266 r  Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Registers_Matrix_core/SRegister_10/OUTPUT[0]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.862    -0.811    Registers_Matrix_core/SRegister_10/CLK
    SLICE_X0Y118         FDCE                                         r  Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.091    -0.402    Registers_Matrix_core/SRegister_10/OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM/row_to_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          0.155    -0.276    FSM/out[1]
    SLICE_X2Y116         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  FSM/row_to_buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    FSM/row_to_buff[1]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/row_to_buff_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.370    FSM/row_to_buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X5Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[7]/Q
                         net (fo=3, routed)           0.156    -0.276    Registers_Matrix_core/SRegister_02/Q[7]
    SLICE_X4Y116         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    Registers_Matrix_core/SRegister_02/OUTPUT[7]_i_2_n_0
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.860    -0.812    Registers_Matrix_core/SRegister_02/CLK
    SLICE_X4Y116         FDCE                                         r  Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.107    -0.385    Registers_Matrix_core/SRegister_02/OUTPUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.187ns (54.144%)  route 0.158ns (45.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    Registers_Matrix_core/SRegister_31/CLK
    SLICE_X5Y115         FDCE                                         r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  Registers_Matrix_core/SRegister_31/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.158    -0.272    Registers_Matrix_core/SRegister_01/Q[1]
    SLICE_X4Y115         LUT3 (Prop_lut3_I1_O)        0.046    -0.226 r  Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Registers_Matrix_core/SRegister_01/OUTPUT[1]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.861    -0.811    Registers_Matrix_core/SRegister_01/CLK
    SLICE_X4Y115         FDCE                                         r  Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.107    -0.384    Registers_Matrix_core/SRegister_01/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.632%)  route 0.162ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.592    -0.572    Registers_Matrix_core/SRegister_32/CLK
    SLICE_X6Y116         FDCE                                         r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  Registers_Matrix_core/SRegister_32/OUTPUT_BUFF_reg[1]/Q
                         net (fo=3, routed)           0.162    -0.246    Registers_Matrix_core/SRegister_22/Q[1]
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.198 r  Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Registers_Matrix_core/SRegister_22/OUTPUT[1]_i_1_n_0
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.859    -0.813    Registers_Matrix_core/SRegister_22/CLK
    SLICE_X6Y117         FDCE                                         r  Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.131    -0.361    Registers_Matrix_core/SRegister_22/OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.886%)  route 0.159ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.270    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1/O
                         net (fo=1, routed)           0.000    -0.225    Registers_Matrix_core/Controller_2/Counter/thresh_sig_i_1__1_n_0
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.864    -0.809    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.398    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.104    -0.222 r  Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    Registers_Matrix_core/Controller_2/Counter/wait_time[3]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.396    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.094%)  route 0.116ns (33.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.326    Registers_Matrix_core/Controller_2/Counter/wait_time_reg__0[3]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.098    -0.228 r  Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    Registers_Matrix_core/Controller_2/Counter/wait_time[0]_i_1__1_n_0
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.411    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.578ns (66.394%)  route 1.305ns (33.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.305     2.880    Serializer_core/Serializer/douta[9]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     3.004 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.081     3.754    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 2.578ns (68.411%)  route 1.190ns (31.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           1.190     2.766    Serializer_core/Serializer/douta[14]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.890 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.751    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.578ns (68.751%)  route 1.172ns (31.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.172     2.750    Serializer_core/Serializer/douta[16]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124     2.874 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.874    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.077     3.750    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.578ns (68.674%)  route 1.176ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.176     2.751    Serializer_core/Serializer/douta[11]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     2.875 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.875    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.752    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.578ns (69.000%)  route 1.158ns (31.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.158     2.734    Serializer_core/Serializer/douta[12]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.858 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.858    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.077     3.749    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.578ns (69.037%)  route 1.156ns (30.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.156     2.735    Serializer_core/Serializer/douta[26]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     2.859 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.859    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.204     3.673    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.752    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.578ns (69.229%)  route 1.146ns (30.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.146     2.721    Serializer_core/Serializer/douta[5]
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124     2.845 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.845    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.081     3.753    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.578ns (70.229%)  route 1.093ns (29.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.093     2.671    Serializer_core/Serializer/douta[31]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124     2.795 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     2.795    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.204     3.672    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.751    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.290%)  route 0.185ns (22.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.185     0.212    Serializer_core/Serializer/douta[24]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.120     0.041    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.630ns (74.547%)  route 0.215ns (25.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.215     0.242    Serializer_core/Serializer/douta[20]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.120     0.040    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.630ns (74.283%)  route 0.218ns (25.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.218     0.245    Serializer_core/Serializer/douta[18]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.195%)  route 0.219ns (25.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.219     0.246    Serializer_core/Serializer/douta[17]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.630ns (72.442%)  route 0.240ns (27.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.240     0.267    Serializer_core/Serializer/douta[27]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.042    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.630ns (72.498%)  route 0.239ns (27.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.239     0.266    Serializer_core/Serializer/douta[22]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.630ns (70.045%)  route 0.269ns (29.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           0.269     0.295    Serializer_core/Serializer/douta[15]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.340    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.630ns (69.461%)  route 0.277ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           0.277     0.302    Serializer_core/Serializer/douta[13]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.041    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.578ns (66.394%)  route 1.305ns (33.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.305     2.880    Serializer_core/Serializer/douta[9]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     3.004 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.004    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.081     3.756    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 2.578ns (68.411%)  route 1.190ns (31.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           1.190     2.766    Serializer_core/Serializer/douta[14]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.890 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.753    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.578ns (68.751%)  route 1.172ns (31.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.172     2.750    Serializer_core/Serializer/douta[16]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124     2.874 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.874    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.077     3.752    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.578ns (68.674%)  route 1.176ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.176     2.751    Serializer_core/Serializer/douta[11]
    SLICE_X8Y115         LUT6 (Prop_lut6_I2_O)        0.124     2.875 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.875    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.754    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.578ns (69.000%)  route 1.158ns (31.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.158     2.734    Serializer_core/Serializer/douta[12]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.124     2.858 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.858    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.077     3.751    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.578ns (69.037%)  route 1.156ns (30.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.156     2.735    Serializer_core/Serializer/douta[26]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     2.859 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.859    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.502     3.481    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.395     3.876    
                         clock uncertainty           -0.202     3.675    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.079     3.754    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.578ns (69.229%)  route 1.146ns (30.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.661    -0.879    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.575 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.146     2.721    Serializer_core/Serializer/douta[5]
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124     2.845 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.845    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.081     3.755    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.578ns (70.229%)  route 1.093ns (29.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.664    -0.876    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     1.578 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.093     2.671    Serializer_core/Serializer/douta[31]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124     2.795 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     2.795    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.501     3.480    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.395     3.875    
                         clock uncertainty           -0.202     3.674    
    SLICE_X8Y116         FDCE (Setup_fdce_C_D)        0.079     3.753    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  0.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.290%)  route 0.185ns (22.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.185     0.212    Serializer_core/Serializer/douta[24]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  Serializer_core/Serializer/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    Serializer_core/Output_Reg0/D[0]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.120     0.039    Serializer_core/Output_Reg0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.630ns (74.547%)  route 0.215ns (25.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.215     0.242    Serializer_core/Serializer/douta[20]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  Serializer_core/Serializer/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    Serializer_core/Output_Reg0/D[4]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.120     0.038    Serializer_core/Output_Reg0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.630ns (74.283%)  route 0.218ns (25.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.218     0.245    Serializer_core/Serializer/douta[18]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  Serializer_core/Serializer/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    Serializer_core/Output_Reg0/D[2]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.195%)  route 0.219ns (25.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.219     0.246    Serializer_core/Serializer/douta[17]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  Serializer_core/Serializer/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    Serializer_core/Output_Reg0/D[1]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.630ns (72.442%)  route 0.240ns (27.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.240     0.267    Serializer_core/Serializer/douta[27]
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  Serializer_core/Serializer/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Serializer_core/Output_Reg0/D[3]
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.834    -0.839    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y115         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.121     0.040    Serializer_core/Output_Reg0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.630ns (72.498%)  route 0.239ns (27.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.606    -0.558    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.027 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.239     0.266    Serializer_core/Serializer/douta[22]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  Serializer_core/Serializer/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    Serializer_core/Output_Reg0/D[6]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.630ns (70.045%)  route 0.269ns (29.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           0.269     0.295    Serializer_core/Serializer/douta[15]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  Serializer_core/Serializer/Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.340    Serializer_core/Output_Reg0/D[7]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[7]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Output_Reg0/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk4x_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.630ns (69.461%)  route 0.277ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.604    -0.560    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.025 r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           0.277     0.302    Serializer_core/Serializer/douta[13]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  Serializer_core/Serializer/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Serializer_core/Output_Reg0/D[5]
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.833    -0.840    Serializer_core/Output_Reg0/clk4x
    SLICE_X8Y116         FDCE                                         r  Serializer_core/Output_Reg0/Q_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X8Y116         FDCE (Hold_fdce_C_D)         0.121     0.039    Serializer_core/Output_Reg0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0
  To Clock:  clkx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.395    18.915    
                         clock uncertainty           -0.202    18.713    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.270    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    18.918    
                         clock uncertainty           -0.202    18.716    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.273    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.202    18.674    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.469    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.202    18.674    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.469    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.202    -0.040    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.056    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.202    -0.042    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.054    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.121    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.121    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
From Clock:  clkx_clk_wiz_0
  To Clock:  clkx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.819ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.501%)  route 1.090ns (70.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.090     0.629    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 17.819    

Slack (MET) :             17.824ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.530%)  route 1.088ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.088     0.627    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 17.824    

Slack (MET) :             17.986ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.070%)  route 0.923ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.923     0.462    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 17.986    

Slack (MET) :             17.999ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.907%)  route 0.490ns (25.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.037 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.037    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 17.999    

Slack (MET) :             18.110ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.353ns (73.396%)  route 0.490ns (26.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.490     0.029    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.703 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.703    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.926 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.926    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.578    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.062    19.036    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 18.110    

Slack (MET) :             18.124ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.717%)  route 0.786ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.786     0.324    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 18.124    

Slack (MET) :             18.128ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.763%)  route 0.784ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.622    -0.918    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.784     0.322    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 18.128    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.755     0.293    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.578    19.097    
                         clock uncertainty           -0.084    19.014    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.448    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.159ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.717%)  route 0.753ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.753     0.292    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 18.159    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.338%)  route 0.733ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.623    -0.917    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.733     0.272    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.578    19.100    
                         clock uncertainty           -0.084    19.017    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.451    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                 18.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.278%)  route 0.227ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.227    -0.231    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=3, routed)           0.230    -0.230    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.229    -0.229    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.459%)  route 0.280ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.178    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.283    -0.176    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.084    -0.460    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.277    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.367%)  route 0.282ns (66.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.282    -0.177    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    -0.600    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=3, routed)           0.285    -0.174    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clkx_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.259%)  route 0.341ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkx_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.565    -0.599    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=3, routed)           0.341    -0.117    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.084    -0.462    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.279    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clkx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 18.520 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.540    18.520    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.395    18.915    
                         clock uncertainty           -0.202    18.713    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.270    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.246%)  route 2.285ns (79.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.089    17.025    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.543    18.523    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    18.918    
                         clock uncertainty           -0.202    18.716    
    RAMB18_X0Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.273    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.202    18.674    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.469    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.268%)  route 2.282ns (79.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           1.086    17.022    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.501    18.480    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.395    18.875    
                         clock uncertainty           -0.202    18.674    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.205    18.469    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkx_clk_wiz_0_1 rise@20.000ns - clk4x_clk_wiz_0_1 rise@15.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.317%)  route 2.141ns (78.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    10.645 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    12.364    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.460 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    14.160    FSM/CLK
    SLICE_X1Y117         FDCE                                         r  FSM/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    14.616 r  FSM/FSM_sequential_CS_reg[1]/Q
                         net (fo=46, routed)          1.196    15.812    FSM/out[1]
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.124    15.936 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.945    16.881    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    18.481    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.395    18.876    
                         clock uncertainty           -0.202    18.675    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.205    18.470    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.875    -0.798    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.202    -0.040    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.056    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.418%)  route 0.885ns (79.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.507     0.542    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.873    -0.800    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.202    -0.042    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.054    Serializer_core/Ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.227ns (22.728%)  route 0.772ns (77.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.394     0.429    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.834    -0.839    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y115         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X9Y115         FDRE (Hold_fdre_C_CE)       -0.039    -0.120    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.121    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkx_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkx_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.227ns (21.544%)  route 0.827ns (78.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X3Y115         FDCE                                         r  FSM/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  FSM/FSM_sequential_CS_reg[0]/Q
                         net (fo=35, routed)          0.378    -0.065    FSM/out[0]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.034 r  FSM/Counter_Address_Generator_i_1/O
                         net (fo=8, routed)           0.449     0.483    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clkx_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.840    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y116         FDRE                                         r  Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X9Y116         FDRE (Hold_fdre_C_CE)       -0.039    -0.121    Serializer_core/Counter_Address_Generator/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk4x_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.773ns (36.622%)  route 1.338ns (63.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.817     0.456    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I0_O)        0.295     0.751 f  FSM/state_i_2__1/O
                         net (fo=1, routed)           0.521     1.272    Registers_Matrix_core/Controller_2/Checker/state0_1
    SLICE_X3Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Checker/CLK
    SLICE_X3Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Checker/state_reg/C
                         clock pessimism              0.578     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.666    Registers_Matrix_core/Controller_2/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.666    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X2Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X2Y113         FDCE (Recov_fdce_C_CLR)     -0.521     3.550    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.550    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.773ns (45.380%)  route 0.930ns (54.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.629     0.864    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.137    
                         clock uncertainty           -0.067     4.069    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.664    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.664    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.580ns (33.183%)  route 1.168ns (66.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.704    -0.836    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.647     0.267    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.124     0.391 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.521     0.912    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X2Y115         FDCE (Recov_fdce_C_CLR)     -0.319     3.751    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.634ns (45.155%)  route 0.770ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.427     0.110    FSM/reset_row_con[0]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.116     0.226 f  FSM/state_i_2/O
                         net (fo=1, routed)           0.343     0.569    Registers_Matrix_core/Controller_0/Checker/state0
    SLICE_X3Y114         FDCE                                         f  Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Checker/CLK
    SLICE_X3Y114         FDCE                                         r  Registers_Matrix_core/Controller_0/Checker/state_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.609     3.462    Registers_Matrix_core/Controller_0/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.462    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.773ns (49.394%)  route 0.792ns (50.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.491     0.726    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X1Y115         FDCE (Recov_fdce_C_CLR)     -0.405     3.665    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.027%)  route 0.330ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.182    -0.054    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X1Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.555    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.224    -0.205    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.165     0.005    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.252    -0.556    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.773ns (36.622%)  route 1.338ns (63.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.817     0.456    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I0_O)        0.295     0.751 f  FSM/state_i_2__1/O
                         net (fo=1, routed)           0.521     1.272    Registers_Matrix_core/Controller_2/Checker/state0_1
    SLICE_X3Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Checker/CLK
    SLICE_X3Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Checker/state_reg/C
                         clock pessimism              0.578     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.666    Registers_Matrix_core/Controller_2/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.666    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X2Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X2Y113         FDCE (Recov_fdce_C_CLR)     -0.521     3.550    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.550    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.773ns (45.380%)  route 0.930ns (54.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.629     0.864    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.137    
                         clock uncertainty           -0.067     4.069    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.664    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.664    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.580ns (33.183%)  route 1.168ns (66.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.704    -0.836    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.647     0.267    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.124     0.391 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.521     0.912    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X2Y115         FDCE (Recov_fdce_C_CLR)     -0.319     3.751    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.634ns (45.155%)  route 0.770ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.427     0.110    FSM/reset_row_con[0]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.116     0.226 f  FSM/state_i_2/O
                         net (fo=1, routed)           0.343     0.569    Registers_Matrix_core/Controller_0/Checker/state0
    SLICE_X3Y114         FDCE                                         f  Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Checker/CLK
    SLICE_X3Y114         FDCE                                         r  Registers_Matrix_core/Controller_0/Checker/state_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.609     3.462    Registers_Matrix_core/Controller_0/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.462    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.773ns (49.394%)  route 0.792ns (50.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.491     0.726    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X1Y115         FDCE (Recov_fdce_C_CLR)     -0.405     3.665    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.027%)  route 0.330ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.182    -0.054    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X1Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.224    -0.205    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.165     0.005    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk4x_clk_wiz_0
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.773ns (36.622%)  route 1.338ns (63.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.817     0.456    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I0_O)        0.295     0.751 f  FSM/state_i_2__1/O
                         net (fo=1, routed)           0.521     1.272    Registers_Matrix_core/Controller_2/Checker/state0_1
    SLICE_X3Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Checker/CLK
    SLICE_X3Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Checker/state_reg/C
                         clock pessimism              0.578     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.666    Registers_Matrix_core/Controller_2/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.666    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.464    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X2Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X2Y113         FDCE (Recov_fdce_C_CLR)     -0.521     3.550    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.550    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.773ns (45.380%)  route 0.930ns (54.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.629     0.864    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.137    
                         clock uncertainty           -0.067     4.069    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.664    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.664    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.580ns (33.183%)  route 1.168ns (66.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.704    -0.836    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.647     0.267    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.124     0.391 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.521     0.912    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X2Y115         FDCE (Recov_fdce_C_CLR)     -0.319     3.751    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.751    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.634ns (45.155%)  route 0.770ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.427     0.110    FSM/reset_row_con[0]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.116     0.226 f  FSM/state_i_2/O
                         net (fo=1, routed)           0.343     0.569    Registers_Matrix_core/Controller_0/Checker/state0
    SLICE_X3Y114         FDCE                                         f  Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Checker/CLK
    SLICE_X3Y114         FDCE                                         r  Registers_Matrix_core/Controller_0/Checker/state_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.071    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.609     3.462    Registers_Matrix_core/Controller_0/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.462    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.773ns (49.394%)  route 0.792ns (50.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.491     0.726    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.070    
    SLICE_X1Y115         FDCE (Recov_fdce_C_CLR)     -0.405     3.665    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.027%)  route 0.330ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.182    -0.054    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X1Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.224    -0.205    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.165     0.005    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk4x_clk_wiz_0_1
  To Clock:  clk4x_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.773ns (36.622%)  route 1.338ns (63.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.817     0.456    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I0_O)        0.295     0.751 f  FSM/state_i_2__1/O
                         net (fo=1, routed)           0.521     1.272    Registers_Matrix_core/Controller_2/Checker/state0_1
    SLICE_X3Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Checker/CLK
    SLICE_X3Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Checker/state_reg/C
                         clock pessimism              0.578     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.667    Registers_Matrix_core/Controller_2/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.465    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.465    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.465    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X3Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X3Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.607     3.465    Registers_Matrix_core/Controller_0/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.441%)  route 1.217ns (64.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.718     0.401    FSM/reset_row_con[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.150     0.551 f  FSM/wait_time[3]_i_2/O
                         net (fo=5, routed)           0.499     1.050    Registers_Matrix_core/Controller_0/Counter/AR[0]
    SLICE_X2Y113         FDCE                                         f  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Counter/CLK
    SLICE_X2Y113         FDCE                                         r  Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X2Y113         FDCE (Recov_fdce_C_CLR)     -0.521     3.551    Registers_Matrix_core/Controller_0/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.773ns (45.380%)  route 0.930ns (54.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.629     0.864    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y116         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     3.561    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y116         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg/C
                         clock pessimism              0.576     4.137    
                         clock uncertainty           -0.067     4.070    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.405     3.665    Registers_Matrix_core/Controller_2/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.580ns (33.183%)  route 1.168ns (66.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.704    -0.836    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.647     0.267    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.124     0.391 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.521     0.912    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.071    
    SLICE_X2Y115         FDCE (Recov_fdce_C_CLR)     -0.319     3.752    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.634ns (45.155%)  route 0.770ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.705    -0.835    FSM/CLK
    SLICE_X2Y112         FDRE                                         r  FSM/RESET_ROW_CON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  FSM/RESET_ROW_CON_reg[0]/Q
                         net (fo=3, routed)           0.427     0.110    FSM/reset_row_con[0]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.116     0.226 f  FSM/state_i_2/O
                         net (fo=1, routed)           0.343     0.569    Registers_Matrix_core/Controller_0/Checker/state0
    SLICE_X3Y114         FDCE                                         f  Registers_Matrix_core/Controller_0/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.584     3.563    Registers_Matrix_core/Controller_0/Checker/CLK
    SLICE_X3Y114         FDCE                                         r  Registers_Matrix_core/Controller_0/Checker/state_reg/C
                         clock pessimism              0.576     4.139    
                         clock uncertainty           -0.067     4.072    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.609     3.463    Registers_Matrix_core/Controller_0/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          3.463    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (recovery check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk4x_clk_wiz_0_1 rise@5.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.773ns (49.394%)  route 0.792ns (50.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.701    -0.839    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.361 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.301    -0.060    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.295     0.235 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.491     0.726    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         1.583     3.562    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.576     4.138    
                         clock uncertainty           -0.067     4.071    
    SLICE_X1Y115         FDCE (Recov_fdce_C_CLR)     -0.405     3.666    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          3.666    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.027%)  route 0.330ns (63.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.182    -0.054    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X1Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X1Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg/C
                         clock pessimism              0.252    -0.555    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/thresh_sig_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.726%)  route 0.335ns (64.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.281    FSM/reset_row_con[1]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 f  FSM/wait_time[3]_i_2__0/O
                         net (fo=5, routed)           0.186    -0.050    Registers_Matrix_core/Controller_1/Counter/RESET_ROW_CON_reg[1][0]
    SLICE_X0Y113         FDCE                                         f  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.866    -0.807    Registers_Matrix_core/Controller_1/Counter/CLK
    SLICE_X0Y113         FDCE                                         r  Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y113         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    Registers_Matrix_core/Controller_1/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.246ns (45.306%)  route 0.297ns (54.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.593    -0.571    FSM/CLK
    SLICE_X2Y116         FDRE                                         r  FSM/RESET_ROW_CON_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  FSM/RESET_ROW_CON_reg[2]/Q
                         net (fo=3, routed)           0.112    -0.311    FSM/reset_row_con[2]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 f  FSM/wait_time[3]_i_2__1/O
                         net (fo=5, routed)           0.185    -0.028    Registers_Matrix_core/Controller_2/Counter/RESET_ROW_CON_reg[2][0]
    SLICE_X1Y115         FDCE                                         f  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_2/Counter/CLK
    SLICE_X1Y115         FDCE                                         r  Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    Registers_Matrix_core/Controller_2/Counter/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 FSM/RESET_ROW_CON_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
                            (removal check against rising-edge clock clk4x_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4x_clk_wiz_0_1 rise@0.000ns - clk4x_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.594    -0.570    FSM/CLK
    SLICE_X1Y114         FDRE                                         r  FSM/RESET_ROW_CON_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  FSM/RESET_ROW_CON_reg[1]/Q
                         net (fo=3, routed)           0.224    -0.205    FSM/reset_row_con[1]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045    -0.160 f  FSM/state_i_2__0/O
                         net (fo=1, routed)           0.165     0.005    Registers_Matrix_core/Controller_1/Checker/state0_0
    SLICE_X2Y115         FDCE                                         f  Registers_Matrix_core/Controller_1/Checker/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4x_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    Serializer_core/Clock_Wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Serializer_core/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Serializer_core/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  Serializer_core/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    Serializer_core/Clock_Wizard/inst/clk4x_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Serializer_core/Clock_Wizard/inst/clkout2_buf/O
                         net (fo=147, routed)         0.865    -0.808    Registers_Matrix_core/Controller_1/Checker/CLK
    SLICE_X2Y115         FDCE                                         r  Registers_Matrix_core/Controller_1/Checker/state_reg/C
                         clock pessimism              0.252    -0.556    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    Registers_Matrix_core/Controller_1/Checker/state_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.628    





