<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN"
"http://www.w3.org/TR/REC-html40/loose.dtd">
<html>

<head>
<meta name="generator" content=
"HTML Tidy for FreeBSD (vers 12 August 2007), see www.w3.org">
<meta name="author" lang="en-us" content="John Regehr">
<link rel="stylesheet" type="text/css" href="lctes.css">
<title>LCTES 2008 Technical Program</title>
</head>

<body>

<center>
<h1>LCTES 2008 Technical Program and Schedule</h1>
</center>


<table summary=""  BORDER="5" CELLPADDING="10" WIDTH="100%" bgcolor="#000066">
<tbody>
<tr>
<td align="center">
<b><font face=Arial,Helvetica size="5" color="#FFFFFF">
Thursday, June 12, 2008<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Breakfast (7:30am - 8:30am)<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Opening Remarks (8:30am - 8:40am)<br> 
</font></b></td>
</tr>
</tbody>
</table>

<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Invited Talk (8:40-10:00)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<h4>
A formally verified compiler for critical embedded software<br>
Xavier Leroy<br>
INRIA Paris-Rocquencourt<br>
<a href="leroy_abstract.html">(Abstract)</a>
</h4>

<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Break (10:00-10:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Paper Session 1: Java (10:30-12:00)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<ul>
<li>
<b>A Unified Restricted Thread Programming Model for Java</b><br>
Joshua Auerbach, Jesper Spring, David Bacon, Rachid Guerraoui and Jan
Vitek
<li>
<b>Enhanced Hot Spot Detection Heuristics for Embedded Java Just-in-Time
Compilers</b><br>
Seongwon Lee, Soo-Mook Moon and Seong-Moo Kim
<li>
<b>Impact of JVM SuperOperators on Energy Consumption in
Resource-Constrained Embedded Systems</b><br>
Carmen Badea, Alexandru Nicolau and Alexander Veidenbaum
</ul>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Lunch (12:00-1:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Paper Session 2: Timing Analysis and Compiler Optimization (1:30-3:10)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<ul>
<li>
<b>
Generalized Instruction Selection using SSA-Graphs</b><br>
Dietmar Ebner, Florian Brandner, Bernhard Scholz, Andreas Krall, Peter
Wiedermann and Albrecht Kadlec

<li>
<b>
Compiler Driven Data Layout Optimization for Regular/Irregular Array
Access Patterns</b><br>
Doosan Cho, Sudeep Pasricha, Ilya Issenin, Nikil Dutt and Yunheung Paek

<li>
<b>
Relative Competitiveness of Cache Replacement Policies</b><br>
Jan Reineke and Daniel Grund

<li>
<b>
Robust and Sustainable Schedulability Analysis of Embedded Software</b><br>
Madhukar Anand and Insup Lee

</ul>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Break (3:10-3:40)
<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Student Poster Session (3:40-5:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<table summary=""  BORDER="5" CELLPADDING="10" WIDTH="100%" bgcolor="#000066">
<tbody>
<tr>
<td align="center">
<b><font face=Arial,Helvetica size="5" color="#FFFFFF">
Friday, June 13, 2008<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Breakfast (7:30-8:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Paper Session 3: Architecture (8:30-10:00)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<ul>

<li><b>
Improving Performance and Reducing Energy-Delay with Adaptive Resource
Resizing for Out-of-Order Embedded Processors</b><br>
Houman Homayoun, Sudeep Pasricha, Mohammad Makhzan, and Alexander Veidenbaum

<li><b>
A Domain Specific Interconnect for Reconfigurable Computing</b><br>
Sanjay Rajopadhye, Gautam and Lakshminarayanan Renganarayana

<li><b>
FaCSim: A Fast and Cycle-Accurate Architecture Simulator for Embedded
Systems</b><br>
Jaejin Lee, Junghyun Kim, Choonki Jang, Seungkyun Kim, Bernhard Egger,
Kwangsub Kim and SangYong Han

</ul>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Break (10:00-10:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>



<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Invited Talk (10:30-12:00)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<h4>
Phoenix: Exploring the Northern Polar Region of Mars
<br>
Peter Gluck
<br>
NASA JPL
<br>
<a href="gluck_abstract.html">(Abstract)</a>
</h4>



<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Lunch (12:00-1:30)
<br> 
</font></b></td>
</tr>
</tbody>
</table>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Paper Session 4: Programming Languages (1:30-3:10)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<ul>

<li>
<b>
A Type System for the Automatic Distribution of Higher-order
Synchronous Dataflow Programs</b><br>
Gwenaël Delaval, Alain Girault and Marc Pouzet

<li>
<b>
EventScript: An Event-Processing Language Based on Regular Expressions
with Actions</b><br>
Norman Cohen and Karl Kalleberg

<li>
<b>
Clock-directed Modular Code Generation of Synchronous Data-flow
Languages</b><br>
Dariusz Biernacki, Jean-Louis Colaco, Grégoire Hamon and Marc Pouzet

<li>
<b>
Design and Evaluation of a Compiler for Embedded Stream Programs</b><br>
Ryan Newton

</ul>


<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Break (3:10-3:40)
<br> 
</font></b></td>
</tr>
</tbody>
</table>



<table summary=""  BORDER=0 CELLPADDING=2 WIDTH="100%" >
<tbody>
<tr>
<td ALIGN=LEFT BGCOLOR="#527980"><b><font face=Arial,Helvetica color="#FFFFFF" size="4">
Paper Session 5: Register Allocation (3:40-5:00)
<br> 
</font></b></td>
</tr>
</tbody>
</table>

<ul>

<li><b>
Post-pass Periodic Register Allocation To Minimise Loop Unrolling</b><br>
Mounira Bachir, Sid-Ahmed-Ali Touati and Albert Cohen

<li><b>
Placement-and-routing-bases Register Allocation for Coarse-grained
Reconfigurable Arrays</b><br>
Bjorn De Sutter, Paul Coene and Tom Vander Aa

<li><b>
Optimizing Scientific Application Loops on Stream Processors</b><br>
Li Wang, Xuejun Yang, Jingling Xue, Yu Deng, Xiaobo Yan, Tao Tang, and Quan Hoang Nguyen

</ul>


<br>
<br>
<br>
<p>Page maintained by: <a href=
"http://www.cs.utah.edu/~regehr/">John Regehr</a></p>
</body>
</html>

