// Seed: 2888309823
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    input wire id_10,
    output wor id_11
);
  supply0 id_13 = {1{1'd0}};
  wire id_14;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input supply1 id_5,
    output tri0 id_6
);
  initial begin
    id_3 <= id_2;
    id_6 = 1'b0;
    id_4 <= 1'd0;
  end
  module_0(
      id_6, id_5, id_5, id_0, id_6, id_0, id_1, id_1, id_0, id_5, id_0, id_6
  );
endmodule
