Reading OpenROAD database at '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/36-openroad-repairantennas/1-diodeinsertion/state_machine.odb'…
Reading library file at '/Users/ricardonunes/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/xhwkk1nyrhfgxgb87jl3m1gz0fbr8vi4-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.1
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   state_machine
Die area:                 ( 0 0 ) ( 145000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     391
Number of terminals:      87
Number of snets:          2
Number of nets:           324

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 74.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7915.
[INFO DRT-0033] mcon shape region query size = 4692.
[INFO DRT-0033] met1 shape region query size = 1222.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 72.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 79.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 204 pins.
[INFO DRT-0081]   Complete 68 unique inst patterns.
[INFO DRT-0084]   Complete 161 groups.
#scanned instances     = 391
#unique  instances     = 74
#stdCellGenAp          = 1698
#stdCellValidPlanarAp  = 30
#stdCellValidViaAp     = 1265
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 845
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:03, memory = 88.25 (MB), peak = 88.25 (MB)

Number of guides:     1985

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 642.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 510.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 298.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 81.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 941 vertical wires in 1 frboxes and 591 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 64 vertical wires in 1 frboxes and 183 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 91.86 (MB), peak = 91.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 91.88 (MB), peak = 91.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 120.68 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 121.90 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:08, memory = 126.99 (MB).
[INFO DRT-0199]   Number of violations = 106.
Viol/Layer        met1   met2   met3
Metal Spacing       22      1      0
Min Hole             3      0      0
Recheck             13      5      1
Short               61      0      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:08, memory = 148.86 (MB), peak = 398.41 (MB)
Total wire length = 8091 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3440 um.
Total wire length on LAYER met2 = 2330 um.
Total wire length on LAYER met3 = 2309 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1771.
Up-via summary (total 1771):.

-----------------------
 FR_MASTERSLICE       0
            li1     820
           met1     832
           met2     117
           met3       2
           met4       0
-----------------------
                   1771


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 106 violations.
    elapsed time = 00:00:00, memory = 136.29 (MB).
    Completing 20% with 106 violations.
    elapsed time = 00:00:01, memory = 124.97 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:01, memory = 124.67 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:01, memory = 124.67 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:02, memory = 126.95 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:04, memory = 127.50 (MB).
    Completing 70% with 76 violations.
    elapsed time = 00:00:04, memory = 127.66 (MB).
    Completing 80% with 76 violations.
    elapsed time = 00:00:04, memory = 127.66 (MB).
[INFO DRT-0199]   Number of violations = 76.
Viol/Layer        met1
Metal Spacing       11
Short               65
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 148.21 (MB), peak = 398.41 (MB)
Total wire length = 8047 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3428 um.
Total wire length on LAYER met2 = 2277 um.
Total wire length on LAYER met3 = 2330 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1766.
Up-via summary (total 1766):.

-----------------------
 FR_MASTERSLICE       0
            li1     820
           met1     822
           met2     122
           met3       2
           met4       0
-----------------------
                   1766


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 76 violations.
    elapsed time = 00:00:00, memory = 148.21 (MB).
    Completing 20% with 76 violations.
    elapsed time = 00:00:00, memory = 137.35 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:00, memory = 134.35 (MB).
    Completing 40% with 77 violations.
    elapsed time = 00:00:03, memory = 127.54 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:03, memory = 127.45 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:03, memory = 127.51 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:04, memory = 130.00 (MB).
    Completing 80% with 79 violations.
    elapsed time = 00:00:04, memory = 129.20 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1
Metal Spacing       35
Min Hole             1
Short               61
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 146.87 (MB), peak = 398.41 (MB)
Total wire length = 8018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3408 um.
Total wire length on LAYER met2 = 2290 um.
Total wire length on LAYER met3 = 2308 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1780.
Up-via summary (total 1780):.

-----------------------
 FR_MASTERSLICE       0
            li1     820
           met1     841
           met2     117
           met3       2
           met4       0
-----------------------
                   1780


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 136.61 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 136.38 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:03, memory = 130.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 149.79 (MB), peak = 399.61 (MB)
Total wire length = 7999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3195 um.
Total wire length on LAYER met2 = 2308 um.
Total wire length on LAYER met3 = 2484 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1817.
Up-via summary (total 1817):.

-----------------------
 FR_MASTERSLICE       0
            li1     820
           met1     859
           met2     136
           met3       2
           met4       0
-----------------------
                   1817


[INFO DRT-0198] Complete detail routing.
Total wire length = 7999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3195 um.
Total wire length on LAYER met2 = 2308 um.
Total wire length on LAYER met3 = 2484 um.
Total wire length on LAYER met4 = 10 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1817.
Up-via summary (total 1817):.

-----------------------
 FR_MASTERSLICE       0
            li1     820
           met1     859
           met2     136
           met3       2
           met4       0
-----------------------
                   1817


[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:22, memory = 149.79 (MB), peak = 399.61 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/38-openroad-detailedrouting/state_machine.odb'…
Writing netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/38-openroad-detailedrouting/state_machine.nl.v'…
Writing powered netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/38-openroad-detailedrouting/state_machine.pnl.v'…
Writing layout to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/38-openroad-detailedrouting/state_machine.def'…
Writing timing constraints to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-01_23-13-24/38-openroad-detailedrouting/state_machine.sdc'…
