---
MainSourceFile:  /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1211_1:  '
    FileOffset:      1211
    FilePath:        /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          56654
        Length:          0
        ReplacementText: 'VITIS_LOOP_1211_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          263726
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          264165
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          264605
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1245_1:  '
    FileOffset:      1245
    FilePath:        /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          526400
        Length:          0
        ReplacementText: 'VITIS_LOOP_1245_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_135_1:  '
    FileOffset:      135
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1937755
        Length:          0
        ReplacementText: 'VITIS_LOOP_135_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_147_1:  '
    FileOffset:      147
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1937954
        Length:          0
        ReplacementText: 'VITIS_LOOP_147_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_159_1:  '
    FileOffset:      159
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1938133
        Length:          0
        ReplacementText: 'VITIS_LOOP_159_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_180_1:  '
    FileOffset:      180
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1938433
        Length:          0
        ReplacementText: 'VITIS_LOOP_180_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_205_1:  '
    FileOffset:      205
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1938795
        Length:          0
        ReplacementText: 'VITIS_LOOP_205_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_226_1:  '
    FileOffset:      226
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1939102
        Length:          0
        ReplacementText: 'VITIS_LOOP_226_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_250_1:  '
    FileOffset:      250
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.hpp
    Replacements:    
      - FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp
        Offset:          1939497
        Length:          0
        ReplacementText: 'VITIS_LOOP_250_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, RAM_2P + BRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      44
    FilePath:        /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/read_req_table.cpp
    Replacements:    
...
