
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _39315_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _38590_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _39315_/CK (DFF_X1)
   0.08    0.08 ^ _39315_/Q (DFF_X1)
   0.32    0.40 ^ _32787_/Z (BUF_X1)
   0.19    0.59 ^ _20150_/Z (BUF_X32)
   0.03    0.62 ^ _20151_/Z (BUF_X32)
   0.10    0.72 ^ _20186_/Z (BUF_X4)
   0.03    0.76 v _21479_/ZN (OAI211_X2)
   0.03    0.79 ^ _21482_/ZN (NAND3_X1)
   0.03    0.82 v _21486_/ZN (OAI211_X4)
   0.05    0.86 ^ _21497_/ZN (OAI211_X4)
   0.09    0.95 v _21519_/ZN (NAND2_X4)
   0.04    0.99 v _21520_/Z (BUF_X16)
   0.04    1.03 ^ _26416_/ZN (AOI21_X4)
   0.04    1.07 ^ _26417_/ZN (AND2_X4)
   0.10    1.17 ^ _26769_/Z (XOR2_X2)
   0.05    1.22 ^ _27285_/Z (BUF_X4)
   0.02    1.23 v _27286_/ZN (NAND2_X1)
   0.02    1.26 ^ _27288_/ZN (NAND2_X1)
   0.06    1.32 ^ _27289_/Z (XOR2_X1)
   0.08    1.40 ^ _27296_/Z (XOR2_X1)
   0.07    1.47 ^ _27300_/Z (XOR2_X1)
   0.07    1.54 ^ _27322_/Z (XOR2_X1)
   0.07    1.60 ^ _27328_/Z (XOR2_X1)
   0.07    1.67 ^ _27345_/Z (XOR2_X1)
   0.05    1.72 ^ _27349_/ZN (XNOR2_X1)
   0.07    1.79 ^ _27353_/Z (XOR2_X1)
   0.03    1.83 v _27357_/ZN (XNOR2_X2)
   0.04    1.86 ^ _27602_/ZN (NOR3_X4)
   0.03    1.89 v _27604_/ZN (NAND3_X1)
   0.05    1.94 ^ _27605_/ZN (AOI21_X2)
   0.01    1.95 v _27608_/ZN (NOR4_X2)
   0.03    1.98 ^ _27609_/ZN (NAND2_X2)
   0.06    2.04 ^ _27953_/ZN (AND3_X1)
   0.01    2.05 v _27958_/ZN (NOR2_X1)
   0.10    2.15 ^ _28021_/ZN (XNOR2_X1)
   0.04    2.20 v _31359_/ZN (OAI21_X1)
   0.07    2.26 ^ _31360_/ZN (AOI21_X1)
   0.02    2.28 v _31361_/ZN (NOR2_X1)
   0.16    2.44 ^ _31364_/ZN (NOR2_X1)
   0.11    2.55 ^ _31365_/Z (CLKBUF_X2)
   0.04    2.60 ^ _31471_/Z (MUX2_X1)
   0.02    2.62 ^ _37179_/Z (BUF_X1)
   0.00    2.62 ^ _38590_/D (DFF_X1)
           2.62   data arrival time

  10.00   10.00   clock CLK (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _38590_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -2.62   data arrival time
---------------------------------------------------------
           7.35   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 140008 u^2 29% utilization.
