// Seed: 1867209444
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output logic id_5,
    input supply0 id_6,
    input tri id_7,
    output wor id_8,
    input wor id_9,
    output logic id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wire id_14,
    output wire id_15
);
  always @(*) begin
    id_5  <= 1'b0;
    id_10 <= 1;
  end
  module_0(
      id_6
  );
endmodule
