verilog work "HalfSub.v"
verilog work "HalfAdder.v"
verilog work "FullSub.v"
verilog work "FullAdder.v"
verilog work "FAFS.v"
