<html>
<head>
<title>TriCore TC1197 (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="DBGSR_t"><b>DBGSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Debug Status Register</b></td></tr>
<tr><td colspan="5"><b>DBGSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DE:1</td>
<td>0 - 0</td>
<td>DBGSR_DE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int HALT:2</td>
<td>1 - 2</td>
<td>DBGSR_HALT_MASK</td>
<td>0x00000006</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SIH:1</td>
<td>3 - 3</td>
<td>DBGSR_SIH_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SUSP:1</td>
<td>4 - 4</td>
<td>DBGSR_SUSP_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PREVSUSP:1</td>
<td>6 - 6</td>
<td>DBGSR_PREVSUSP_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int PEVT:1</td>
<td>7 - 7</td>
<td>DBGSR_PEVT_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EVTSRC:5</td>
<td>8 - 12</td>
<td>DBGSR_EVTSRC_MASK</td>
<td>0x00001f00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DBGSR">DBGSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DBGTCR_t"><b>DBGTCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Debug Trap Control Register</b></td></tr>
<tr><td colspan="5"><b>DBGTCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DTA:1</td>
<td>0 - 0</td>
<td>DBGTCR_DTA_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DBGTCR">DBGTCR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DCX_t"><b>DCX_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Debug Context Save Area Pointer Register</b></td></tr>
<tr><td colspan="5"><b>DCX_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DCX_Value:28</td>
<td>4 - 31</td>
<td>DCX_DCX_Value_MASK</td>
<td>0xfffffff0</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DCX">DCX</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DIEAR_t"><b>DIEAR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Integrity Error Address Register</b></td></tr>
<tr><td colspan="5"><b>DIEAR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TA:32</td>
<td>0 - 31</td>
<td>DIEAR_TA_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DIEAR">DIEAR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DIETR_t"><b>DIETR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Integrity Error Trap Register</b></td></tr>
<tr><td colspan="5"><b>DIETR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int IED:1</td>
<td>0 - 0</td>
<td>DIETR_IED_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int IE_T:1</td>
<td>1 - 1</td>
<td>DIETR_IE_T_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int IE_C:1</td>
<td>2 - 2</td>
<td>DIETR_IE_C_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int IE_S:1</td>
<td>3 - 3</td>
<td>DIETR_IE_S_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int IE_B:1</td>
<td>4 - 4</td>
<td>DIETR_IE_B_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int BUS_ID:4</td>
<td>5 - 8</td>
<td>DIETR_BUS_ID_MASK</td>
<td>0x000001e0</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int TRTYP:1</td>
<td>9 - 9</td>
<td>DIETR_TRTYP_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DIETR">DIETR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_ADRCRm_t"><b>DMA_ADRCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Address Control Register</b></td></tr>
<tr><td colspan="5"><b>DMA_ADRCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SMF:3</td>
<td>0 - 2</td>
<td>DMA_ADRCRm_SMF_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int INCS:1</td>
<td>3 - 3</td>
<td>DMA_ADRCRm_INCS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int DMF:3</td>
<td>4 - 6</td>
<td>DMA_ADRCRm_DMF_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int INCD:1</td>
<td>7 - 7</td>
<td>DMA_ADRCRm_INCD_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CBLS:4</td>
<td>8 - 11</td>
<td>DMA_ADRCRm_CBLS_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CBLD:4</td>
<td>12 - 15</td>
<td>DMA_ADRCRm_CBLD_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SHCT:2</td>
<td>16 - 17</td>
<td>DMA_ADRCRm_SHCT_MASK</td>
<td>0x00030000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SHWEN:1</td>
<td>18 - 18</td>
<td>DMA_ADRCRm_SHWEN_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ADRCR00">DMA_ADRCR00</a>,
<a class="url" href="../dma.html#DMA_ADRCR01">DMA_ADRCR01</a>,
<a class="url" href="../dma.html#DMA_ADRCR02">DMA_ADRCR02</a>,
<a class="url" href="../dma.html#DMA_ADRCR03">DMA_ADRCR03</a>,
<a class="url" href="../dma.html#DMA_ADRCR04">DMA_ADRCR04</a>,
<a class="url" href="../dma.html#DMA_ADRCR05">DMA_ADRCR05</a>,
<a class="url" href="../dma.html#DMA_ADRCR06">DMA_ADRCR06</a>,
<a class="url" href="../dma.html#DMA_ADRCR07">DMA_ADRCR07</a>,
<a class="url" href="../dma.html#DMA_ADRCR10">DMA_ADRCR10</a>,
<a class="url" href="../dma.html#DMA_ADRCR11">DMA_ADRCR11</a>,
<a class="url" href="../dma.html#DMA_ADRCR12">DMA_ADRCR12</a>,
<a class="url" href="../dma.html#DMA_ADRCR13">DMA_ADRCR13</a>,
<a class="url" href="../dma.html#DMA_ADRCR14">DMA_ADRCR14</a>,
<a class="url" href="../dma.html#DMA_ADRCR15">DMA_ADRCR15</a>,
<a class="url" href="../dma.html#DMA_ADRCR16">DMA_ADRCR16</a>,
<a class="url" href="../dma.html#DMA_ADRCR17">DMA_ADRCR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CHCRm_t"><b>DMA_CHCRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Control Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CHCRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TREL:10</td>
<td>0 - 9</td>
<td>DMA_CHCRm_TREL_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PRSEL:4</td>
<td>12 - 15</td>
<td>DMA_CHCRm_PRSEL_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int BLKM:3</td>
<td>16 - 18</td>
<td>DMA_CHCRm_BLKM_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RROAT:1</td>
<td>19 - 19</td>
<td>DMA_CHCRm_RROAT_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CHMODE:1</td>
<td>20 - 20</td>
<td>DMA_CHCRm_CHMODE_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHDW:2</td>
<td>21 - 22</td>
<td>DMA_CHCRm_CHDW_MASK</td>
<td>0x00600000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int PATSEL:2</td>
<td>24 - 25</td>
<td>DMA_CHCRm_PATSEL_MASK</td>
<td>0x03000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int CHPRIO:1</td>
<td>28 - 28</td>
<td>DMA_CHCRm_CHPRIO_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int DMAPRIO:2</td>
<td>30 - 31</td>
<td>DMA_CHCRm_DMAPRIO_MASK</td>
<td>0xc0000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CHCR00">DMA_CHCR00</a>,
<a class="url" href="../dma.html#DMA_CHCR01">DMA_CHCR01</a>,
<a class="url" href="../dma.html#DMA_CHCR02">DMA_CHCR02</a>,
<a class="url" href="../dma.html#DMA_CHCR03">DMA_CHCR03</a>,
<a class="url" href="../dma.html#DMA_CHCR04">DMA_CHCR04</a>,
<a class="url" href="../dma.html#DMA_CHCR05">DMA_CHCR05</a>,
<a class="url" href="../dma.html#DMA_CHCR06">DMA_CHCR06</a>,
<a class="url" href="../dma.html#DMA_CHCR07">DMA_CHCR07</a>,
<a class="url" href="../dma.html#DMA_CHCR10">DMA_CHCR10</a>,
<a class="url" href="../dma.html#DMA_CHCR11">DMA_CHCR11</a>,
<a class="url" href="../dma.html#DMA_CHCR12">DMA_CHCR12</a>,
<a class="url" href="../dma.html#DMA_CHCR13">DMA_CHCR13</a>,
<a class="url" href="../dma.html#DMA_CHCR14">DMA_CHCR14</a>,
<a class="url" href="../dma.html#DMA_CHCR15">DMA_CHCR15</a>,
<a class="url" href="../dma.html#DMA_CHCR16">DMA_CHCR16</a>,
<a class="url" href="../dma.html#DMA_CHCR17">DMA_CHCR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CHICRm_t"><b>DMA_CHICRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Interrupt Control Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CHICRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WRPSE:1</td>
<td>0 - 0</td>
<td>DMA_CHICRm_WRPSE_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int WRPDE:1</td>
<td>1 - 1</td>
<td>DMA_CHICRm_WRPDE_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int INTCT:2</td>
<td>2 - 3</td>
<td>DMA_CHICRm_INTCT_MASK</td>
<td>0x0000000c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WRPP:4</td>
<td>4 - 7</td>
<td>DMA_CHICRm_WRPP_MASK</td>
<td>0x000000f0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int INTP:4</td>
<td>8 - 11</td>
<td>DMA_CHICRm_INTP_MASK</td>
<td>0x00000f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int IRDV:4</td>
<td>12 - 15</td>
<td>DMA_CHICRm_IRDV_MASK</td>
<td>0x0000f000</td>
<td align="right">12</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CHICR00">DMA_CHICR00</a>,
<a class="url" href="../dma.html#DMA_CHICR01">DMA_CHICR01</a>,
<a class="url" href="../dma.html#DMA_CHICR02">DMA_CHICR02</a>,
<a class="url" href="../dma.html#DMA_CHICR03">DMA_CHICR03</a>,
<a class="url" href="../dma.html#DMA_CHICR04">DMA_CHICR04</a>,
<a class="url" href="../dma.html#DMA_CHICR05">DMA_CHICR05</a>,
<a class="url" href="../dma.html#DMA_CHICR06">DMA_CHICR06</a>,
<a class="url" href="../dma.html#DMA_CHICR07">DMA_CHICR07</a>,
<a class="url" href="../dma.html#DMA_CHICR10">DMA_CHICR10</a>,
<a class="url" href="../dma.html#DMA_CHICR11">DMA_CHICR11</a>,
<a class="url" href="../dma.html#DMA_CHICR12">DMA_CHICR12</a>,
<a class="url" href="../dma.html#DMA_CHICR13">DMA_CHICR13</a>,
<a class="url" href="../dma.html#DMA_CHICR14">DMA_CHICR14</a>,
<a class="url" href="../dma.html#DMA_CHICR15">DMA_CHICR15</a>,
<a class="url" href="../dma.html#DMA_CHICR16">DMA_CHICR16</a>,
<a class="url" href="../dma.html#DMA_CHICR17">DMA_CHICR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CHRSTR_t"><b>DMA_CHRSTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel Reset Request Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CHRSTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CH00:1</td>
<td>0 - 0</td>
<td>DMA_CHRSTR_CH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH01:1</td>
<td>1 - 1</td>
<td>DMA_CHRSTR_CH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CH02:1</td>
<td>2 - 2</td>
<td>DMA_CHRSTR_CH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CH03:1</td>
<td>3 - 3</td>
<td>DMA_CHRSTR_CH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CH04:1</td>
<td>4 - 4</td>
<td>DMA_CHRSTR_CH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CH05:1</td>
<td>5 - 5</td>
<td>DMA_CHRSTR_CH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CH06:1</td>
<td>6 - 6</td>
<td>DMA_CHRSTR_CH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CH07:1</td>
<td>7 - 7</td>
<td>DMA_CHRSTR_CH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CH10:1</td>
<td>8 - 8</td>
<td>DMA_CHRSTR_CH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CH11:1</td>
<td>9 - 9</td>
<td>DMA_CHRSTR_CH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CH12:1</td>
<td>10 - 10</td>
<td>DMA_CHRSTR_CH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CH13:1</td>
<td>11 - 11</td>
<td>DMA_CHRSTR_CH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CH14:1</td>
<td>12 - 12</td>
<td>DMA_CHRSTR_CH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CH15:1</td>
<td>13 - 13</td>
<td>DMA_CHRSTR_CH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CH16:1</td>
<td>14 - 14</td>
<td>DMA_CHRSTR_CH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CH17:1</td>
<td>15 - 15</td>
<td>DMA_CHRSTR_CH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CHRSTR">DMA_CHRSTR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CHSRm_t"><b>DMA_CHSRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Status Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CHSRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TCOUNT:10</td>
<td>0 - 9</td>
<td>DMA_CHSRm_TCOUNT_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int LXO:1</td>
<td>15 - 15</td>
<td>DMA_CHSRm_LXO_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CHSR00">DMA_CHSR00</a>,
<a class="url" href="../dma.html#DMA_CHSR01">DMA_CHSR01</a>,
<a class="url" href="../dma.html#DMA_CHSR02">DMA_CHSR02</a>,
<a class="url" href="../dma.html#DMA_CHSR03">DMA_CHSR03</a>,
<a class="url" href="../dma.html#DMA_CHSR04">DMA_CHSR04</a>,
<a class="url" href="../dma.html#DMA_CHSR05">DMA_CHSR05</a>,
<a class="url" href="../dma.html#DMA_CHSR06">DMA_CHSR06</a>,
<a class="url" href="../dma.html#DMA_CHSR07">DMA_CHSR07</a>,
<a class="url" href="../dma.html#DMA_CHSR10">DMA_CHSR10</a>,
<a class="url" href="../dma.html#DMA_CHSR11">DMA_CHSR11</a>,
<a class="url" href="../dma.html#DMA_CHSR12">DMA_CHSR12</a>,
<a class="url" href="../dma.html#DMA_CHSR13">DMA_CHSR13</a>,
<a class="url" href="../dma.html#DMA_CHSR14">DMA_CHSR14</a>,
<a class="url" href="../dma.html#DMA_CHSR15">DMA_CHSR15</a>,
<a class="url" href="../dma.html#DMA_CHSR16">DMA_CHSR16</a>,
<a class="url" href="../dma.html#DMA_CHSR17">DMA_CHSR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CLC_t"><b>DMA_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>DMA_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>DMA_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>DMA_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ONE:1</td>
<td>3 - 3</td>
<td>DMA_CLC_ONE_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>DMA_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CLC">DMA_CLC</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_CLRE_t"><b>DMA_CLRE_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Clear Error Register</b></td></tr>
<tr><td colspan="5"><b>DMA_CLRE_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CTL00:1</td>
<td>0 - 0</td>
<td>DMA_CLRE_CTL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CTL01:1</td>
<td>1 - 1</td>
<td>DMA_CLRE_CTL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CTL02:1</td>
<td>2 - 2</td>
<td>DMA_CLRE_CTL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CTL03:1</td>
<td>3 - 3</td>
<td>DMA_CLRE_CTL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CTL04:1</td>
<td>4 - 4</td>
<td>DMA_CLRE_CTL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CTL05:1</td>
<td>5 - 5</td>
<td>DMA_CLRE_CTL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CTL06:1</td>
<td>6 - 6</td>
<td>DMA_CLRE_CTL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CTL07:1</td>
<td>7 - 7</td>
<td>DMA_CLRE_CTL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CTL10:1</td>
<td>8 - 8</td>
<td>DMA_CLRE_CTL10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CTL11:1</td>
<td>9 - 9</td>
<td>DMA_CLRE_CTL11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CTL12:1</td>
<td>10 - 10</td>
<td>DMA_CLRE_CTL12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CTL13:1</td>
<td>11 - 11</td>
<td>DMA_CLRE_CTL13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CTL14:1</td>
<td>12 - 12</td>
<td>DMA_CLRE_CTL14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CTL15:1</td>
<td>13 - 13</td>
<td>DMA_CLRE_CTL15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CTL16:1</td>
<td>14 - 14</td>
<td>DMA_CLRE_CTL16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CTL17:1</td>
<td>15 - 15</td>
<td>DMA_CLRE_CTL17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int CME0SER:1</td>
<td>16 - 16</td>
<td>DMA_CLRE_CME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CME0DER:1</td>
<td>17 - 17</td>
<td>DMA_CLRE_CME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CME1SER:1</td>
<td>18 - 18</td>
<td>DMA_CLRE_CME1SER_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CME1DER:1</td>
<td>19 - 19</td>
<td>DMA_CLRE_CME1DER_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CFPIER:1</td>
<td>20 - 20</td>
<td>DMA_CLRE_CFPIER_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CLMBER:1</td>
<td>21 - 21</td>
<td>DMA_CLRE_CLMBER_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int CLCERBERUS:1</td>
<td>22 - 22</td>
<td>DMA_CLRE_CLCERBERUS_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int CLRMLI0:1</td>
<td>27 - 27</td>
<td>DMA_CLRE_CLRMLI0_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int CLRMLI1:1</td>
<td>31 - 31</td>
<td>DMA_CLRE_CLRMLI1_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_CLRE">DMA_CLRE</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_DADRm_t"><b>DMA_DADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Destination Address Register</b></td></tr>
<tr><td colspan="5"><b>DMA_DADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DADR:32</td>
<td>0 - 31</td>
<td>DMA_DADRm_DADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_DADR00">DMA_DADR00</a>,
<a class="url" href="../dma.html#DMA_DADR01">DMA_DADR01</a>,
<a class="url" href="../dma.html#DMA_DADR02">DMA_DADR02</a>,
<a class="url" href="../dma.html#DMA_DADR03">DMA_DADR03</a>,
<a class="url" href="../dma.html#DMA_DADR04">DMA_DADR04</a>,
<a class="url" href="../dma.html#DMA_DADR05">DMA_DADR05</a>,
<a class="url" href="../dma.html#DMA_DADR06">DMA_DADR06</a>,
<a class="url" href="../dma.html#DMA_DADR07">DMA_DADR07</a>,
<a class="url" href="../dma.html#DMA_DADR10">DMA_DADR10</a>,
<a class="url" href="../dma.html#DMA_DADR11">DMA_DADR11</a>,
<a class="url" href="../dma.html#DMA_DADR12">DMA_DADR12</a>,
<a class="url" href="../dma.html#DMA_DADR13">DMA_DADR13</a>,
<a class="url" href="../dma.html#DMA_DADR14">DMA_DADR14</a>,
<a class="url" href="../dma.html#DMA_DADR15">DMA_DADR15</a>,
<a class="url" href="../dma.html#DMA_DADR16">DMA_DADR16</a>,
<a class="url" href="../dma.html#DMA_DADR17">DMA_DADR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_EER_t"><b>DMA_EER_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Enable Error Register</b></td></tr>
<tr><td colspan="5"><b>DMA_EER_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ETRL00:1</td>
<td>0 - 0</td>
<td>DMA_EER_ETRL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ETRL01:1</td>
<td>1 - 1</td>
<td>DMA_EER_ETRL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ETRL02:1</td>
<td>2 - 2</td>
<td>DMA_EER_ETRL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ETRL03:1</td>
<td>3 - 3</td>
<td>DMA_EER_ETRL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ETRL04:1</td>
<td>4 - 4</td>
<td>DMA_EER_ETRL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ETRL05:1</td>
<td>5 - 5</td>
<td>DMA_EER_ETRL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ETRL06:1</td>
<td>6 - 6</td>
<td>DMA_EER_ETRL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ETRL07:1</td>
<td>7 - 7</td>
<td>DMA_EER_ETRL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ETRL10:1</td>
<td>8 - 8</td>
<td>DMA_EER_ETRL10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ETRL11:1</td>
<td>9 - 9</td>
<td>DMA_EER_ETRL11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ETRL12:1</td>
<td>10 - 10</td>
<td>DMA_EER_ETRL12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ETRL13:1</td>
<td>11 - 11</td>
<td>DMA_EER_ETRL13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ETRL14:1</td>
<td>12 - 12</td>
<td>DMA_EER_ETRL14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int ETRL15:1</td>
<td>13 - 13</td>
<td>DMA_EER_ETRL15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ETRL16:1</td>
<td>14 - 14</td>
<td>DMA_EER_ETRL16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ETRL17:1</td>
<td>15 - 15</td>
<td>DMA_EER_ETRL17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int EME0SER:1</td>
<td>16 - 16</td>
<td>DMA_EER_EME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int EME0DER:1</td>
<td>17 - 17</td>
<td>DMA_EER_EME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int EME1SER:1</td>
<td>18 - 18</td>
<td>DMA_EER_EME1SER_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int EME1DER:1</td>
<td>19 - 19</td>
<td>DMA_EER_EME1DER_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int ME0INP:4</td>
<td>20 - 23</td>
<td>DMA_EER_ME0INP_MASK</td>
<td>0x00f00000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int ME1INP:4</td>
<td>24 - 27</td>
<td>DMA_EER_ME1INP_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int TRLINP:4</td>
<td>28 - 31</td>
<td>DMA_EER_TRLINP_MASK</td>
<td>0xf0000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_EER">DMA_EER</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_ERRSR_t"><b>DMA_ERRSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Error Status Register</b></td></tr>
<tr><td colspan="5"><b>DMA_ERRSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TRL00:1</td>
<td>0 - 0</td>
<td>DMA_ERRSR_TRL00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRL01:1</td>
<td>1 - 1</td>
<td>DMA_ERRSR_TRL01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TRL02:1</td>
<td>2 - 2</td>
<td>DMA_ERRSR_TRL02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TRL03:1</td>
<td>3 - 3</td>
<td>DMA_ERRSR_TRL03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TRL04:1</td>
<td>4 - 4</td>
<td>DMA_ERRSR_TRL04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int TRL05:1</td>
<td>5 - 5</td>
<td>DMA_ERRSR_TRL05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int TRL06:1</td>
<td>6 - 6</td>
<td>DMA_ERRSR_TRL06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TRL07:1</td>
<td>7 - 7</td>
<td>DMA_ERRSR_TRL07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TRL10:1</td>
<td>8 - 8</td>
<td>DMA_ERRSR_TRL10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TRL11:1</td>
<td>9 - 9</td>
<td>DMA_ERRSR_TRL11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int TRL12:1</td>
<td>10 - 10</td>
<td>DMA_ERRSR_TRL12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int TRL13:1</td>
<td>11 - 11</td>
<td>DMA_ERRSR_TRL13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int TRL14:1</td>
<td>12 - 12</td>
<td>DMA_ERRSR_TRL14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int TRL15:1</td>
<td>13 - 13</td>
<td>DMA_ERRSR_TRL15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int TRL16:1</td>
<td>14 - 14</td>
<td>DMA_ERRSR_TRL16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int TRL17:1</td>
<td>15 - 15</td>
<td>DMA_ERRSR_TRL17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int ME0SER:1</td>
<td>16 - 16</td>
<td>DMA_ERRSR_ME0SER_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int ME0DER:1</td>
<td>17 - 17</td>
<td>DMA_ERRSR_ME0DER_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int ME1SER:1</td>
<td>18 - 18</td>
<td>DMA_ERRSR_ME1SER_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int ME1DER:1</td>
<td>19 - 19</td>
<td>DMA_ERRSR_ME1DER_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int FPIER:1</td>
<td>20 - 20</td>
<td>DMA_ERRSR_FPIER_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int LMBER:1</td>
<td>21 - 21</td>
<td>DMA_ERRSR_LMBER_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int CERBERUSER:1</td>
<td>22 - 22</td>
<td>DMA_ERRSR_CERBERUSER_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int LECME0:3</td>
<td>24 - 26</td>
<td>DMA_ERRSR_LECME0_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int MLI0:1</td>
<td>27 - 27</td>
<td>DMA_ERRSR_MLI0_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int LECME1:3</td>
<td>28 - 30</td>
<td>DMA_ERRSR_LECME1_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int MLI1:1</td>
<td>31 - 31</td>
<td>DMA_ERRSR_MLI1_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ERRSR">DMA_ERRSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_GINTR_t"><b>DMA_GINTR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Global Interrupt Set Register</b></td></tr>
<tr><td colspan="5"><b>DMA_GINTR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SIDMA0:1</td>
<td>0 - 0</td>
<td>DMA_GINTR_SIDMA0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SIDMA1:1</td>
<td>1 - 1</td>
<td>DMA_GINTR_SIDMA1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SIDMA2:1</td>
<td>2 - 2</td>
<td>DMA_GINTR_SIDMA2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SIDMA3:1</td>
<td>3 - 3</td>
<td>DMA_GINTR_SIDMA3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SIDMA4:1</td>
<td>4 - 4</td>
<td>DMA_GINTR_SIDMA4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SIDMA5:1</td>
<td>5 - 5</td>
<td>DMA_GINTR_SIDMA5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SIDMA6:1</td>
<td>6 - 6</td>
<td>DMA_GINTR_SIDMA6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SIDMA7:1</td>
<td>7 - 7</td>
<td>DMA_GINTR_SIDMA7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SIDMA8:1</td>
<td>8 - 8</td>
<td>DMA_GINTR_SIDMA8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SIDMA9:1</td>
<td>9 - 9</td>
<td>DMA_GINTR_SIDMA9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SIDMA10:1</td>
<td>10 - 10</td>
<td>DMA_GINTR_SIDMA10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SIDMA11:1</td>
<td>11 - 11</td>
<td>DMA_GINTR_SIDMA11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SIDMA12:1</td>
<td>12 - 12</td>
<td>DMA_GINTR_SIDMA12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SIDMA13:1</td>
<td>13 - 13</td>
<td>DMA_GINTR_SIDMA13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SIDMA14:1</td>
<td>14 - 14</td>
<td>DMA_GINTR_SIDMA14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SIDMA15:1</td>
<td>15 - 15</td>
<td>DMA_GINTR_SIDMA15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_GINTR">DMA_GINTR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_HTREQ_t"><b>DMA_HTREQ_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Hardware Transaction Request Register</b></td></tr>
<tr><td colspan="5"><b>DMA_HTREQ_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ECH00:1</td>
<td>0 - 0</td>
<td>DMA_HTREQ_ECH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ECH01:1</td>
<td>1 - 1</td>
<td>DMA_HTREQ_ECH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ECH02:1</td>
<td>2 - 2</td>
<td>DMA_HTREQ_ECH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ECH03:1</td>
<td>3 - 3</td>
<td>DMA_HTREQ_ECH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ECH04:1</td>
<td>4 - 4</td>
<td>DMA_HTREQ_ECH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ECH05:1</td>
<td>5 - 5</td>
<td>DMA_HTREQ_ECH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ECH06:1</td>
<td>6 - 6</td>
<td>DMA_HTREQ_ECH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ECH07:1</td>
<td>7 - 7</td>
<td>DMA_HTREQ_ECH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ECH10:1</td>
<td>8 - 8</td>
<td>DMA_HTREQ_ECH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ECH11:1</td>
<td>9 - 9</td>
<td>DMA_HTREQ_ECH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ECH12:1</td>
<td>10 - 10</td>
<td>DMA_HTREQ_ECH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ECH13:1</td>
<td>11 - 11</td>
<td>DMA_HTREQ_ECH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ECH14:1</td>
<td>12 - 12</td>
<td>DMA_HTREQ_ECH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int ECH15:1</td>
<td>13 - 13</td>
<td>DMA_HTREQ_ECH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ECH16:1</td>
<td>14 - 14</td>
<td>DMA_HTREQ_ECH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ECH17:1</td>
<td>15 - 15</td>
<td>DMA_HTREQ_ECH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int DCH00:1</td>
<td>16 - 16</td>
<td>DMA_HTREQ_DCH00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int DCH01:1</td>
<td>17 - 17</td>
<td>DMA_HTREQ_DCH01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int DCH02:1</td>
<td>18 - 18</td>
<td>DMA_HTREQ_DCH02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int DCH03:1</td>
<td>19 - 19</td>
<td>DMA_HTREQ_DCH03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int DCH04:1</td>
<td>20 - 20</td>
<td>DMA_HTREQ_DCH04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int DCH05:1</td>
<td>21 - 21</td>
<td>DMA_HTREQ_DCH05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int DCH06:1</td>
<td>22 - 22</td>
<td>DMA_HTREQ_DCH06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int DCH07:1</td>
<td>23 - 23</td>
<td>DMA_HTREQ_DCH07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int DCH10:1</td>
<td>24 - 24</td>
<td>DMA_HTREQ_DCH10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int DCH11:1</td>
<td>25 - 25</td>
<td>DMA_HTREQ_DCH11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int DCH12:1</td>
<td>26 - 26</td>
<td>DMA_HTREQ_DCH12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int DCH13:1</td>
<td>27 - 27</td>
<td>DMA_HTREQ_DCH13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int DCH14:1</td>
<td>28 - 28</td>
<td>DMA_HTREQ_DCH14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int DCH15:1</td>
<td>29 - 29</td>
<td>DMA_HTREQ_DCH15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int DCH16:1</td>
<td>30 - 30</td>
<td>DMA_HTREQ_DCH16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int DCH17:1</td>
<td>31 - 31</td>
<td>DMA_HTREQ_DCH17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_HTREQ">DMA_HTREQ</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_ID_t"><b>DMA_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>DMA_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>DMA_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_TYPE:8</td>
<td>8 - 15</td>
<td>DMA_ID_MOD_TYPE_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD_NUMBER:16</td>
<td>16 - 31</td>
<td>DMA_ID_MOD_NUMBER_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ID">DMA_ID</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_INTCR_t"><b>DMA_INTCR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Interrupt Clear Register</b></td></tr>
<tr><td colspan="5"><b>DMA_INTCR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CICH00:1</td>
<td>0 - 0</td>
<td>DMA_INTCR_CICH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CICH01:1</td>
<td>1 - 1</td>
<td>DMA_INTCR_CICH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CICH02:1</td>
<td>2 - 2</td>
<td>DMA_INTCR_CICH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CICH03:1</td>
<td>3 - 3</td>
<td>DMA_INTCR_CICH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CICH04:1</td>
<td>4 - 4</td>
<td>DMA_INTCR_CICH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CICH05:1</td>
<td>5 - 5</td>
<td>DMA_INTCR_CICH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CICH06:1</td>
<td>6 - 6</td>
<td>DMA_INTCR_CICH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CICH07:1</td>
<td>7 - 7</td>
<td>DMA_INTCR_CICH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CICH10:1</td>
<td>8 - 8</td>
<td>DMA_INTCR_CICH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CICH11:1</td>
<td>9 - 9</td>
<td>DMA_INTCR_CICH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CICH12:1</td>
<td>10 - 10</td>
<td>DMA_INTCR_CICH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CICH13:1</td>
<td>11 - 11</td>
<td>DMA_INTCR_CICH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CICH14:1</td>
<td>12 - 12</td>
<td>DMA_INTCR_CICH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CICH15:1</td>
<td>13 - 13</td>
<td>DMA_INTCR_CICH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CICH16:1</td>
<td>14 - 14</td>
<td>DMA_INTCR_CICH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CICH17:1</td>
<td>15 - 15</td>
<td>DMA_INTCR_CICH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int CWRP00:1</td>
<td>16 - 16</td>
<td>DMA_INTCR_CWRP00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int CWRP01:1</td>
<td>17 - 17</td>
<td>DMA_INTCR_CWRP01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int CWRP02:1</td>
<td>18 - 18</td>
<td>DMA_INTCR_CWRP02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CWRP03:1</td>
<td>19 - 19</td>
<td>DMA_INTCR_CWRP03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int CWRP04:1</td>
<td>20 - 20</td>
<td>DMA_INTCR_CWRP04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CWRP05:1</td>
<td>21 - 21</td>
<td>DMA_INTCR_CWRP05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int CWRP06:1</td>
<td>22 - 22</td>
<td>DMA_INTCR_CWRP06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int CWRP07:1</td>
<td>23 - 23</td>
<td>DMA_INTCR_CWRP07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int CWRP10:1</td>
<td>24 - 24</td>
<td>DMA_INTCR_CWRP10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int CWRP11:1</td>
<td>25 - 25</td>
<td>DMA_INTCR_CWRP11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int CWRP12:1</td>
<td>26 - 26</td>
<td>DMA_INTCR_CWRP12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int CWRP13:1</td>
<td>27 - 27</td>
<td>DMA_INTCR_CWRP13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int CWRP14:1</td>
<td>28 - 28</td>
<td>DMA_INTCR_CWRP14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int CWRP15:1</td>
<td>29 - 29</td>
<td>DMA_INTCR_CWRP15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int CWRP16:1</td>
<td>30 - 30</td>
<td>DMA_INTCR_CWRP16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int CWRP17:1</td>
<td>31 - 31</td>
<td>DMA_INTCR_CWRP17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_INTCR">DMA_INTCR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_INTSR_t"><b>DMA_INTSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Interrupt Status Register</b></td></tr>
<tr><td colspan="5"><b>DMA_INTSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ICH00:1</td>
<td>0 - 0</td>
<td>DMA_INTSR_ICH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ICH01:1</td>
<td>1 - 1</td>
<td>DMA_INTSR_ICH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ICH02:1</td>
<td>2 - 2</td>
<td>DMA_INTSR_ICH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ICH03:1</td>
<td>3 - 3</td>
<td>DMA_INTSR_ICH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ICH04:1</td>
<td>4 - 4</td>
<td>DMA_INTSR_ICH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ICH05:1</td>
<td>5 - 5</td>
<td>DMA_INTSR_ICH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ICH06:1</td>
<td>6 - 6</td>
<td>DMA_INTSR_ICH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ICH07:1</td>
<td>7 - 7</td>
<td>DMA_INTSR_ICH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ICH10:1</td>
<td>8 - 8</td>
<td>DMA_INTSR_ICH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ICH11:1</td>
<td>9 - 9</td>
<td>DMA_INTSR_ICH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ICH12:1</td>
<td>10 - 10</td>
<td>DMA_INTSR_ICH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ICH13:1</td>
<td>11 - 11</td>
<td>DMA_INTSR_ICH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ICH14:1</td>
<td>12 - 12</td>
<td>DMA_INTSR_ICH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int ICH15:1</td>
<td>13 - 13</td>
<td>DMA_INTSR_ICH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ICH16:1</td>
<td>14 - 14</td>
<td>DMA_INTSR_ICH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ICH17:1</td>
<td>15 - 15</td>
<td>DMA_INTSR_ICH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int IPM00:1</td>
<td>16 - 16</td>
<td>DMA_INTSR_IPM00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int IPM01:1</td>
<td>17 - 17</td>
<td>DMA_INTSR_IPM01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int IPM02:1</td>
<td>18 - 18</td>
<td>DMA_INTSR_IPM02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int IPM03:1</td>
<td>19 - 19</td>
<td>DMA_INTSR_IPM03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int IPM04:1</td>
<td>20 - 20</td>
<td>DMA_INTSR_IPM04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int IPM05:1</td>
<td>21 - 21</td>
<td>DMA_INTSR_IPM05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int IPM06:1</td>
<td>22 - 22</td>
<td>DMA_INTSR_IPM06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int IPM07:1</td>
<td>23 - 23</td>
<td>DMA_INTSR_IPM07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int IPM10:1</td>
<td>24 - 24</td>
<td>DMA_INTSR_IPM10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int IPM11:1</td>
<td>25 - 25</td>
<td>DMA_INTSR_IPM11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int IPM12:1</td>
<td>26 - 26</td>
<td>DMA_INTSR_IPM12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int IPM13:1</td>
<td>27 - 27</td>
<td>DMA_INTSR_IPM13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int IPM14:1</td>
<td>28 - 28</td>
<td>DMA_INTSR_IPM14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int IPM15:1</td>
<td>29 - 29</td>
<td>DMA_INTSR_IPM15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int IPM16:1</td>
<td>30 - 30</td>
<td>DMA_INTSR_IPM16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int IPM17:1</td>
<td>31 - 31</td>
<td>DMA_INTSR_IPM17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_INTSR">DMA_INTSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MESR_t"><b>DMA_MESR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Move Engine Status Register</b></td></tr>
<tr><td colspan="5"><b>DMA_MESR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ME0RS:1</td>
<td>0 - 0</td>
<td>DMA_MESR_ME0RS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH0:3</td>
<td>1 - 3</td>
<td>DMA_MESR_CH0_MASK</td>
<td>0x0000000e</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ME0WS:1</td>
<td>4 - 4</td>
<td>DMA_MESR_ME0WS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RBTFPI:3</td>
<td>5 - 7</td>
<td>DMA_MESR_RBTFPI_MASK</td>
<td>0x000000e0</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ME1RS:1</td>
<td>8 - 8</td>
<td>DMA_MESR_ME1RS_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CH1:3</td>
<td>9 - 11</td>
<td>DMA_MESR_CH1_MASK</td>
<td>0x00000e00</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ME1WS:1</td>
<td>12 - 12</td>
<td>DMA_MESR_ME1WS_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RBTLMB:3</td>
<td>13 - 15</td>
<td>DMA_MESR_RBTLMB_MASK</td>
<td>0x0000e000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_MESR">DMA_MESR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MEmAENR_t"><b>DMA_MEmAENR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Move Engine n</b></td></tr>
<tr><td colspan="5"><b>DMA_MEmAENR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int AEN0:1</td>
<td>0 - 0</td>
<td>DMA_MEmAENR_AEN0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int AEN1:1</td>
<td>1 - 1</td>
<td>DMA_MEmAENR_AEN1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int AEN2:1</td>
<td>2 - 2</td>
<td>DMA_MEmAENR_AEN2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int AEN3:1</td>
<td>3 - 3</td>
<td>DMA_MEmAENR_AEN3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int AEN4:1</td>
<td>4 - 4</td>
<td>DMA_MEmAENR_AEN4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int AEN5:1</td>
<td>5 - 5</td>
<td>DMA_MEmAENR_AEN5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int AEN6:1</td>
<td>6 - 6</td>
<td>DMA_MEmAENR_AEN6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int AEN7:1</td>
<td>7 - 7</td>
<td>DMA_MEmAENR_AEN7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int AEN8:1</td>
<td>8 - 8</td>
<td>DMA_MEmAENR_AEN8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int AEN9:1</td>
<td>9 - 9</td>
<td>DMA_MEmAENR_AEN9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int AEN10:1</td>
<td>10 - 10</td>
<td>DMA_MEmAENR_AEN10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int AEN11:1</td>
<td>11 - 11</td>
<td>DMA_MEmAENR_AEN11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int AEN12:1</td>
<td>12 - 12</td>
<td>DMA_MEmAENR_AEN12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int AEN13:1</td>
<td>13 - 13</td>
<td>DMA_MEmAENR_AEN13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int AEN14:1</td>
<td>14 - 14</td>
<td>DMA_MEmAENR_AEN14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int AEN15:1</td>
<td>15 - 15</td>
<td>DMA_MEmAENR_AEN15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int AEN16:1</td>
<td>16 - 16</td>
<td>DMA_MEmAENR_AEN16_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int AEN17:1</td>
<td>17 - 17</td>
<td>DMA_MEmAENR_AEN17_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int AEN18:1</td>
<td>18 - 18</td>
<td>DMA_MEmAENR_AEN18_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int AEN19:1</td>
<td>19 - 19</td>
<td>DMA_MEmAENR_AEN19_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int AEN20:1</td>
<td>20 - 20</td>
<td>DMA_MEmAENR_AEN20_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int AEN21:1</td>
<td>21 - 21</td>
<td>DMA_MEmAENR_AEN21_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int AEN22:1</td>
<td>22 - 22</td>
<td>DMA_MEmAENR_AEN22_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int AEN23:1</td>
<td>23 - 23</td>
<td>DMA_MEmAENR_AEN23_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int AEN24:1</td>
<td>24 - 24</td>
<td>DMA_MEmAENR_AEN24_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int AEN25:1</td>
<td>25 - 25</td>
<td>DMA_MEmAENR_AEN25_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int AEN26:1</td>
<td>26 - 26</td>
<td>DMA_MEmAENR_AEN26_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int AEN27:1</td>
<td>27 - 27</td>
<td>DMA_MEmAENR_AEN27_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int AEN28:1</td>
<td>28 - 28</td>
<td>DMA_MEmAENR_AEN28_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int AEN29:1</td>
<td>29 - 29</td>
<td>DMA_MEmAENR_AEN29_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int AEN30:1</td>
<td>30 - 30</td>
<td>DMA_MEmAENR_AEN30_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int AEN31:1</td>
<td>31 - 31</td>
<td>DMA_MEmAENR_AEN31_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ME0AENR">DMA_ME0AENR</a>,
<a class="url" href="../dma.html#DMA_ME1AENR">DMA_ME1AENR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MEmARR_t"><b>DMA_MEmARR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Move Engine n</b></td></tr>
<tr><td colspan="5"><b>DMA_MEmARR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SLICE0:5</td>
<td>0 - 4</td>
<td>DMA_MEmARR_SLICE0_MASK</td>
<td>0x0000001f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SIZE0:3</td>
<td>5 - 7</td>
<td>DMA_MEmARR_SIZE0_MASK</td>
<td>0x000000e0</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SLICE1:5</td>
<td>8 - 12</td>
<td>DMA_MEmARR_SLICE1_MASK</td>
<td>0x00001f00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SIZE1:3</td>
<td>13 - 15</td>
<td>DMA_MEmARR_SIZE1_MASK</td>
<td>0x0000e000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SLICE2:5</td>
<td>16 - 20</td>
<td>DMA_MEmARR_SLICE2_MASK</td>
<td>0x001f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SIZE2:3</td>
<td>21 - 23</td>
<td>DMA_MEmARR_SIZE2_MASK</td>
<td>0x00e00000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int SLICE3:5</td>
<td>24 - 28</td>
<td>DMA_MEmARR_SLICE3_MASK</td>
<td>0x1f000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SIZE3:3</td>
<td>29 - 31</td>
<td>DMA_MEmARR_SIZE3_MASK</td>
<td>0xe0000000</td>
<td align="right">29</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ME0ARR">DMA_ME0ARR</a>,
<a class="url" href="../dma.html#DMA_ME1ARR">DMA_ME1ARR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MEmPR_t"><b>DMA_MEmPR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Move Engine n</b></td></tr>
<tr><td colspan="5"><b>DMA_MEmPR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int PAT00:8</td>
<td>0 - 7</td>
<td>DMA_MEmPR_PAT00_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PAT01:8</td>
<td>8 - 15</td>
<td>DMA_MEmPR_PAT01_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PAT02:8</td>
<td>16 - 23</td>
<td>DMA_MEmPR_PAT02_MASK</td>
<td>0x00ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PAT03:8</td>
<td>24 - 31</td>
<td>DMA_MEmPR_PAT03_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ME0PR">DMA_ME0PR</a>,
<a class="url" href="../dma.html#DMA_ME1PR">DMA_ME1PR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MEmR_t"><b>DMA_MEmR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Move Engine n Read Register</b></td></tr>
<tr><td colspan="5"><b>DMA_MEmR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RD00:8</td>
<td>0 - 7</td>
<td>DMA_MEmR_RD00_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RD01:8</td>
<td>8 - 15</td>
<td>DMA_MEmR_RD01_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RD02:8</td>
<td>16 - 23</td>
<td>DMA_MEmR_RD02_MASK</td>
<td>0x00ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int RD03:8</td>
<td>24 - 31</td>
<td>DMA_MEmR_RD03_MASK</td>
<td>0xff000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_ME0R">DMA_ME0R</a>,
<a class="url" href="../dma.html#DMA_ME1R">DMA_ME1R</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_MLInSRCm_t"><b>DMA_MLInSRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA MLIn Service Request Control Register m</b></td></tr>
<tr><td colspan="5"><b>DMA_MLInSRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>DMA_MLInSRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>DMA_MLInSRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>DMA_MLInSRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>DMA_MLInSRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>DMA_MLInSRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>DMA_MLInSRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_MLI0SRC0">DMA_MLI0SRC0</a>,
<a class="url" href="../dma.html#DMA_MLI0SRC1">DMA_MLI0SRC1</a>,
<a class="url" href="../dma.html#DMA_MLI0SRC2">DMA_MLI0SRC2</a>,
<a class="url" href="../dma.html#DMA_MLI0SRC3">DMA_MLI0SRC3</a>,
<a class="url" href="../dma.html#DMA_MLI1SRC0">DMA_MLI1SRC0</a>,
<a class="url" href="../dma.html#DMA_MLI1SRC1">DMA_MLI1SRC1</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_OCDSR_t"><b>DMA_OCDSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA OCDS Register</b></td></tr>
<tr><td colspan="5"><b>DMA_OCDSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BTRC0:2</td>
<td>0 - 1</td>
<td>DMA_OCDSR_BTRC0_MASK</td>
<td>0x00000003</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BCHS0:3</td>
<td>2 - 4</td>
<td>DMA_OCDSR_BCHS0_MASK</td>
<td>0x0000001c</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int BRL0:1</td>
<td>5 - 5</td>
<td>DMA_OCDSR_BRL0_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int BTRC1:2</td>
<td>8 - 9</td>
<td>DMA_OCDSR_BTRC1_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int BCHS1:3</td>
<td>10 - 12</td>
<td>DMA_OCDSR_BCHS1_MASK</td>
<td>0x00001c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int BRL1:1</td>
<td>13 - 13</td>
<td>DMA_OCDSR_BRL1_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_OCDSR">DMA_OCDSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_SADRm_t"><b>DMA_SADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Source Address Register</b></td></tr>
<tr><td colspan="5"><b>DMA_SADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SADR:32</td>
<td>0 - 31</td>
<td>DMA_SADRm_SADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_SADR00">DMA_SADR00</a>,
<a class="url" href="../dma.html#DMA_SADR01">DMA_SADR01</a>,
<a class="url" href="../dma.html#DMA_SADR02">DMA_SADR02</a>,
<a class="url" href="../dma.html#DMA_SADR03">DMA_SADR03</a>,
<a class="url" href="../dma.html#DMA_SADR04">DMA_SADR04</a>,
<a class="url" href="../dma.html#DMA_SADR05">DMA_SADR05</a>,
<a class="url" href="../dma.html#DMA_SADR06">DMA_SADR06</a>,
<a class="url" href="../dma.html#DMA_SADR07">DMA_SADR07</a>,
<a class="url" href="../dma.html#DMA_SADR10">DMA_SADR10</a>,
<a class="url" href="../dma.html#DMA_SADR11">DMA_SADR11</a>,
<a class="url" href="../dma.html#DMA_SADR12">DMA_SADR12</a>,
<a class="url" href="../dma.html#DMA_SADR13">DMA_SADR13</a>,
<a class="url" href="../dma.html#DMA_SADR14">DMA_SADR14</a>,
<a class="url" href="../dma.html#DMA_SADR15">DMA_SADR15</a>,
<a class="url" href="../dma.html#DMA_SADR16">DMA_SADR16</a>,
<a class="url" href="../dma.html#DMA_SADR17">DMA_SADR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_SHADRm_t"><b>DMA_SHADRm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Channel n Shadow Address Register</b></td></tr>
<tr><td colspan="5"><b>DMA_SHADRm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SHADR:32</td>
<td>0 - 31</td>
<td>DMA_SHADRm_SHADR_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_SHADR00">DMA_SHADR00</a>,
<a class="url" href="../dma.html#DMA_SHADR01">DMA_SHADR01</a>,
<a class="url" href="../dma.html#DMA_SHADR02">DMA_SHADR02</a>,
<a class="url" href="../dma.html#DMA_SHADR03">DMA_SHADR03</a>,
<a class="url" href="../dma.html#DMA_SHADR04">DMA_SHADR04</a>,
<a class="url" href="../dma.html#DMA_SHADR05">DMA_SHADR05</a>,
<a class="url" href="../dma.html#DMA_SHADR06">DMA_SHADR06</a>,
<a class="url" href="../dma.html#DMA_SHADR07">DMA_SHADR07</a>,
<a class="url" href="../dma.html#DMA_SHADR10">DMA_SHADR10</a>,
<a class="url" href="../dma.html#DMA_SHADR11">DMA_SHADR11</a>,
<a class="url" href="../dma.html#DMA_SHADR12">DMA_SHADR12</a>,
<a class="url" href="../dma.html#DMA_SHADR13">DMA_SHADR13</a>,
<a class="url" href="../dma.html#DMA_SHADR14">DMA_SHADR14</a>,
<a class="url" href="../dma.html#DMA_SHADR15">DMA_SHADR15</a>,
<a class="url" href="../dma.html#DMA_SHADR16">DMA_SHADR16</a>,
<a class="url" href="../dma.html#DMA_SHADR17">DMA_SHADR17</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_SRCm_t"><b>DMA_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Service Request Control Register n</b></td></tr>
<tr><td colspan="5"><b>DMA_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>DMA_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>DMA_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>DMA_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>DMA_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>DMA_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>DMA_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_SRC0">DMA_SRC0</a>,
<a class="url" href="../dma.html#DMA_SRC1">DMA_SRC1</a>,
<a class="url" href="../dma.html#DMA_SRC2">DMA_SRC2</a>,
<a class="url" href="../dma.html#DMA_SRC3">DMA_SRC3</a>,
<a class="url" href="../dma.html#DMA_SRC4">DMA_SRC4</a>,
<a class="url" href="../dma.html#DMA_SRC5">DMA_SRC5</a>,
<a class="url" href="../dma.html#DMA_SRC6">DMA_SRC6</a>,
<a class="url" href="../dma.html#DMA_SRC7">DMA_SRC7</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_STREQ_t"><b>DMA_STREQ_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Software Transaction Request Register</b></td></tr>
<tr><td colspan="5"><b>DMA_STREQ_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SCH00:1</td>
<td>0 - 0</td>
<td>DMA_STREQ_SCH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SCH01:1</td>
<td>1 - 1</td>
<td>DMA_STREQ_SCH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SCH02:1</td>
<td>2 - 2</td>
<td>DMA_STREQ_SCH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SCH03:1</td>
<td>3 - 3</td>
<td>DMA_STREQ_SCH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SCH04:1</td>
<td>4 - 4</td>
<td>DMA_STREQ_SCH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SCH05:1</td>
<td>5 - 5</td>
<td>DMA_STREQ_SCH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SCH06:1</td>
<td>6 - 6</td>
<td>DMA_STREQ_SCH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SCH07:1</td>
<td>7 - 7</td>
<td>DMA_STREQ_SCH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SCH10:1</td>
<td>8 - 8</td>
<td>DMA_STREQ_SCH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SCH11:1</td>
<td>9 - 9</td>
<td>DMA_STREQ_SCH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SCH12:1</td>
<td>10 - 10</td>
<td>DMA_STREQ_SCH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SCH13:1</td>
<td>11 - 11</td>
<td>DMA_STREQ_SCH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SCH14:1</td>
<td>12 - 12</td>
<td>DMA_STREQ_SCH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SCH15:1</td>
<td>13 - 13</td>
<td>DMA_STREQ_SCH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SCH16:1</td>
<td>14 - 14</td>
<td>DMA_STREQ_SCH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SCH17:1</td>
<td>15 - 15</td>
<td>DMA_STREQ_SCH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_STREQ">DMA_STREQ</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_SUSPMR_t"><b>DMA_SUSPMR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Suspend Mode Register</b></td></tr>
<tr><td colspan="5"><b>DMA_SUSPMR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SUSEN00:1</td>
<td>0 - 0</td>
<td>DMA_SUSPMR_SUSEN00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SUSEN01:1</td>
<td>1 - 1</td>
<td>DMA_SUSPMR_SUSEN01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SUSEN02:1</td>
<td>2 - 2</td>
<td>DMA_SUSPMR_SUSEN02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SUSEN03:1</td>
<td>3 - 3</td>
<td>DMA_SUSPMR_SUSEN03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SUSEN04:1</td>
<td>4 - 4</td>
<td>DMA_SUSPMR_SUSEN04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SUSEN05:1</td>
<td>5 - 5</td>
<td>DMA_SUSPMR_SUSEN05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SUSEN06:1</td>
<td>6 - 6</td>
<td>DMA_SUSPMR_SUSEN06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SUSEN07:1</td>
<td>7 - 7</td>
<td>DMA_SUSPMR_SUSEN07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SUSEN10:1</td>
<td>8 - 8</td>
<td>DMA_SUSPMR_SUSEN10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SUSEN11:1</td>
<td>9 - 9</td>
<td>DMA_SUSPMR_SUSEN11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SUSEN12:1</td>
<td>10 - 10</td>
<td>DMA_SUSPMR_SUSEN12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SUSEN13:1</td>
<td>11 - 11</td>
<td>DMA_SUSPMR_SUSEN13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SUSEN14:1</td>
<td>12 - 12</td>
<td>DMA_SUSPMR_SUSEN14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SUSEN15:1</td>
<td>13 - 13</td>
<td>DMA_SUSPMR_SUSEN15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SUSEN16:1</td>
<td>14 - 14</td>
<td>DMA_SUSPMR_SUSEN16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SUSEN17:1</td>
<td>15 - 15</td>
<td>DMA_SUSPMR_SUSEN17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int SUSAC00:1</td>
<td>16 - 16</td>
<td>DMA_SUSPMR_SUSAC00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SUSAC01:1</td>
<td>17 - 17</td>
<td>DMA_SUSPMR_SUSAC01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int SUSAC02:1</td>
<td>18 - 18</td>
<td>DMA_SUSPMR_SUSAC02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int SUSAC03:1</td>
<td>19 - 19</td>
<td>DMA_SUSPMR_SUSAC03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int SUSAC04:1</td>
<td>20 - 20</td>
<td>DMA_SUSPMR_SUSAC04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int SUSAC05:1</td>
<td>21 - 21</td>
<td>DMA_SUSPMR_SUSAC05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int SUSAC06:1</td>
<td>22 - 22</td>
<td>DMA_SUSPMR_SUSAC06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int SUSAC07:1</td>
<td>23 - 23</td>
<td>DMA_SUSPMR_SUSAC07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int SUSAC10:1</td>
<td>24 - 24</td>
<td>DMA_SUSPMR_SUSAC10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SUSAC11:1</td>
<td>25 - 25</td>
<td>DMA_SUSPMR_SUSAC11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int SUSAC12:1</td>
<td>26 - 26</td>
<td>DMA_SUSPMR_SUSAC12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int SUSAC13:1</td>
<td>27 - 27</td>
<td>DMA_SUSPMR_SUSAC13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int SUSAC14:1</td>
<td>28 - 28</td>
<td>DMA_SUSPMR_SUSAC14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SUSAC15:1</td>
<td>29 - 29</td>
<td>DMA_SUSPMR_SUSAC15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int SUSAC16:1</td>
<td>30 - 30</td>
<td>DMA_SUSPMR_SUSAC16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int SUSAC17:1</td>
<td>31 - 31</td>
<td>DMA_SUSPMR_SUSAC17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_SUSPMR">DMA_SUSPMR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_TRSR_t"><b>DMA_TRSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Transaction Request State Register</b></td></tr>
<tr><td colspan="5"><b>DMA_TRSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CH00:1</td>
<td>0 - 0</td>
<td>DMA_TRSR_CH00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CH01:1</td>
<td>1 - 1</td>
<td>DMA_TRSR_CH01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int CH02:1</td>
<td>2 - 2</td>
<td>DMA_TRSR_CH02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CH03:1</td>
<td>3 - 3</td>
<td>DMA_TRSR_CH03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CH04:1</td>
<td>4 - 4</td>
<td>DMA_TRSR_CH04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int CH05:1</td>
<td>5 - 5</td>
<td>DMA_TRSR_CH05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CH06:1</td>
<td>6 - 6</td>
<td>DMA_TRSR_CH06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CH07:1</td>
<td>7 - 7</td>
<td>DMA_TRSR_CH07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CH10:1</td>
<td>8 - 8</td>
<td>DMA_TRSR_CH10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CH11:1</td>
<td>9 - 9</td>
<td>DMA_TRSR_CH11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CH12:1</td>
<td>10 - 10</td>
<td>DMA_TRSR_CH12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CH13:1</td>
<td>11 - 11</td>
<td>DMA_TRSR_CH13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int CH14:1</td>
<td>12 - 12</td>
<td>DMA_TRSR_CH14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CH15:1</td>
<td>13 - 13</td>
<td>DMA_TRSR_CH15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CH16:1</td>
<td>14 - 14</td>
<td>DMA_TRSR_CH16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int CH17:1</td>
<td>15 - 15</td>
<td>DMA_TRSR_CH17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int HTRE00:1</td>
<td>16 - 16</td>
<td>DMA_TRSR_HTRE00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int HTRE01:1</td>
<td>17 - 17</td>
<td>DMA_TRSR_HTRE01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int HTRE02:1</td>
<td>18 - 18</td>
<td>DMA_TRSR_HTRE02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int HTRE03:1</td>
<td>19 - 19</td>
<td>DMA_TRSR_HTRE03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int HTRE04:1</td>
<td>20 - 20</td>
<td>DMA_TRSR_HTRE04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int HTRE05:1</td>
<td>21 - 21</td>
<td>DMA_TRSR_HTRE05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int HTRE06:1</td>
<td>22 - 22</td>
<td>DMA_TRSR_HTRE06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int HTRE07:1</td>
<td>23 - 23</td>
<td>DMA_TRSR_HTRE07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int HTRE10:1</td>
<td>24 - 24</td>
<td>DMA_TRSR_HTRE10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int HTRE11:1</td>
<td>25 - 25</td>
<td>DMA_TRSR_HTRE11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int HTRE12:1</td>
<td>26 - 26</td>
<td>DMA_TRSR_HTRE12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int HTRE13:1</td>
<td>27 - 27</td>
<td>DMA_TRSR_HTRE13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int HTRE14:1</td>
<td>28 - 28</td>
<td>DMA_TRSR_HTRE14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int HTRE15:1</td>
<td>29 - 29</td>
<td>DMA_TRSR_HTRE15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int HTRE16:1</td>
<td>30 - 30</td>
<td>DMA_TRSR_HTRE16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int HTRE17:1</td>
<td>31 - 31</td>
<td>DMA_TRSR_HTRE17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_TRSR">DMA_TRSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMA_WRPSR_t"><b>DMA_WRPSR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMA Wrap Status Register</b></td></tr>
<tr><td colspan="5"><b>DMA_WRPSR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int WRPS00:1</td>
<td>0 - 0</td>
<td>DMA_WRPSR_WRPS00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int WRPS01:1</td>
<td>1 - 1</td>
<td>DMA_WRPSR_WRPS01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int WRPS02:1</td>
<td>2 - 2</td>
<td>DMA_WRPSR_WRPS02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WRPS03:1</td>
<td>3 - 3</td>
<td>DMA_WRPSR_WRPS03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int WRPS04:1</td>
<td>4 - 4</td>
<td>DMA_WRPSR_WRPS04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int WRPS05:1</td>
<td>5 - 5</td>
<td>DMA_WRPSR_WRPS05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int WRPS06:1</td>
<td>6 - 6</td>
<td>DMA_WRPSR_WRPS06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int WRPS07:1</td>
<td>7 - 7</td>
<td>DMA_WRPSR_WRPS07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int WRPS10:1</td>
<td>8 - 8</td>
<td>DMA_WRPSR_WRPS10_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int WRPS11:1</td>
<td>9 - 9</td>
<td>DMA_WRPSR_WRPS11_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int WRPS12:1</td>
<td>10 - 10</td>
<td>DMA_WRPSR_WRPS12_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int WRPS13:1</td>
<td>11 - 11</td>
<td>DMA_WRPSR_WRPS13_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int WRPS14:1</td>
<td>12 - 12</td>
<td>DMA_WRPSR_WRPS14_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int WRPS15:1</td>
<td>13 - 13</td>
<td>DMA_WRPSR_WRPS15_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int WRPS16:1</td>
<td>14 - 14</td>
<td>DMA_WRPSR_WRPS16_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int WRPS17:1</td>
<td>15 - 15</td>
<td>DMA_WRPSR_WRPS17_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int WRPD00:1</td>
<td>16 - 16</td>
<td>DMA_WRPSR_WRPD00_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int WRPD01:1</td>
<td>17 - 17</td>
<td>DMA_WRPSR_WRPD01_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int WRPD02:1</td>
<td>18 - 18</td>
<td>DMA_WRPSR_WRPD02_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int WRPD03:1</td>
<td>19 - 19</td>
<td>DMA_WRPSR_WRPD03_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int WRPD04:1</td>
<td>20 - 20</td>
<td>DMA_WRPSR_WRPD04_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int WRPD05:1</td>
<td>21 - 21</td>
<td>DMA_WRPSR_WRPD05_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int WRPD06:1</td>
<td>22 - 22</td>
<td>DMA_WRPSR_WRPD06_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int WRPD07:1</td>
<td>23 - 23</td>
<td>DMA_WRPSR_WRPD07_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int WRPD10:1</td>
<td>24 - 24</td>
<td>DMA_WRPSR_WRPD10_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int WRPD11:1</td>
<td>25 - 25</td>
<td>DMA_WRPSR_WRPD11_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int WRPD12:1</td>
<td>26 - 26</td>
<td>DMA_WRPSR_WRPD12_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int WRPD13:1</td>
<td>27 - 27</td>
<td>DMA_WRPSR_WRPD13_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int WRPD14:1</td>
<td>28 - 28</td>
<td>DMA_WRPSR_WRPD14_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int WRPD15:1</td>
<td>29 - 29</td>
<td>DMA_WRPSR_WRPD15_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int WRPD16:1</td>
<td>30 - 30</td>
<td>DMA_WRPSR_WRPD16_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int WRPD17:1</td>
<td>31 - 31</td>
<td>DMA_WRPSR_WRPD17_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../dma.html#DMA_WRPSR">DMA_WRPSR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../dma.html">DMA</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMI_ATR_t"><b>DMI_ATR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMI Asynchronous Trap Flag Register</b></td></tr>
<tr><td colspan="5"><b>DMI_ATR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SREATF:1</td>
<td>1 - 1</td>
<td>DMI_ATR_SREATF_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SBEATF:1</td>
<td>3 - 3</td>
<td>DMI_ATR_SBEATF_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int CRSEATF:1</td>
<td>7 - 7</td>
<td>DMI_ATR_CRSEATF_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int CWSEATF:1</td>
<td>9 - 9</td>
<td>DMI_ATR_CWSEATF_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CFEATF:1</td>
<td>10 - 10</td>
<td>DMI_ATR_CFEATF_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CMEATF:1</td>
<td>11 - 11</td>
<td>DMI_ATR_CMEATF_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SMEATF:1</td>
<td>15 - 15</td>
<td>DMI_ATR_SMEATF_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DMI_ATR">DMI_ATR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMI_CON_t"><b>DMI_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMI Control Register</b></td></tr>
<tr><td colspan="5"><b>DMI_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DC_SZ_AV:4</td>
<td>0 - 3</td>
<td>DMI_CON_DC_SZ_AV_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DMEM_SZ_AV:12</td>
<td>4 - 15</td>
<td>DMI_CON_DMEM_SZ_AV_MASK</td>
<td>0x0000fff0</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int DC_SZ_CFG:4</td>
<td>16 - 19</td>
<td>DMI_CON_DC_SZ_CFG_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int DMEM_SZ_CFG:12</td>
<td>20 - 31</td>
<td>DMI_CON_DMEM_SZ_CFG_MASK</td>
<td>0xfff00000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DMI_CON">DMI_CON</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMI_ID_t"><b>DMI_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMI Identification Register</b></td></tr>
<tr><td colspan="5"><b>DMI_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MOD_REV:8</td>
<td>0 - 7</td>
<td>DMI_ID_MOD_REV_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MOD_32B:8</td>
<td>8 - 15</td>
<td>DMI_ID_MOD_32B_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MOD:16</td>
<td>16 - 31</td>
<td>DMI_ID_MOD_MASK</td>
<td>0xffff0000</td>
<td align="right">16</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DMI_ID">DMI_ID</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMI_STR_t"><b>DMI_STR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>DMI Synchronous Trap Flag Register</b></td></tr>
<tr><td colspan="5"><b>DMI_STR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int LRESTF:1</td>
<td>0 - 0</td>
<td>DMI_STR_LRESTF_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int LBESTF:1</td>
<td>2 - 2</td>
<td>DMI_STR_LBESTF_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int CRLESTF:1</td>
<td>6 - 6</td>
<td>DMI_STR_CRLESTF_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CWLESTF:1</td>
<td>8 - 8</td>
<td>DMI_STR_CWLESTF_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int LMESTF:1</td>
<td>14 - 14</td>
<td>DMI_STR_LMESTF_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DMI_STR">DMI_STR</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DMS_t"><b>DMS_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Debug Monitor Start Address Register</b></td></tr>
<tr><td colspan="5"><b>DMS_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DMS_Value:31</td>
<td>1 - 31</td>
<td>DMS_DMS_Value_MASK</td>
<td>0xfffffffe</td>
<td align="right">1</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DMS">DMS</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DPMn_t"><b>DPMn_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Protection Mode Register Set n</b></td></tr>
<tr><td colspan="5"><b>DPMn_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RBU0:1</td>
<td>0 - 0</td>
<td>DPMn_RBU0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int WBU0:1</td>
<td>1 - 1</td>
<td>DPMn_WBU0_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RBL0:1</td>
<td>2 - 2</td>
<td>DPMn_RBL0_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int WBL0:1</td>
<td>3 - 3</td>
<td>DPMn_WBL0_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int RS0:1</td>
<td>4 - 4</td>
<td>DPMn_RS0_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int WS0:1</td>
<td>5 - 5</td>
<td>DPMn_WS0_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RE0:1</td>
<td>6 - 6</td>
<td>DPMn_RE0_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int WE0:1</td>
<td>7 - 7</td>
<td>DPMn_WE0_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int RBU1:1</td>
<td>8 - 8</td>
<td>DPMn_RBU1_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int WBU1:1</td>
<td>9 - 9</td>
<td>DPMn_WBU1_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int RBL1:1</td>
<td>10 - 10</td>
<td>DPMn_RBL1_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int WBL1:1</td>
<td>11 - 11</td>
<td>DPMn_WBL1_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int RS1:1</td>
<td>12 - 12</td>
<td>DPMn_RS1_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int WS1:1</td>
<td>13 - 13</td>
<td>DPMn_WS1_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int RE1:1</td>
<td>14 - 14</td>
<td>DPMn_RE1_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int WE1:1</td>
<td>15 - 15</td>
<td>DPMn_WE1_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int RBU2:1</td>
<td>16 - 16</td>
<td>DPMn_RBU2_MASK</td>
<td>0x00010000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int WBU2:1</td>
<td>17 - 17</td>
<td>DPMn_WBU2_MASK</td>
<td>0x00020000</td>
<td align="right">17</td>
</tr>
<tr>
<td>unsigned int RBL2:1</td>
<td>18 - 18</td>
<td>DPMn_RBL2_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int WBL2:1</td>
<td>19 - 19</td>
<td>DPMn_WBL2_MASK</td>
<td>0x00080000</td>
<td align="right">19</td>
</tr>
<tr>
<td>unsigned int RS2:1</td>
<td>20 - 20</td>
<td>DPMn_RS2_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int WS2:1</td>
<td>21 - 21</td>
<td>DPMn_WS2_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int RE2:1</td>
<td>22 - 22</td>
<td>DPMn_RE2_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int WE2:1</td>
<td>23 - 23</td>
<td>DPMn_WE2_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int RBU3:1</td>
<td>24 - 24</td>
<td>DPMn_RBU3_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int WBU3:1</td>
<td>25 - 25</td>
<td>DPMn_WBU3_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int RBL3:1</td>
<td>26 - 26</td>
<td>DPMn_RBL3_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int WBL3:1</td>
<td>27 - 27</td>
<td>DPMn_WBL3_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int RS3:1</td>
<td>28 - 28</td>
<td>DPMn_RS3_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int WS3:1</td>
<td>29 - 29</td>
<td>DPMn_WS3_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int RE3:1</td>
<td>30 - 30</td>
<td>DPMn_RE3_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int WE3:1</td>
<td>31 - 31</td>
<td>DPMn_WE3_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DPM0">DPM0</a>,
<a class="url" href="../cpu.html#DPM1">DPM1</a>,
<a class="url" href="../cpu.html#DPM2">DPM2</a>,
<a class="url" href="../cpu.html#DPM3">DPM3</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DPRn_mL_t"><b>DPRn_mL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Segment Protection Register Set n, Range m, Lower Boundary</b></td></tr>
<tr><td colspan="5"><b>DPRn_mL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int LOWBND:32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DPR0_0L">DPR0_0L</a>,
<a class="url" href="../cpu.html#DPR0_1L">DPR0_1L</a>,
<a class="url" href="../cpu.html#DPR0_2L">DPR0_2L</a>,
<a class="url" href="../cpu.html#DPR0_3L">DPR0_3L</a>,
<a class="url" href="../cpu.html#DPR1_0L">DPR1_0L</a>,
<a class="url" href="../cpu.html#DPR1_1L">DPR1_1L</a>,
<a class="url" href="../cpu.html#DPR1_2L">DPR1_2L</a>,
<a class="url" href="../cpu.html#DPR1_3L">DPR1_3L</a>,
<a class="url" href="../cpu.html#DPR2_0L">DPR2_0L</a>,
<a class="url" href="../cpu.html#DPR2_1L">DPR2_1L</a>,
<a class="url" href="../cpu.html#DPR2_2L">DPR2_2L</a>,
<a class="url" href="../cpu.html#DPR2_3L">DPR2_3L</a>,
<a class="url" href="../cpu.html#DPR3_0L">DPR3_0L</a>,
<a class="url" href="../cpu.html#DPR3_1L">DPR3_1L</a>,
<a class="url" href="../cpu.html#DPR3_2L">DPR3_2L</a>,
<a class="url" href="../cpu.html#DPR3_3L">DPR3_3L</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="DPRn_mU_t"><b>DPRn_mU_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Segment Protection Register Set n, Range m, Upper Boundary</b></td></tr>
<tr><td colspan="5"><b>DPRn_mU_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int UPPBND:32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#DPR0_0U">DPR0_0U</a>,
<a class="url" href="../cpu.html#DPR0_1U">DPR0_1U</a>,
<a class="url" href="../cpu.html#DPR0_2U">DPR0_2U</a>,
<a class="url" href="../cpu.html#DPR0_3U">DPR0_3U</a>,
<a class="url" href="../cpu.html#DPR1_0U">DPR1_0U</a>,
<a class="url" href="../cpu.html#DPR1_1U">DPR1_1U</a>,
<a class="url" href="../cpu.html#DPR1_2U">DPR1_2U</a>,
<a class="url" href="../cpu.html#DPR1_3U">DPR1_3U</a>,
<a class="url" href="../cpu.html#DPR2_0U">DPR2_0U</a>,
<a class="url" href="../cpu.html#DPR2_1U">DPR2_1U</a>,
<a class="url" href="../cpu.html#DPR2_2U">DPR2_2U</a>,
<a class="url" href="../cpu.html#DPR2_3U">DPR2_3U</a>,
<a class="url" href="../cpu.html#DPR3_0U">DPR3_0U</a>,
<a class="url" href="../cpu.html#DPR3_1U">DPR3_1U</a>,
<a class="url" href="../cpu.html#DPR3_2U">DPR3_2U</a>,
<a class="url" href="../cpu.html#DPR3_3U">DPR3_3U</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="Dn_t"><b>Dn_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Data Register n</b></td></tr>
<tr><td colspan="5"><b>Dn_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DATA:32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td>0xffffffff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../cpu.html#D0">D0</a>,
<a class="url" href="../cpu.html#D1">D1</a>,
<a class="url" href="../cpu.html#D10">D10</a>,
<a class="url" href="../cpu.html#D11">D11</a>,
<a class="url" href="../cpu.html#D12">D12</a>,
<a class="url" href="../cpu.html#D13">D13</a>,
<a class="url" href="../cpu.html#D14">D14</a>,
<a class="url" href="../cpu.html#D15">D15</a>,
<a class="url" href="../cpu.html#D2">D2</a>,
<a class="url" href="../cpu.html#D3">D3</a>,
<a class="url" href="../cpu.html#D4">D4</a>,
<a class="url" href="../cpu.html#D5">D5</a>,
<a class="url" href="../cpu.html#D6">D6</a>,
<a class="url" href="../cpu.html#D7">D7</a>,
<a class="url" href="../cpu.html#D8">D8</a>,
<a class="url" href="../cpu.html#D9">D9</a>

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../cpu.html">CPU</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
