

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Thu Apr 25 22:46:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_processor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.60|     5.775|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1891|  1891|  1891|  1891|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1890|  1890|        63|          -|          -|    30|    no    |
        | + loop_width  |    60|    60|         2|          1|          1|    60|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond113_i1)
3 --> 
	5  / (exitcond_i1)
	4  / (!exitcond_i1)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %newFuncRoot ], [ %r_V, %1 ]"   --->   Operation 13 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%exitcond113_i1 = icmp eq i5 %t_V, -2" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 14 'icmp' 'exitcond113_i1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%r_V = add i5 %t_V, 1" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 16 'add' 'r_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond113_i1, label %int32_to_uint8.exit.exitStub, label %3" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 18 'specloopname' <Predicate = (!exitcond113_i1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 19 'specregionbegin' 'tmp_32' <Predicate = (!exitcond113_i1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 20 'br' <Predicate = (!exitcond113_i1)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (exitcond113_i1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_2 = phi i6 [ 0, %3 ], [ %c_V, %"operator>>.exit.i1" ]"   --->   Operation 22 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "%exitcond_i1 = icmp eq i6 %t_V_2, -4" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 23 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%c_V = add i6 %t_V_2, 1" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 25 'add' 'c_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %1, label %"operator>>.exit.i1"" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 27 'specloopname' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 28 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_video_processor/hls_video_processor.cpp:176->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 29 'specpipeline' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 30 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 31 'specprotocol' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.88ns)   --->   "%tmp_46 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_0_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 32 'read' 'tmp_46' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (2.88ns)   --->   "%tmp_47 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_1_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 33 'read' 'tmp_47' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (2.88ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_2_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 34 'read' 'tmp' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_35)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 35 'specregionend' 'empty_66' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_46, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 36 'partselect' 'tmp_36' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_47, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 37 'partselect' 'tmp_37' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 38 'partselect' 'tmp_38' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 39 'specregionbegin' 'tmp_39' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 40 'specprotocol' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %tmp_36)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 41 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %tmp_37)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 42 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %tmp_38)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 43 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_39)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 44 'specregionend' 'empty_67' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s)" [hls_video_processor/hls_video_processor.cpp:189->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 45 'specregionend' 'empty_68' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 46 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_32)" [hls_video_processor/hls_video_processor.cpp:190->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 47 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.6ns, clock uncertainty: 0.825ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431) [15]  (1.77 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond113_i1', hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431) [16]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('c.V') with incoming values : ('c.V', hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431) [25]  (0 ns)
	'add' operation ('c.V', hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431) [28]  (1.83 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	fifo read on port 'img_adjusted_data_stream_0_V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431) [36]  (2.89 ns)
	fifo write on port 'img_out_data_stream_0_V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431) [45]  (2.89 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
