#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 21 16:07:02 2018
# Process ID: 29934
# Current directory: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2092.234 ; gain = 538.531 ; free physical = 4194 ; free virtual = 24372
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2245.309 ; gain = 1049.969 ; free physical = 4166 ; free virtual = 24364
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4142 ; free virtual = 24362
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c0357631

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4146 ; free virtual = 24367
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108a48a51

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4135 ; free virtual = 24356
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 112 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5aad4bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4129 ; free virtual = 24353
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 641 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a5aad4bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4132 ; free virtual = 24356
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a5aad4bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4137 ; free virtual = 24362
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a5aad4bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4129 ; free virtual = 24353
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4124 ; free virtual = 24349
Ending Logic Optimization Task | Checksum: 1a5aad4bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.309 ; gain = 0.000 ; free physical = 4124 ; free virtual = 24349

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.532 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 18ac49d28

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4162 ; free virtual = 24355
Ending Power Optimization Task | Checksum: 18ac49d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.605 ; gain = 221.297 ; free physical = 4168 ; free virtual = 24361
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4166 ; free virtual = 24360
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4101 ; free virtual = 24339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15c8505f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4101 ; free virtual = 24339
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4100 ; free virtual = 24337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 61c44ad3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4084 ; free virtual = 24322

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eb5db59f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4082 ; free virtual = 24305

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eb5db59f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4098 ; free virtual = 24320
Phase 1 Placer Initialization | Checksum: eb5db59f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2466.605 ; gain = 0.000 ; free physical = 4096 ; free virtual = 24319

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1325f2522

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4052 ; free virtual = 24296

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1325f2522

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4054 ; free virtual = 24298

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a26edcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4049 ; free virtual = 24294

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9686f78b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4049 ; free virtual = 24294

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fc5b2385

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4049 ; free virtual = 24294

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1898f15bc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4044 ; free virtual = 24290

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c5abde5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4032 ; free virtual = 24278

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c5abde5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4043 ; free virtual = 24290
Phase 3 Detail Placement | Checksum: c5abde5a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4043 ; free virtual = 24289

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a82786b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a82786b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4053 ; free virtual = 24282
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.845. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e40c95bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4060 ; free virtual = 24288
Phase 4.1 Post Commit Optimization | Checksum: e40c95bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4060 ; free virtual = 24289

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e40c95bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4051 ; free virtual = 24280

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e40c95bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4058 ; free virtual = 24287

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15fc78b98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4068 ; free virtual = 24297
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15fc78b98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4061 ; free virtual = 24290
Ending Placer Task | Checksum: f0cc40a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4069 ; free virtual = 24299
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2474.609 ; gain = 8.004 ; free physical = 4076 ; free virtual = 24306
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 4057 ; free virtual = 24293
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 4055 ; free virtual = 24306
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 4063 ; free virtual = 24314
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 4058 ; free virtual = 24309
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 326c8c9b ConstDB: 0 ShapeSum: be5fb40a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c8445530

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3871 ; free virtual = 24145
Post Restoration Checksum: NetGraph: 245649c5 NumContArr: a3ee0b6b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c8445530

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3867 ; free virtual = 24142

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c8445530

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3839 ; free virtual = 24114

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c8445530

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3834 ; free virtual = 24109
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24acd0b0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3812 ; free virtual = 24089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.899  | TNS=0.000  | WHS=-0.149 | THS=-31.615|

Phase 2 Router Initialization | Checksum: 271d22cff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3812 ; free virtual = 24089

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 155c05dd3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3850 ; free virtual = 24094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13d05cb9c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3793 ; free virtual = 24080

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.633  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1246f0487

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3790 ; free virtual = 24078
Phase 4 Rip-up And Reroute | Checksum: 1246f0487

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3780 ; free virtual = 24067

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1246f0487

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3795 ; free virtual = 24083

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1246f0487

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3784 ; free virtual = 24072
Phase 5 Delay and Skew Optimization | Checksum: 1246f0487

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3783 ; free virtual = 24071

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 137df458c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3780 ; free virtual = 24068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.712  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14a281861

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3780 ; free virtual = 24067
Phase 6 Post Hold Fix | Checksum: 14a281861

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3796 ; free virtual = 24083

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.748784 %
  Global Horizontal Routing Utilization  = 0.993233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1599ab59b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3795 ; free virtual = 24083

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1599ab59b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3786 ; free virtual = 24074

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11fe86da5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3794 ; free virtual = 24082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.712  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11fe86da5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3787 ; free virtual = 24075
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3811 ; free virtual = 24099

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3811 ; free virtual = 24099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2474.609 ; gain = 0.000 ; free physical = 3804 ; free virtual = 24099
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 16:08:45 2018...
