# Register used in the VeriRISC processor
## Schematic
<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/c9da2e70-95ef-43be-9ad4-516272b9e0e4">
</p>

## Waveform and results of the testbench
<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/28eb0fff-5458-413f-9ade-f5522a2f66f9">
</p>
<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/18ebae6a-f0ca-4919-8dc3-65a0ff822b94">
</p>

