[13:54:10.357] <TB3>     INFO: *** Welcome to pxar ***
[13:54:10.357] <TB3>     INFO: *** Today: 2016/03/09
[13:54:10.363] <TB3>     INFO: *** Version: b2a7-dirty
[13:54:10.363] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:10.364] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:10.364] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//defaultMaskFile.dat
[13:54:10.364] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters_C15.dat
[13:54:10.441] <TB3>     INFO:         clk: 4
[13:54:10.441] <TB3>     INFO:         ctr: 4
[13:54:10.441] <TB3>     INFO:         sda: 19
[13:54:10.441] <TB3>     INFO:         tin: 9
[13:54:10.441] <TB3>     INFO:         level: 15
[13:54:10.441] <TB3>     INFO:         triggerdelay: 0
[13:54:10.441] <TB3>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[13:54:10.441] <TB3>     INFO: Log level: DEBUG
[13:54:10.453] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:54:10.473] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:54:10.476] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:54:10.479] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:54:12.037] <TB3>     INFO: DUT info: 
[13:54:12.037] <TB3>     INFO: The DUT currently contains the following objects:
[13:54:12.037] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:54:12.037] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:54:12.037] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:54:12.037] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:54:12.037] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.037] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:12.038] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:54:12.039] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:54:12.040] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31133696
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1098f90
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x100f7e0
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f924dd94010
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9253fff510
[13:54:12.050] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31199232 fPxarMemory = 0x7f924dd94010
[13:54:12.051] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[13:54:12.052] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:54:12.052] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:54:12.052] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:54:12.453] <TB3>     INFO: enter 'restricted' command line mode
[13:54:12.453] <TB3>     INFO: enter test to run
[13:54:12.453] <TB3>     INFO:   test: FPIXTest no parameter change
[13:54:12.453] <TB3>     INFO:   running: fpixtest
[13:54:12.453] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:54:12.455] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:54:12.455] <TB3>     INFO: ######################################################################
[13:54:12.455] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:54:12.455] <TB3>     INFO: ######################################################################
[13:54:12.459] <TB3>     INFO: ######################################################################
[13:54:12.459] <TB3>     INFO: PixTestPretest::doTest()
[13:54:12.459] <TB3>     INFO: ######################################################################
[13:54:12.461] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:12.462] <TB3>     INFO:    PixTestPretest::programROC() 
[13:54:12.462] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:30.478] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:54:30.478] <TB3>     INFO: IA differences per ROC:  18.5 17.7 20.9 18.5 16.1 20.1 19.3 20.1 19.3 18.5 18.5 17.7 17.7 17.7 16.9 17.7
[13:54:30.549] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:30.549] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:30.549] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:30.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:54:30.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[13:54:30.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[13:54:30.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.5687 mA
[13:54:31.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 23.7688 mA
[13:54:31.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  79 Ia 23.7688 mA
[13:54:31.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.5687 mA
[13:54:31.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7688 mA
[13:54:31.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  79 Ia 23.7688 mA
[13:54:31.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  80 Ia 24.5687 mA
[13:54:31.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  78 Ia 23.7688 mA
[13:54:31.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  79 Ia 23.7688 mA
[13:54:31.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5687 mA
[13:54:31.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[13:54:32.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[13:54:32.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[13:54:32.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7688 mA
[13:54:32.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  86 Ia 24.5687 mA
[13:54:32.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 23.7688 mA
[13:54:32.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 23.7688 mA
[13:54:32.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  86 Ia 23.7688 mA
[13:54:32.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  87 Ia 24.5687 mA
[13:54:32.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.7688 mA
[13:54:32.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 24.5687 mA
[13:54:33.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 23.7688 mA
[13:54:33.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 26.1688 mA
[13:54:33.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  66 Ia 22.9688 mA
[13:54:33.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  72 Ia 24.5687 mA
[13:54:33.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  70 Ia 24.5687 mA
[13:54:33.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  68 Ia 23.7688 mA
[13:54:33.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  69 Ia 23.7688 mA
[13:54:33.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  70 Ia 24.5687 mA
[13:54:33.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  68 Ia 23.7688 mA
[13:54:33.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  69 Ia 23.7688 mA
[13:54:34.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  70 Ia 24.5687 mA
[13:54:34.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  68 Ia 23.7688 mA
[13:54:34.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  69 Ia 23.7688 mA
[13:54:34.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[13:54:34.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[13:54:34.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[13:54:34.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 24.5687 mA
[13:54:34.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 22.9688 mA
[13:54:34.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5687 mA
[13:54:34.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 24.5687 mA
[13:54:35.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 24.5687 mA
[13:54:35.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 22.9688 mA
[13:54:35.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 24.5687 mA
[13:54:35.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  82 Ia 24.5687 mA
[13:54:35.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 23.7688 mA
[13:54:35.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.5687 mA
[13:54:35.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  99 Ia 24.5687 mA
[13:54:35.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  97 Ia 24.5687 mA
[13:54:35.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  95 Ia 23.7688 mA
[13:54:35.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  96 Ia 24.5687 mA
[13:54:36.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  94 Ia 23.7688 mA
[13:54:36.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  95 Ia 23.7688 mA
[13:54:36.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  96 Ia 23.7688 mA
[13:54:36.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  97 Ia 24.5687 mA
[13:54:36.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  95 Ia 23.7688 mA
[13:54:36.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  96 Ia 23.7688 mA
[13:54:36.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  97 Ia 24.5687 mA
[13:54:36.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[13:54:36.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  76 Ia 23.7688 mA
[13:54:37.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 24.5687 mA
[13:54:37.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  75 Ia 23.7688 mA
[13:54:37.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  76 Ia 23.7688 mA
[13:54:37.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  77 Ia 23.7688 mA
[13:54:37.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 24.5687 mA
[13:54:37.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  76 Ia 23.7688 mA
[13:54:37.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  77 Ia 24.5687 mA
[13:54:37.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  75 Ia 23.7688 mA
[13:54:37.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  76 Ia 23.7688 mA
[13:54:37.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 23.7688 mA
[13:54:38.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[13:54:38.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[13:54:38.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[13:54:38.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[13:54:38.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 23.7688 mA
[13:54:38.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 24.5687 mA
[13:54:38.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.7688 mA
[13:54:38.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.7688 mA
[13:54:38.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 24.5687 mA
[13:54:38.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  78 Ia 23.7688 mA
[13:54:39.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  79 Ia 23.7688 mA
[13:54:39.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  80 Ia 24.5687 mA
[13:54:39.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.5687 mA
[13:54:39.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  76 Ia 23.7688 mA
[13:54:39.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 24.5687 mA
[13:54:39.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  75 Ia 23.7688 mA
[13:54:39.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  76 Ia 23.7688 mA
[13:54:39.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  77 Ia 24.5687 mA
[13:54:39.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  75 Ia 23.7688 mA
[13:54:39.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  76 Ia 24.5687 mA
[13:54:40.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  74 Ia 23.7688 mA
[13:54:40.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  75 Ia 23.7688 mA
[13:54:40.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  76 Ia 23.7688 mA
[13:54:40.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 24.5687 mA
[13:54:40.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[13:54:40.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 23.7688 mA
[13:54:40.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 24.5687 mA
[13:54:40.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  78 Ia 23.7688 mA
[13:54:40.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  79 Ia 23.7688 mA
[13:54:40.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 24.5687 mA
[13:54:41.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 23.7688 mA
[13:54:41.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  79 Ia 23.7688 mA
[13:54:41.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  80 Ia 24.5687 mA
[13:54:41.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  78 Ia 23.7688 mA
[13:54:41.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  79 Ia 23.7688 mA
[13:54:41.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 24.5687 mA
[13:54:41.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7688 mA
[13:54:41.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.7688 mA
[13:54:41.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.7688 mA
[13:54:41.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.5687 mA
[13:54:42.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 23.7688 mA
[13:54:42.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.5687 mA
[13:54:42.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[13:54:42.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.7688 mA
[13:54:42.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  80 Ia 24.5687 mA
[13:54:42.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  78 Ia 23.7688 mA
[13:54:42.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  79 Ia 23.7688 mA
[13:54:42.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 24.5687 mA
[13:54:42.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[13:54:42.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[13:54:43.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[13:54:43.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[13:54:43.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 24.5687 mA
[13:54:43.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 22.9688 mA
[13:54:43.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 24.5687 mA
[13:54:43.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 24.5687 mA
[13:54:43.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  81 Ia 24.5687 mA
[13:54:43.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 22.9688 mA
[13:54:43.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  85 Ia 25.3687 mA
[13:54:43.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  78 Ia 22.9688 mA
[13:54:44.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[13:54:44.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[13:54:44.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[13:54:44.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 24.5687 mA
[13:54:44.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.5687 mA
[13:54:44.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 23.7688 mA
[13:54:44.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  82 Ia 23.7688 mA
[13:54:44.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 24.5687 mA
[13:54:44.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  81 Ia 23.7688 mA
[13:54:44.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  82 Ia 23.7688 mA
[13:54:45.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 23.7688 mA
[13:54:45.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 24.5687 mA
[13:54:45.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[13:54:45.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[13:54:45.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 24.5687 mA
[13:54:45.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 23.7688 mA
[13:54:45.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 23.7688 mA
[13:54:45.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 23.7688 mA
[13:54:45.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 24.5687 mA
[13:54:45.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7688 mA
[13:54:46.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 23.7688 mA
[13:54:46.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  83 Ia 23.7688 mA
[13:54:46.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  84 Ia 24.5687 mA
[13:54:46.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 23.7688 mA
[13:54:46.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[13:54:46.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[13:54:46.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[13:54:46.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[13:54:46.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[13:54:46.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[13:54:47.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  85 Ia 23.7688 mA
[13:54:47.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  86 Ia 24.5687 mA
[13:54:47.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 23.7688 mA
[13:54:47.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 24.5687 mA
[13:54:47.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 23.7688 mA
[13:54:47.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[13:54:47.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[13:54:47.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[13:54:47.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[13:54:47.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 23.7688 mA
[13:54:48.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  86 Ia 23.7688 mA
[13:54:48.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  87 Ia 24.5687 mA
[13:54:48.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  85 Ia 23.7688 mA
[13:54:48.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  86 Ia 23.7688 mA
[13:54:48.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 24.5687 mA
[13:54:48.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 23.7688 mA
[13:54:48.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  86 Ia 23.7688 mA
[13:54:48.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  87 Ia 23.7688 mA
[13:54:48.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[13:54:49.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[13:54:49.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[13:54:49.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5687 mA
[13:54:49.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.7688 mA
[13:54:49.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[13:54:49.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 24.5687 mA
[13:54:49.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 23.7688 mA
[13:54:49.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[13:54:49.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.5687 mA
[13:54:49.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.7688 mA
[13:54:50.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  84 Ia 23.7688 mA
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  69
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  97
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[13:54:50.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:54:50.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:54:50.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:54:50.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[13:54:50.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[13:54:50.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[13:54:50.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  87
[13:54:50.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[13:54:51.874] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:54:51.874] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3
[13:54:51.907] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:51.907] <TB3>     INFO:    PixTestPretest::findTiming() 
[13:54:51.907] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:51.907] <TB3>     INFO: PixTestCmd::init()
[13:54:51.907] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:54:52.501] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:56:27.901] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:56:27.933] <TB3>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:56:27.933] <TB3>     INFO: (success/tries = 100/100), width = 5
[13:56:27.933] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[13:56:27.933] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:56:27.933] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:56:27.933] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:56:27.933] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:56:27.936] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:27.936] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:56:27.936] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:28.072] <TB3>     INFO: Expecting 231680 events.
[13:56:32.684] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:56:32.687] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:56:35.389] <TB3>     INFO: 231680 events read in total (6602ms).
[13:56:35.394] <TB3>     INFO: Test took 7456ms.
[13:56:35.732] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:56:35.736] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 114 and Delta(CalDel) = 62
[13:56:35.740] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:56:35.744] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 114 and Delta(CalDel) = 63
[13:56:35.747] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 101 and Delta(CalDel) = 63
[13:56:35.751] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:56:35.755] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 64
[13:56:35.759] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:56:35.762] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:56:35.766] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:56:35.770] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 63 and Delta(CalDel) = 59
[13:56:35.774] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:56:35.778] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 64
[13:56:35.781] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 78 and Delta(CalDel) = 66
[13:56:35.785] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 59
[13:56:35.789] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:56:35.830] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:56:35.866] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:35.866] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:56:35.866] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:36.005] <TB3>     INFO: Expecting 231680 events.
[13:56:44.156] <TB3>     INFO: 231680 events read in total (7436ms).
[13:56:44.161] <TB3>     INFO: Test took 8291ms.
[13:56:44.184] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[13:56:44.500] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:56:44.504] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31.5
[13:56:44.508] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[13:56:44.511] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:56:44.515] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 29.5
[13:56:44.518] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:56:44.522] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:56:44.525] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:56:44.529] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:56:44.532] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:56:44.536] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:56:44.539] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 31.5
[13:56:44.543] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 33
[13:56:44.547] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[13:56:44.550] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:56:44.586] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:56:44.586] <TB3>     INFO: CalDel:      153   133   152   135   146   140   143   135   141   142   135   141   160   150   129   132
[13:56:44.586] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C0.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C1.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C2.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C3.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C4.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C5.dat
[13:56:44.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C6.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C7.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C8.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C9.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C10.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C11.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C12.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C13.dat
[13:56:44.591] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C14.dat
[13:56:44.592] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:44.592] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:44.592] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:44.592] <TB3>     INFO: PixTestPretest::doTest() done, duration: 152 seconds
[13:56:44.592] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:56:44.653] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:56:44.653] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:56:44.656] <TB3>     INFO: ######################################################################
[13:56:44.656] <TB3>     INFO: PixTestAlive::doTest()
[13:56:44.656] <TB3>     INFO: ######################################################################
[13:56:44.659] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:44.660] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:44.660] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:44.662] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:45.005] <TB3>     INFO: Expecting 41600 events.
[13:56:49.055] <TB3>     INFO: 41600 events read in total (3335ms).
[13:56:49.055] <TB3>     INFO: Test took 4393ms.
[13:56:49.063] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:49.063] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:56:49.063] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:56:49.437] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:56:49.437] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:49.437] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:49.440] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:49.440] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:49.440] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:49.441] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:49.791] <TB3>     INFO: Expecting 41600 events.
[13:56:52.772] <TB3>     INFO: 41600 events read in total (2266ms).
[13:56:52.772] <TB3>     INFO: Test took 3331ms.
[13:56:52.772] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:52.772] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:56:52.772] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:56:52.772] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:56:53.176] <TB3>     INFO: PixTestAlive::maskTest() done
[13:56:53.176] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:53.179] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:53.179] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:53.179] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:53.181] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:53.534] <TB3>     INFO: Expecting 41600 events.
[13:56:57.664] <TB3>     INFO: 41600 events read in total (3416ms).
[13:56:57.665] <TB3>     INFO: Test took 4484ms.
[13:56:57.674] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:57.674] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:56:57.674] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:56:58.046] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:56:58.046] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:58.046] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:56:58.046] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:56:58.054] <TB3>     INFO: ######################################################################
[13:56:58.054] <TB3>     INFO: PixTestTrim::doTest()
[13:56:58.054] <TB3>     INFO: ######################################################################
[13:56:58.057] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:58.057] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:56:58.057] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:58.191] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:56:58.191] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:58.205] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:58.205] <TB3>     INFO:     run 1 of 1
[13:56:58.205] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:58.549] <TB3>     INFO: Expecting 5025280 events.
[13:57:43.013] <TB3>     INFO: 1373144 events read in total (43749ms).
[13:58:26.460] <TB3>     INFO: 2726360 events read in total (87196ms).
[13:59:11.778] <TB3>     INFO: 4088944 events read in total (132514ms).
[13:59:40.766] <TB3>     INFO: 5025280 events read in total (161502ms).
[13:59:40.806] <TB3>     INFO: Test took 162601ms.
[13:59:40.867] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:40.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:42.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:43.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:45.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:46.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:47.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:49.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:50.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:52.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:53.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:54.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:56.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:57.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:58.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:00.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:01.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:02.864] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 191418368
[14:00:02.867] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1182 minThrLimit = 96.1082 minThrNLimit = 122.009 -> result = 96.1182 -> 96
[14:00:02.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2812 minThrLimit = 99.2685 minThrNLimit = 128.082 -> result = 99.2812 -> 99
[14:00:02.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4257 minThrLimit = 90.383 minThrNLimit = 118.533 -> result = 90.4257 -> 90
[14:00:02.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8749 minThrLimit = 91.7804 minThrNLimit = 121.293 -> result = 91.8749 -> 91
[14:00:02.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.03 minThrLimit = 95.0278 minThrNLimit = 119.795 -> result = 95.03 -> 95
[14:00:02.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.627 minThrLimit = 88.6189 minThrNLimit = 115.277 -> result = 88.627 -> 88
[14:00:02.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3661 minThrLimit = 96.3505 minThrNLimit = 121.802 -> result = 96.3661 -> 96
[14:00:02.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5036 minThrLimit = 93.4469 minThrNLimit = 121.45 -> result = 93.5036 -> 93
[14:00:02.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.173 minThrLimit = 87.0795 minThrNLimit = 113.282 -> result = 87.173 -> 87
[14:00:02.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2899 minThrLimit = 94.2725 minThrNLimit = 122.091 -> result = 94.2899 -> 94
[14:00:02.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.3697 minThrLimit = 78.3664 minThrNLimit = 101.349 -> result = 78.3697 -> 78
[14:00:02.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.432 minThrLimit = 101.426 minThrNLimit = 124.952 -> result = 101.432 -> 101
[14:00:02.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4177 minThrLimit = 87.4036 minThrNLimit = 110.578 -> result = 87.4177 -> 87
[14:00:02.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1785 minThrLimit = 86.1686 minThrNLimit = 106.293 -> result = 86.1785 -> 86
[14:00:02.873] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3747 minThrLimit = 98.3175 minThrNLimit = 126.904 -> result = 98.3747 -> 98
[14:00:02.873] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2188 minThrLimit = 96.1808 minThrNLimit = 121.74 -> result = 96.2188 -> 96
[14:00:02.873] <TB3>     INFO: ROC 0 VthrComp = 96
[14:00:02.873] <TB3>     INFO: ROC 1 VthrComp = 99
[14:00:02.873] <TB3>     INFO: ROC 2 VthrComp = 90
[14:00:02.874] <TB3>     INFO: ROC 3 VthrComp = 91
[14:00:02.874] <TB3>     INFO: ROC 4 VthrComp = 95
[14:00:02.874] <TB3>     INFO: ROC 5 VthrComp = 88
[14:00:02.874] <TB3>     INFO: ROC 6 VthrComp = 96
[14:00:02.874] <TB3>     INFO: ROC 7 VthrComp = 93
[14:00:02.874] <TB3>     INFO: ROC 8 VthrComp = 87
[14:00:02.874] <TB3>     INFO: ROC 9 VthrComp = 94
[14:00:02.874] <TB3>     INFO: ROC 10 VthrComp = 78
[14:00:02.874] <TB3>     INFO: ROC 11 VthrComp = 101
[14:00:02.875] <TB3>     INFO: ROC 12 VthrComp = 87
[14:00:02.875] <TB3>     INFO: ROC 13 VthrComp = 86
[14:00:02.875] <TB3>     INFO: ROC 14 VthrComp = 98
[14:00:02.875] <TB3>     INFO: ROC 15 VthrComp = 96
[14:00:02.875] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:00:02.875] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:00:02.888] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:02.888] <TB3>     INFO:     run 1 of 1
[14:00:02.888] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:03.230] <TB3>     INFO: Expecting 5025280 events.
[14:00:38.914] <TB3>     INFO: 881640 events read in total (34969ms).
[14:01:14.049] <TB3>     INFO: 1762016 events read in total (70104ms).
[14:01:49.193] <TB3>     INFO: 2641792 events read in total (105248ms).
[14:02:24.277] <TB3>     INFO: 3512816 events read in total (140332ms).
[14:03:01.754] <TB3>     INFO: 4379832 events read in total (177810ms).
[14:03:26.778] <TB3>     INFO: 5025280 events read in total (202833ms).
[14:03:26.852] <TB3>     INFO: Test took 203965ms.
[14:03:27.033] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:27.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:29.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:30.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:32.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:33.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:35.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:37.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:38.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:40.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:41.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:43.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:45.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:46.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:48.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:50.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:51.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:53.366] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254816256
[14:03:53.370] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.23 for pixel 51/3 mean/min/max = 43.0985/32.2165/53.9806
[14:03:53.370] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9091 for pixel 0/39 mean/min/max = 44.0958/31.2212/56.9705
[14:03:53.371] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.9923 for pixel 51/69 mean/min/max = 44.4804/33.8905/55.0704
[14:03:53.371] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.7299 for pixel 0/74 mean/min/max = 44.5477/33.3578/55.7376
[14:03:53.371] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.1809 for pixel 21/78 mean/min/max = 45.0611/31.7338/58.3884
[14:03:53.372] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.3941 for pixel 51/3 mean/min/max = 44.2103/34.734/53.6865
[14:03:53.372] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.1089 for pixel 17/17 mean/min/max = 44.214/32.3185/56.1095
[14:03:53.372] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.0556 for pixel 4/4 mean/min/max = 44.2299/33.2891/55.1706
[14:03:53.373] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.3249 for pixel 4/41 mean/min/max = 42.7293/31.6845/53.7742
[14:03:53.373] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7441 for pixel 0/3 mean/min/max = 45.1175/32.4373/57.7977
[14:03:53.373] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1447 for pixel 19/67 mean/min/max = 45.4191/35.5713/55.2669
[14:03:53.374] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9029 for pixel 8/13 mean/min/max = 43.9551/31.9524/55.9578
[14:03:53.374] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.9821 for pixel 0/4 mean/min/max = 43.85/32.0912/55.6088
[14:03:53.374] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6744 for pixel 0/15 mean/min/max = 44.5416/32.3762/56.7069
[14:03:53.374] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.341 for pixel 20/79 mean/min/max = 43.5756/31.6893/55.4619
[14:03:53.375] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.9513 for pixel 0/79 mean/min/max = 44.0597/32.0134/56.106
[14:03:53.375] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:53.507] <TB3>     INFO: Expecting 411648 events.
[14:04:01.201] <TB3>     INFO: 411648 events read in total (6979ms).
[14:04:01.207] <TB3>     INFO: Expecting 411648 events.
[14:04:08.880] <TB3>     INFO: 411648 events read in total (7007ms).
[14:04:08.888] <TB3>     INFO: Expecting 411648 events.
[14:04:16.491] <TB3>     INFO: 411648 events read in total (6937ms).
[14:04:16.502] <TB3>     INFO: Expecting 411648 events.
[14:04:24.151] <TB3>     INFO: 411648 events read in total (6983ms).
[14:04:24.165] <TB3>     INFO: Expecting 411648 events.
[14:04:31.824] <TB3>     INFO: 411648 events read in total (7000ms).
[14:04:31.840] <TB3>     INFO: Expecting 411648 events.
[14:04:39.483] <TB3>     INFO: 411648 events read in total (6989ms).
[14:04:39.502] <TB3>     INFO: Expecting 411648 events.
[14:04:47.160] <TB3>     INFO: 411648 events read in total (7004ms).
[14:04:47.180] <TB3>     INFO: Expecting 411648 events.
[14:04:54.893] <TB3>     INFO: 411648 events read in total (7062ms).
[14:04:54.918] <TB3>     INFO: Expecting 411648 events.
[14:05:02.594] <TB3>     INFO: 411648 events read in total (7036ms).
[14:05:02.620] <TB3>     INFO: Expecting 411648 events.
[14:05:10.225] <TB3>     INFO: 411648 events read in total (6958ms).
[14:05:10.255] <TB3>     INFO: Expecting 411648 events.
[14:05:17.815] <TB3>     INFO: 411648 events read in total (6922ms).
[14:05:17.846] <TB3>     INFO: Expecting 411648 events.
[14:05:25.481] <TB3>     INFO: 411648 events read in total (6994ms).
[14:05:25.516] <TB3>     INFO: Expecting 411648 events.
[14:05:32.981] <TB3>     INFO: 411648 events read in total (6831ms).
[14:05:33.016] <TB3>     INFO: Expecting 411648 events.
[14:05:40.493] <TB3>     INFO: 411648 events read in total (6836ms).
[14:05:40.533] <TB3>     INFO: Expecting 411648 events.
[14:05:48.067] <TB3>     INFO: 411648 events read in total (6898ms).
[14:05:48.110] <TB3>     INFO: Expecting 411648 events.
[14:05:55.612] <TB3>     INFO: 411648 events read in total (6874ms).
[14:05:55.656] <TB3>     INFO: Test took 122281ms.
[14:05:56.173] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5984 < 35 for itrim+1 = 92; old thr = 34.4869 ... break
[14:05:56.210] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9748 < 35 for itrim+1 = 96; old thr = 34.8929 ... break
[14:05:56.247] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0792 < 35 for itrim = 87; old thr = 34.7199 ... break
[14:05:56.286] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0294 < 35 for itrim = 99; old thr = 34.7114 ... break
[14:05:56.324] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0537 < 35 for itrim = 115; old thr = 33.8683 ... break
[14:05:56.362] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2233 < 35 for itrim = 96; old thr = 33.8403 ... break
[14:05:56.399] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0121 < 35 for itrim = 106; old thr = 34.3628 ... break
[14:05:56.447] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0261 < 35 for itrim = 117; old thr = 34.609 ... break
[14:05:56.487] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2286 < 35 for itrim = 98; old thr = 34.728 ... break
[14:05:56.527] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2623 < 35 for itrim = 111; old thr = 33.8965 ... break
[14:05:56.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0983 < 35 for itrim+1 = 91; old thr = 34.9553 ... break
[14:05:56.599] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3149 < 35 for itrim = 102; old thr = 34.319 ... break
[14:05:56.631] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1721 < 35 for itrim = 98; old thr = 34.1306 ... break
[14:05:56.662] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4332 < 35 for itrim+1 = 99; old thr = 34.8625 ... break
[14:05:56.702] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2969 < 35 for itrim+1 = 101; old thr = 34.6017 ... break
[14:05:56.728] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0431 < 35 for itrim = 90; old thr = 34.1623 ... break
[14:05:56.804] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:05:56.814] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:56.814] <TB3>     INFO:     run 1 of 1
[14:05:56.814] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:57.156] <TB3>     INFO: Expecting 5025280 events.
[14:06:32.508] <TB3>     INFO: 870176 events read in total (34637ms).
[14:07:07.198] <TB3>     INFO: 1739016 events read in total (69327ms).
[14:07:42.076] <TB3>     INFO: 2607184 events read in total (104205ms).
[14:08:16.661] <TB3>     INFO: 3466040 events read in total (138790ms).
[14:08:54.082] <TB3>     INFO: 4320688 events read in total (176211ms).
[14:09:21.586] <TB3>     INFO: 5025280 events read in total (203715ms).
[14:09:21.664] <TB3>     INFO: Test took 204851ms.
[14:09:21.847] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:22.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:23.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:25.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:26.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:28.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:29.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:31.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:32.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:34.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:35.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:37.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:38.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:40.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:41.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:43.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:44.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:46.510] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289050624
[14:09:46.511] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.671786 .. 52.486604
[14:09:46.586] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:09:46.596] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:46.596] <TB3>     INFO:     run 1 of 1
[14:09:46.596] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:46.938] <TB3>     INFO: Expecting 2030080 events.
[14:10:26.369] <TB3>     INFO: 1127952 events read in total (38716ms).
[14:10:58.238] <TB3>     INFO: 2030080 events read in total (70585ms).
[14:10:58.260] <TB3>     INFO: Test took 71664ms.
[14:10:58.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:58.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:59.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:00.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:01.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:02.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:03.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:04.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:05.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:06.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:07.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:08.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:09.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:10.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:11.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:12.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:13.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:14.999] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255348736
[14:11:15.081] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.619143 .. 44.839243
[14:11:15.159] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:11:15.170] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:15.170] <TB3>     INFO:     run 1 of 1
[14:11:15.170] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:15.529] <TB3>     INFO: Expecting 1597440 events.
[14:11:56.638] <TB3>     INFO: 1161464 events read in total (40394ms).
[14:12:12.077] <TB3>     INFO: 1597440 events read in total (55833ms).
[14:12:12.092] <TB3>     INFO: Test took 56922ms.
[14:12:12.125] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:12.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:13.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:14.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:15.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:15.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:16.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:17.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:18.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:19.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:20.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:21.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:22.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:23.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:24.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:25.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:26.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:27.448] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295964672
[14:12:27.531] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.708346 .. 40.374729
[14:12:27.607] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:12:27.617] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:27.617] <TB3>     INFO:     run 1 of 1
[14:12:27.617] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:27.960] <TB3>     INFO: Expecting 1364480 events.
[14:13:09.231] <TB3>     INFO: 1193544 events read in total (40556ms).
[14:13:15.509] <TB3>     INFO: 1364480 events read in total (46834ms).
[14:13:15.519] <TB3>     INFO: Test took 47902ms.
[14:13:15.544] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:15.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:16.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:17.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:18.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:19.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:20.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:21.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:22.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:22.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:23.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:24.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:25.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:26.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:27.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:28.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:29.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:30.273] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242663424
[14:13:30.358] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.655261 .. 40.374729
[14:13:30.434] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:13:30.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:30.444] <TB3>     INFO:     run 1 of 1
[14:13:30.444] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:30.787] <TB3>     INFO: Expecting 1264640 events.
[14:14:11.121] <TB3>     INFO: 1164808 events read in total (39619ms).
[14:14:14.002] <TB3>     INFO: 1264640 events read in total (43500ms).
[14:14:15.016] <TB3>     INFO: Test took 44573ms.
[14:14:15.047] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:15.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:16.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:16.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:17.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:18.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:19.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:20.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:21.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:22.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:23.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:24.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:25.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:26.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:27.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:27.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:28.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:29.778] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305946624
[14:14:29.860] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:14:29.861] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:14:29.871] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:29.871] <TB3>     INFO:     run 1 of 1
[14:14:29.871] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:30.214] <TB3>     INFO: Expecting 1364480 events.
[14:15:09.566] <TB3>     INFO: 1075480 events read in total (38637ms).
[14:15:20.393] <TB3>     INFO: 1364480 events read in total (49464ms).
[14:15:20.414] <TB3>     INFO: Test took 50543ms.
[14:15:20.452] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:20.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:21.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:22.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:23.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:24.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:25.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:26.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:27.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:28.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:29.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:30.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:31.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:32.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:33.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:34.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:35.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:36.078] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362188800
[14:15:36.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C0.dat
[14:15:36.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C1.dat
[14:15:36.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C2.dat
[14:15:36.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C3.dat
[14:15:36.110] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C4.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C5.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C6.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C7.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C8.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C9.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C10.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C11.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C12.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C13.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C14.dat
[14:15:36.111] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C15.dat
[14:15:36.112] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C0.dat
[14:15:36.119] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C1.dat
[14:15:36.126] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C2.dat
[14:15:36.132] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C3.dat
[14:15:36.139] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C4.dat
[14:15:36.146] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C5.dat
[14:15:36.153] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C6.dat
[14:15:36.159] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C7.dat
[14:15:36.166] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C8.dat
[14:15:36.173] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C9.dat
[14:15:36.179] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C10.dat
[14:15:36.186] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C11.dat
[14:15:36.193] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C12.dat
[14:15:36.199] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C13.dat
[14:15:36.206] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C14.dat
[14:15:36.213] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//trimParameters35_C15.dat
[14:15:36.220] <TB3>     INFO: PixTestTrim::trimTest() done
[14:15:36.220] <TB3>     INFO: vtrim:      92  96  87  99 115  96 106 117  98 111  91 102  98  99 101  90 
[14:15:36.220] <TB3>     INFO: vthrcomp:   96  99  90  91  95  88  96  93  87  94  78 101  87  86  98  96 
[14:15:36.220] <TB3>     INFO: vcal mean:  34.97  34.97  35.01  35.00  35.04  35.01  34.97  34.99  34.96  34.97  34.97  34.99  35.01  35.02  34.98  34.99 
[14:15:36.220] <TB3>     INFO: vcal RMS:    0.76   0.79   0.74   0.73   0.86   0.74   0.84   0.78   0.80   0.77   0.76   0.85   0.78   0.81   0.78   0.81 
[14:15:36.220] <TB3>     INFO: bits mean:   9.86   9.74   9.18   9.33   9.92   9.32  10.13   9.79  10.62   8.85   9.13  10.29   9.86   9.67  10.03   9.55 
[14:15:36.220] <TB3>     INFO: bits RMS:    2.63   2.81   2.65   2.71   2.60   2.44   2.48   2.53   2.37   3.07   2.39   2.46   2.69   2.71   2.65   2.85 
[14:15:36.230] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:36.230] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:15:36.230] <TB3>     INFO:    ----------------------------------------------------------------------
[14:15:36.232] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:15:36.232] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:15:36.243] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:36.243] <TB3>     INFO:     run 1 of 1
[14:15:36.243] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:36.585] <TB3>     INFO: Expecting 4160000 events.
[14:16:21.958] <TB3>     INFO: 1113910 events read in total (44658ms).
[14:17:06.863] <TB3>     INFO: 2215640 events read in total (89563ms).
[14:17:53.788] <TB3>     INFO: 3305825 events read in total (136488ms).
[14:18:27.788] <TB3>     INFO: 4160000 events read in total (170488ms).
[14:18:27.851] <TB3>     INFO: Test took 171608ms.
[14:18:27.987] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:28.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:30.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:32.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:34.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:36.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:37.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:39.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:41.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:43.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:45.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:47.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:49.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:51.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:53.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:55.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:57.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:59.394] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370114560
[14:18:59.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:18:59.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:18:59.468] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[14:18:59.478] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:59.478] <TB3>     INFO:     run 1 of 1
[14:18:59.478] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:59.821] <TB3>     INFO: Expecting 3931200 events.
[14:19:45.496] <TB3>     INFO: 1101855 events read in total (44960ms).
[14:20:30.448] <TB3>     INFO: 2191815 events read in total (89912ms).
[14:21:14.819] <TB3>     INFO: 3268400 events read in total (134283ms).
[14:21:42.219] <TB3>     INFO: 3931200 events read in total (161683ms).
[14:21:42.279] <TB3>     INFO: Test took 162801ms.
[14:21:42.414] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:42.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:44.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:46.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:48.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:49.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:51.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:53.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:55.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:57.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:59.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:00.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:02.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:04.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:06.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:08.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:10.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:11.963] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404455424
[14:22:11.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:22:12.045] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:22:12.045] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[14:22:12.055] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:12.055] <TB3>     INFO:     run 1 of 1
[14:22:12.055] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:12.397] <TB3>     INFO: Expecting 3681600 events.
[14:22:59.545] <TB3>     INFO: 1136620 events read in total (46433ms).
[14:23:44.551] <TB3>     INFO: 2256370 events read in total (91439ms).
[14:24:29.650] <TB3>     INFO: 3364665 events read in total (136538ms).
[14:24:42.774] <TB3>     INFO: 3681600 events read in total (149662ms).
[14:24:42.823] <TB3>     INFO: Test took 150768ms.
[14:24:42.936] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:43.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:44.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:46.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:48.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:50.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:52.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:53.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:55.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:57.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:59.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:01.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:03.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:04.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:06.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:08.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:10.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:12.180] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404455424
[14:25:12.181] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:25:12.256] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:25:12.256] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 143 (-1/-1) hits flags = 528 (plus default)
[14:25:12.266] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:12.266] <TB3>     INFO:     run 1 of 1
[14:25:12.266] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:12.610] <TB3>     INFO: Expecting 2995200 events.
[14:26:03.001] <TB3>     INFO: 1277635 events read in total (50676ms).
[14:26:52.613] <TB3>     INFO: 2521295 events read in total (99288ms).
[14:27:11.543] <TB3>     INFO: 2995200 events read in total (118218ms).
[14:27:11.572] <TB3>     INFO: Test took 119306ms.
[14:27:11.640] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:11.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:13.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:14.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:16.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:17.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:19.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:21.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:22.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:24.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:25.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:27.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:28.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:30.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:31.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:33.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:35.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:36.636] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404455424
[14:27:36.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:27:36.714] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:27:36.714] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 144 (-1/-1) hits flags = 528 (plus default)
[14:27:36.724] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:36.724] <TB3>     INFO:     run 1 of 1
[14:27:36.724] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:37.072] <TB3>     INFO: Expecting 3016000 events.
[14:28:28.026] <TB3>     INFO: 1271135 events read in total (50239ms).
[14:29:16.319] <TB3>     INFO: 2509435 events read in total (98532ms).
[14:29:36.447] <TB3>     INFO: 3016000 events read in total (118660ms).
[14:29:36.478] <TB3>     INFO: Test took 119754ms.
[14:29:36.550] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:36.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:38.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:39.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:41.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:42.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:44.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:46.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:47.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:49.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:50.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:52.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:53.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:55.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:56.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:58.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:00.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:01.632] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404455424
[14:30:01.633] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.51495, thr difference RMS: 1.43856
[14:30:01.633] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.90369, thr difference RMS: 1.4728
[14:30:01.633] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.64252, thr difference RMS: 1.26688
[14:30:01.633] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.86178, thr difference RMS: 1.2837
[14:30:01.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.27128, thr difference RMS: 1.62627
[14:30:01.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.07556, thr difference RMS: 1.30995
[14:30:01.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.11011, thr difference RMS: 1.70942
[14:30:01.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.98408, thr difference RMS: 1.44216
[14:30:01.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.18719, thr difference RMS: 1.13979
[14:30:01.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.54527, thr difference RMS: 1.7361
[14:30:01.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.24449, thr difference RMS: 1.28106
[14:30:01.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.51813, thr difference RMS: 1.79738
[14:30:01.635] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.89208, thr difference RMS: 1.27622
[14:30:01.636] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.71321, thr difference RMS: 1.52563
[14:30:01.636] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.30228, thr difference RMS: 1.53721
[14:30:01.636] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.67029, thr difference RMS: 1.71362
[14:30:01.636] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.45619, thr difference RMS: 1.43296
[14:30:01.636] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.94726, thr difference RMS: 1.42919
[14:30:01.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.67066, thr difference RMS: 1.27163
[14:30:01.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.80136, thr difference RMS: 1.28205
[14:30:01.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.31462, thr difference RMS: 3.10146
[14:30:01.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.06564, thr difference RMS: 1.31012
[14:30:01.637] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.04371, thr difference RMS: 1.72386
[14:30:01.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.81792, thr difference RMS: 1.42829
[14:30:01.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.24376, thr difference RMS: 1.11602
[14:30:01.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.37475, thr difference RMS: 1.69372
[14:30:01.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.10267, thr difference RMS: 1.265
[14:30:01.638] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.5394, thr difference RMS: 1.75534
[14:30:01.639] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.84176, thr difference RMS: 1.26412
[14:30:01.639] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.61176, thr difference RMS: 1.49078
[14:30:01.639] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.26612, thr difference RMS: 1.53604
[14:30:01.639] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.61693, thr difference RMS: 1.69622
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.48069, thr difference RMS: 1.41188
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.08075, thr difference RMS: 1.43138
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.87145, thr difference RMS: 1.25338
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.8758, thr difference RMS: 1.24619
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.33136, thr difference RMS: 3.08395
[14:30:01.640] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.9537, thr difference RMS: 1.30328
[14:30:01.641] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.08886, thr difference RMS: 1.7103
[14:30:01.641] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.80435, thr difference RMS: 1.4215
[14:30:01.641] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.32013, thr difference RMS: 1.1164
[14:30:01.641] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.35725, thr difference RMS: 1.69441
[14:30:01.642] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.13278, thr difference RMS: 1.2455
[14:30:01.642] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.67151, thr difference RMS: 1.77278
[14:30:01.642] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.84885, thr difference RMS: 1.2643
[14:30:01.642] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.58975, thr difference RMS: 1.48878
[14:30:01.642] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.40428, thr difference RMS: 1.49944
[14:30:01.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.71536, thr difference RMS: 1.69541
[14:30:01.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.55409, thr difference RMS: 1.4151
[14:30:01.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.23772, thr difference RMS: 1.42159
[14:30:01.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.11845, thr difference RMS: 1.26641
[14:30:01.643] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.97571, thr difference RMS: 1.266
[14:30:01.644] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.4753, thr difference RMS: 3.07282
[14:30:01.644] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.00872, thr difference RMS: 1.28865
[14:30:01.644] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.08179, thr difference RMS: 1.70895
[14:30:01.644] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.90265, thr difference RMS: 1.40907
[14:30:01.644] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.47414, thr difference RMS: 1.12452
[14:30:01.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.36289, thr difference RMS: 1.67711
[14:30:01.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.22066, thr difference RMS: 1.25664
[14:30:01.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.9103, thr difference RMS: 1.74257
[14:30:01.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.8687, thr difference RMS: 1.26429
[14:30:01.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.61544, thr difference RMS: 1.48998
[14:30:01.646] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.42355, thr difference RMS: 1.50802
[14:30:01.646] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.80104, thr difference RMS: 1.67709
[14:30:01.753] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:30:01.756] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1983 seconds
[14:30:01.756] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:30:02.458] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:30:02.458] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:30:02.460] <TB3>     INFO: ######################################################################
[14:30:02.461] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:30:02.461] <TB3>     INFO: ######################################################################
[14:30:02.461] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:02.461] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:30:02.461] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:02.461] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:30:02.471] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:30:02.471] <TB3>     INFO:     run 1 of 1
[14:30:02.471] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:02.815] <TB3>     INFO: Expecting 59072000 events.
[14:30:31.711] <TB3>     INFO: 1072800 events read in total (28181ms).
[14:30:59.926] <TB3>     INFO: 2141400 events read in total (56396ms).
[14:31:27.590] <TB3>     INFO: 3211400 events read in total (84060ms).
[14:31:55.800] <TB3>     INFO: 4283000 events read in total (112270ms).
[14:32:24.066] <TB3>     INFO: 5351600 events read in total (140536ms).
[14:32:52.145] <TB3>     INFO: 6421600 events read in total (168615ms).
[14:33:20.277] <TB3>     INFO: 7492200 events read in total (196747ms).
[14:33:48.524] <TB3>     INFO: 8561000 events read in total (224994ms).
[14:34:16.215] <TB3>     INFO: 9632200 events read in total (252685ms).
[14:34:44.666] <TB3>     INFO: 10702000 events read in total (281136ms).
[14:35:13.315] <TB3>     INFO: 11770600 events read in total (309785ms).
[14:35:41.879] <TB3>     INFO: 12842200 events read in total (338349ms).
[14:36:10.442] <TB3>     INFO: 13911800 events read in total (366912ms).
[14:36:38.952] <TB3>     INFO: 14980200 events read in total (395422ms).
[14:37:07.626] <TB3>     INFO: 16051000 events read in total (424096ms).
[14:37:36.184] <TB3>     INFO: 17120400 events read in total (452654ms).
[14:38:04.632] <TB3>     INFO: 18189000 events read in total (481102ms).
[14:38:33.245] <TB3>     INFO: 19261600 events read in total (509715ms).
[14:39:01.739] <TB3>     INFO: 20330200 events read in total (538209ms).
[14:39:30.147] <TB3>     INFO: 21398400 events read in total (566617ms).
[14:39:58.759] <TB3>     INFO: 22468400 events read in total (595229ms).
[14:40:27.307] <TB3>     INFO: 23538800 events read in total (623777ms).
[14:40:55.788] <TB3>     INFO: 24607400 events read in total (652258ms).
[14:41:24.311] <TB3>     INFO: 25678400 events read in total (680781ms).
[14:41:52.935] <TB3>     INFO: 26747800 events read in total (709405ms).
[14:42:21.518] <TB3>     INFO: 27816400 events read in total (737988ms).
[14:42:50.022] <TB3>     INFO: 28887800 events read in total (766492ms).
[14:43:18.515] <TB3>     INFO: 29957400 events read in total (794985ms).
[14:43:47.012] <TB3>     INFO: 31025400 events read in total (823482ms).
[14:44:15.664] <TB3>     INFO: 32095200 events read in total (852134ms).
[14:44:44.134] <TB3>     INFO: 33166200 events read in total (880604ms).
[14:45:12.698] <TB3>     INFO: 34234600 events read in total (909168ms).
[14:45:41.192] <TB3>     INFO: 35304800 events read in total (937662ms).
[14:46:09.812] <TB3>     INFO: 36375000 events read in total (966282ms).
[14:46:38.312] <TB3>     INFO: 37442400 events read in total (994782ms).
[14:47:06.942] <TB3>     INFO: 38510800 events read in total (1023412ms).
[14:47:35.547] <TB3>     INFO: 39582600 events read in total (1052017ms).
[14:48:04.022] <TB3>     INFO: 40651000 events read in total (1080492ms).
[14:48:32.648] <TB3>     INFO: 41719000 events read in total (1109118ms).
[14:49:01.134] <TB3>     INFO: 42789800 events read in total (1137604ms).
[14:49:29.781] <TB3>     INFO: 43858600 events read in total (1166251ms).
[14:49:58.319] <TB3>     INFO: 44927000 events read in total (1194789ms).
[14:50:26.945] <TB3>     INFO: 45996400 events read in total (1223415ms).
[14:50:55.463] <TB3>     INFO: 47067000 events read in total (1251933ms).
[14:51:24.085] <TB3>     INFO: 48135000 events read in total (1280555ms).
[14:51:52.561] <TB3>     INFO: 49202800 events read in total (1309031ms).
[14:52:21.150] <TB3>     INFO: 50273600 events read in total (1337620ms).
[14:52:49.513] <TB3>     INFO: 51342400 events read in total (1365983ms).
[14:53:18.057] <TB3>     INFO: 52409800 events read in total (1394527ms).
[14:53:46.697] <TB3>     INFO: 53478200 events read in total (1423167ms).
[14:54:15.270] <TB3>     INFO: 54549800 events read in total (1451740ms).
[14:54:43.780] <TB3>     INFO: 55618000 events read in total (1480250ms).
[14:55:11.437] <TB3>     INFO: 56685600 events read in total (1507907ms).
[14:55:39.389] <TB3>     INFO: 57756600 events read in total (1535859ms).
[14:56:07.289] <TB3>     INFO: 58826200 events read in total (1563759ms).
[14:56:14.023] <TB3>     INFO: 59072000 events read in total (1570493ms).
[14:56:14.041] <TB3>     INFO: Test took 1571570ms.
[14:56:14.098] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:14.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:14.223] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:15.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:15.389] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:16.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:16.532] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:17.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:17.682] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:18.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:18.858] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:20.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:20.023] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:21.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:21.173] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:22.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:22.348] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:23.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:23.535] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:24.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:24.707] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:25.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:25.870] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:27.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:27.031] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:28.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:28.218] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:29.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:29.378] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:30.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:30.538] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:31.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:31.704] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:56:32.841] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 452214784
[14:56:32.874] <TB3>     INFO: PixTestScurves::scurves() done 
[14:56:32.875] <TB3>     INFO: Vcal mean:  35.08  35.04  35.04  35.09  35.10  35.09  35.07  35.10  34.99  35.05  35.08  35.11  35.04  35.07  35.05  35.08 
[14:56:32.875] <TB3>     INFO: Vcal RMS:    0.62   0.66   0.59   0.60   0.75   0.59   0.71   0.66   0.68   0.66   0.63   0.74   0.65   0.82   0.66   0.67 
[14:56:32.875] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:56:32.948] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:56:32.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:56:32.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:56:32.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:56:32.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:56:32.949] <TB3>     INFO: ######################################################################
[14:56:32.949] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:56:32.949] <TB3>     INFO: ######################################################################
[14:56:32.951] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:56:33.293] <TB3>     INFO: Expecting 41600 events.
[14:56:37.356] <TB3>     INFO: 41600 events read in total (3348ms).
[14:56:37.357] <TB3>     INFO: Test took 4406ms.
[14:56:37.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:37.365] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:56:37.365] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:56:37.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 42, 32] has eff 0/10
[14:56:37.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 42, 32]
[14:56:37.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:56:37.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:56:37.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:56:37.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:56:37.712] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:38.061] <TB3>     INFO: Expecting 41600 events.
[14:56:42.206] <TB3>     INFO: 41600 events read in total (3430ms).
[14:56:42.207] <TB3>     INFO: Test took 4495ms.
[14:56:42.214] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:42.214] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:56:42.214] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.657
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.889
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.368
[14:56:42.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.755
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.252
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.667
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.21
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 174
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.59
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.817
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.793
[14:56:42.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.016
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 180
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.437
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.935
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 184
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.619
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.319
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.723
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:56:42.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:56:42.222] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:56:42.310] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:56:42.653] <TB3>     INFO: Expecting 41600 events.
[14:56:46.797] <TB3>     INFO: 41600 events read in total (3429ms).
[14:56:46.797] <TB3>     INFO: Test took 4487ms.
[14:56:46.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:46.805] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:56:46.805] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:56:46.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 4
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7854
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,48] phvalue 69
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7361
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 72
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0223
[14:56:46.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7637
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 86
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9392
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 62
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8628
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,13] phvalue 65
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0352
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 67
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7091
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 88
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7026
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 85
[14:56:46.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1232
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 88
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3727
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 72
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0396
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7732
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 81
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.24
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 86
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0197
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,9] phvalue 69
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3786
[14:56:46.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,68] phvalue 77
[14:56:46.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 48, 0 0
[14:56:47.223] <TB3>     INFO: Expecting 2560 events.
[14:56:48.182] <TB3>     INFO: 2560 events read in total (244ms).
[14:56:48.182] <TB3>     INFO: Test took 1368ms.
[14:56:48.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:48.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 1 1
[14:56:48.690] <TB3>     INFO: Expecting 2560 events.
[14:56:49.648] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:49.648] <TB3>     INFO: Test took 1465ms.
[14:56:49.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:49.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:56:50.156] <TB3>     INFO: Expecting 2560 events.
[14:56:51.113] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:51.113] <TB3>     INFO: Test took 1465ms.
[14:56:51.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:51.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 3 3
[14:56:51.621] <TB3>     INFO: Expecting 2560 events.
[14:56:52.578] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:52.579] <TB3>     INFO: Test took 1465ms.
[14:56:52.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:52.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 4 4
[14:56:53.086] <TB3>     INFO: Expecting 2560 events.
[14:56:54.044] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:54.045] <TB3>     INFO: Test took 1466ms.
[14:56:54.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:54.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 13, 5 5
[14:56:54.552] <TB3>     INFO: Expecting 2560 events.
[14:56:55.510] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:55.510] <TB3>     INFO: Test took 1465ms.
[14:56:55.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:55.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[14:56:56.018] <TB3>     INFO: Expecting 2560 events.
[14:56:56.974] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:56.975] <TB3>     INFO: Test took 1464ms.
[14:56:56.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:56.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 7 7
[14:56:57.482] <TB3>     INFO: Expecting 2560 events.
[14:56:58.440] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:58.440] <TB3>     INFO: Test took 1465ms.
[14:56:58.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:58.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 8 8
[14:56:58.948] <TB3>     INFO: Expecting 2560 events.
[14:56:59.905] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:59.906] <TB3>     INFO: Test took 1466ms.
[14:56:59.906] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:59.906] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 9 9
[14:57:00.413] <TB3>     INFO: Expecting 2560 events.
[14:57:01.371] <TB3>     INFO: 2560 events read in total (242ms).
[14:57:01.371] <TB3>     INFO: Test took 1465ms.
[14:57:01.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:01.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[14:57:01.880] <TB3>     INFO: Expecting 2560 events.
[14:57:02.837] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:02.837] <TB3>     INFO: Test took 1465ms.
[14:57:02.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:02.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[14:57:03.345] <TB3>     INFO: Expecting 2560 events.
[14:57:04.303] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:04.303] <TB3>     INFO: Test took 1465ms.
[14:57:04.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:04.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 12 12
[14:57:04.811] <TB3>     INFO: Expecting 2560 events.
[14:57:05.770] <TB3>     INFO: 2560 events read in total (244ms).
[14:57:05.770] <TB3>     INFO: Test took 1466ms.
[14:57:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:05.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[14:57:06.278] <TB3>     INFO: Expecting 2560 events.
[14:57:07.235] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:07.236] <TB3>     INFO: Test took 1465ms.
[14:57:07.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:07.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 9, 14 14
[14:57:07.743] <TB3>     INFO: Expecting 2560 events.
[14:57:08.701] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:08.701] <TB3>     INFO: Test took 1465ms.
[14:57:08.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:08.702] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 68, 15 15
[14:57:09.209] <TB3>     INFO: Expecting 2560 events.
[14:57:10.166] <TB3>     INFO: 2560 events read in total (242ms).
[14:57:10.167] <TB3>     INFO: Test took 1465ms.
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:57:10.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:57:10.170] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:10.676] <TB3>     INFO: Expecting 655360 events.
[14:57:22.356] <TB3>     INFO: 655360 events read in total (10965ms).
[14:57:22.367] <TB3>     INFO: Expecting 655360 events.
[14:57:33.915] <TB3>     INFO: 655360 events read in total (10986ms).
[14:57:33.932] <TB3>     INFO: Expecting 655360 events.
[14:57:45.517] <TB3>     INFO: 655360 events read in total (11022ms).
[14:57:45.538] <TB3>     INFO: Expecting 655360 events.
[14:57:57.068] <TB3>     INFO: 655360 events read in total (10970ms).
[14:57:57.093] <TB3>     INFO: Expecting 655360 events.
[14:58:08.650] <TB3>     INFO: 655360 events read in total (11009ms).
[14:58:08.679] <TB3>     INFO: Expecting 655360 events.
[14:58:20.188] <TB3>     INFO: 655360 events read in total (10958ms).
[14:58:20.220] <TB3>     INFO: Expecting 655360 events.
[14:58:31.757] <TB3>     INFO: 655360 events read in total (10988ms).
[14:58:31.793] <TB3>     INFO: Expecting 655360 events.
[14:58:43.347] <TB3>     INFO: 655360 events read in total (11009ms).
[14:58:43.387] <TB3>     INFO: Expecting 655360 events.
[14:58:54.930] <TB3>     INFO: 655360 events read in total (10999ms).
[14:58:54.975] <TB3>     INFO: Expecting 655360 events.
[14:59:06.614] <TB3>     INFO: 655360 events read in total (11101ms).
[14:59:06.664] <TB3>     INFO: Expecting 655360 events.
[14:59:18.200] <TB3>     INFO: 655360 events read in total (11004ms).
[14:59:18.252] <TB3>     INFO: Expecting 655360 events.
[14:59:29.783] <TB3>     INFO: 655360 events read in total (11003ms).
[14:59:29.839] <TB3>     INFO: Expecting 655360 events.
[14:59:41.412] <TB3>     INFO: 655360 events read in total (11046ms).
[14:59:41.477] <TB3>     INFO: Expecting 655360 events.
[14:59:53.011] <TB3>     INFO: 655360 events read in total (11008ms).
[14:59:53.076] <TB3>     INFO: Expecting 655360 events.
[15:00:04.703] <TB3>     INFO: 655360 events read in total (11100ms).
[15:00:04.780] <TB3>     INFO: Expecting 655360 events.
[15:00:16.312] <TB3>     INFO: 655360 events read in total (11006ms).
[15:00:16.387] <TB3>     INFO: Test took 186217ms.
[15:00:16.481] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:16.788] <TB3>     INFO: Expecting 655360 events.
[15:00:28.484] <TB3>     INFO: 655360 events read in total (10981ms).
[15:00:28.495] <TB3>     INFO: Expecting 655360 events.
[15:00:39.895] <TB3>     INFO: 655360 events read in total (10830ms).
[15:00:39.911] <TB3>     INFO: Expecting 655360 events.
[15:00:51.292] <TB3>     INFO: 655360 events read in total (10822ms).
[15:00:51.312] <TB3>     INFO: Expecting 655360 events.
[15:01:02.871] <TB3>     INFO: 655360 events read in total (10998ms).
[15:01:02.895] <TB3>     INFO: Expecting 655360 events.
[15:01:14.466] <TB3>     INFO: 655360 events read in total (11022ms).
[15:01:14.495] <TB3>     INFO: Expecting 655360 events.
[15:01:26.085] <TB3>     INFO: 655360 events read in total (11039ms).
[15:01:26.117] <TB3>     INFO: Expecting 655360 events.
[15:01:37.668] <TB3>     INFO: 655360 events read in total (11002ms).
[15:01:37.703] <TB3>     INFO: Expecting 655360 events.
[15:01:49.297] <TB3>     INFO: 655360 events read in total (11049ms).
[15:01:49.339] <TB3>     INFO: Expecting 655360 events.
[15:02:00.990] <TB3>     INFO: 655360 events read in total (11114ms).
[15:02:01.041] <TB3>     INFO: Expecting 655360 events.
[15:02:12.659] <TB3>     INFO: 655360 events read in total (11087ms).
[15:02:12.708] <TB3>     INFO: Expecting 655360 events.
[15:02:24.354] <TB3>     INFO: 655360 events read in total (11116ms).
[15:02:24.408] <TB3>     INFO: Expecting 655360 events.
[15:02:35.997] <TB3>     INFO: 655360 events read in total (11059ms).
[15:02:36.056] <TB3>     INFO: Expecting 655360 events.
[15:02:47.744] <TB3>     INFO: 655360 events read in total (11162ms).
[15:02:47.815] <TB3>     INFO: Expecting 655360 events.
[15:02:59.436] <TB3>     INFO: 655360 events read in total (11095ms).
[15:02:59.501] <TB3>     INFO: Expecting 655360 events.
[15:03:11.107] <TB3>     INFO: 655360 events read in total (11079ms).
[15:03:11.177] <TB3>     INFO: Expecting 655360 events.
[15:03:22.858] <TB3>     INFO: 655360 events read in total (11154ms).
[15:03:22.935] <TB3>     INFO: Test took 186454ms.
[15:03:23.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:03:23.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:03:23.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:03:23.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:03:23.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:03:23.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:03:23.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:03:23.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:03:23.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:03:23.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:03:23.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.115] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:03:23.115] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:03:23.115] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:03:23.115] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.123] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.130] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.137] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:23.144] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.152] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.159] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.166] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.173] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.180] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:03:23.187] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:03:23.195] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.202] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.209] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.216] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.223] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.230] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.237] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.244] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:03:23.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C0.dat
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C1.dat
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C2.dat
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C3.dat
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C4.dat
[15:03:23.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C5.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C6.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C7.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C8.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C9.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C10.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C11.dat
[15:03:23.282] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C12.dat
[15:03:23.283] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C13.dat
[15:03:23.283] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C14.dat
[15:03:23.283] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//dacParameters35_C15.dat
[15:03:23.631] <TB3>     INFO: Expecting 41600 events.
[15:03:27.483] <TB3>     INFO: 41600 events read in total (3137ms).
[15:03:27.484] <TB3>     INFO: Test took 4197ms.
[15:03:28.136] <TB3>     INFO: Expecting 41600 events.
[15:03:31.958] <TB3>     INFO: 41600 events read in total (3107ms).
[15:03:31.959] <TB3>     INFO: Test took 4170ms.
[15:03:32.621] <TB3>     INFO: Expecting 41600 events.
[15:03:36.462] <TB3>     INFO: 41600 events read in total (3126ms).
[15:03:36.463] <TB3>     INFO: Test took 4193ms.
[15:03:36.771] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:36.902] <TB3>     INFO: Expecting 2560 events.
[15:03:37.862] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:37.863] <TB3>     INFO: Test took 1092ms.
[15:03:37.865] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:38.370] <TB3>     INFO: Expecting 2560 events.
[15:03:39.328] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:39.328] <TB3>     INFO: Test took 1463ms.
[15:03:39.330] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:39.837] <TB3>     INFO: Expecting 2560 events.
[15:03:40.797] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:40.797] <TB3>     INFO: Test took 1467ms.
[15:03:40.800] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:41.305] <TB3>     INFO: Expecting 2560 events.
[15:03:42.264] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:42.264] <TB3>     INFO: Test took 1464ms.
[15:03:42.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:42.773] <TB3>     INFO: Expecting 2560 events.
[15:03:43.730] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:43.731] <TB3>     INFO: Test took 1465ms.
[15:03:43.733] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:44.239] <TB3>     INFO: Expecting 2560 events.
[15:03:45.197] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:45.198] <TB3>     INFO: Test took 1465ms.
[15:03:45.200] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:45.706] <TB3>     INFO: Expecting 2560 events.
[15:03:46.665] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:46.666] <TB3>     INFO: Test took 1466ms.
[15:03:46.668] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:47.174] <TB3>     INFO: Expecting 2560 events.
[15:03:48.131] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:48.131] <TB3>     INFO: Test took 1463ms.
[15:03:48.133] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:48.639] <TB3>     INFO: Expecting 2560 events.
[15:03:49.598] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:49.598] <TB3>     INFO: Test took 1465ms.
[15:03:49.600] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:50.107] <TB3>     INFO: Expecting 2560 events.
[15:03:51.067] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:51.068] <TB3>     INFO: Test took 1468ms.
[15:03:51.069] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:51.576] <TB3>     INFO: Expecting 2560 events.
[15:03:52.536] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:52.536] <TB3>     INFO: Test took 1467ms.
[15:03:52.538] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:53.045] <TB3>     INFO: Expecting 2560 events.
[15:03:53.004] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:53.004] <TB3>     INFO: Test took 1466ms.
[15:03:54.006] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:54.512] <TB3>     INFO: Expecting 2560 events.
[15:03:55.471] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:55.471] <TB3>     INFO: Test took 1465ms.
[15:03:55.473] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:55.980] <TB3>     INFO: Expecting 2560 events.
[15:03:56.939] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:56.939] <TB3>     INFO: Test took 1466ms.
[15:03:56.941] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:57.448] <TB3>     INFO: Expecting 2560 events.
[15:03:58.405] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:58.406] <TB3>     INFO: Test took 1465ms.
[15:03:58.407] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:58.914] <TB3>     INFO: Expecting 2560 events.
[15:03:59.873] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:59.873] <TB3>     INFO: Test took 1466ms.
[15:03:59.875] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:00.383] <TB3>     INFO: Expecting 2560 events.
[15:04:01.342] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:01.343] <TB3>     INFO: Test took 1468ms.
[15:04:01.345] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:01.851] <TB3>     INFO: Expecting 2560 events.
[15:04:02.811] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:02.812] <TB3>     INFO: Test took 1467ms.
[15:04:02.814] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:03.320] <TB3>     INFO: Expecting 2560 events.
[15:04:04.279] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:04.279] <TB3>     INFO: Test took 1465ms.
[15:04:04.281] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:04.788] <TB3>     INFO: Expecting 2560 events.
[15:04:05.747] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:05.747] <TB3>     INFO: Test took 1466ms.
[15:04:05.749] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:06.256] <TB3>     INFO: Expecting 2560 events.
[15:04:07.213] <TB3>     INFO: 2560 events read in total (242ms).
[15:04:07.214] <TB3>     INFO: Test took 1465ms.
[15:04:07.216] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:07.722] <TB3>     INFO: Expecting 2560 events.
[15:04:08.682] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:08.682] <TB3>     INFO: Test took 1466ms.
[15:04:08.684] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:09.190] <TB3>     INFO: Expecting 2560 events.
[15:04:10.149] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:10.150] <TB3>     INFO: Test took 1466ms.
[15:04:10.152] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:10.658] <TB3>     INFO: Expecting 2560 events.
[15:04:11.617] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:11.617] <TB3>     INFO: Test took 1465ms.
[15:04:11.619] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:12.129] <TB3>     INFO: Expecting 2560 events.
[15:04:13.086] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:13.086] <TB3>     INFO: Test took 1467ms.
[15:04:13.089] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:13.595] <TB3>     INFO: Expecting 2560 events.
[15:04:14.554] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:14.555] <TB3>     INFO: Test took 1466ms.
[15:04:14.557] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:15.063] <TB3>     INFO: Expecting 2560 events.
[15:04:16.024] <TB3>     INFO: 2560 events read in total (246ms).
[15:04:16.024] <TB3>     INFO: Test took 1467ms.
[15:04:16.026] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:16.533] <TB3>     INFO: Expecting 2560 events.
[15:04:17.490] <TB3>     INFO: 2560 events read in total (242ms).
[15:04:17.490] <TB3>     INFO: Test took 1464ms.
[15:04:17.493] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:17.999] <TB3>     INFO: Expecting 2560 events.
[15:04:18.958] <TB3>     INFO: 2560 events read in total (244ms).
[15:04:18.959] <TB3>     INFO: Test took 1466ms.
[15:04:18.961] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:19.467] <TB3>     INFO: Expecting 2560 events.
[15:04:20.427] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:20.427] <TB3>     INFO: Test took 1466ms.
[15:04:20.429] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:20.935] <TB3>     INFO: Expecting 2560 events.
[15:04:21.893] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:21.894] <TB3>     INFO: Test took 1465ms.
[15:04:21.896] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:22.402] <TB3>     INFO: Expecting 2560 events.
[15:04:23.362] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:23.362] <TB3>     INFO: Test took 1466ms.
[15:04:24.380] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:04:24.380] <TB3>     INFO: PH scale (per ROC):    82  80  80  80  83  79  77  80  84  79  85  77  80  75  79  81
[15:04:24.381] <TB3>     INFO: PH offset (per ROC):  175 175 170 161 178 181 181 162 162 161 172 181 167 166 177 170
[15:04:24.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:04:24.554] <TB3>     INFO: ######################################################################
[15:04:24.554] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:04:24.554] <TB3>     INFO: ######################################################################
[15:04:24.554] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:04:24.566] <TB3>     INFO: scanning low vcal = 10
[15:04:24.912] <TB3>     INFO: Expecting 41600 events.
[15:04:28.634] <TB3>     INFO: 41600 events read in total (3007ms).
[15:04:28.634] <TB3>     INFO: Test took 4068ms.
[15:04:28.636] <TB3>     INFO: scanning low vcal = 20
[15:04:29.143] <TB3>     INFO: Expecting 41600 events.
[15:04:32.864] <TB3>     INFO: 41600 events read in total (3007ms).
[15:04:32.864] <TB3>     INFO: Test took 4228ms.
[15:04:32.866] <TB3>     INFO: scanning low vcal = 30
[15:04:33.372] <TB3>     INFO: Expecting 41600 events.
[15:04:37.111] <TB3>     INFO: 41600 events read in total (3024ms).
[15:04:37.112] <TB3>     INFO: Test took 4246ms.
[15:04:37.114] <TB3>     INFO: scanning low vcal = 40
[15:04:37.617] <TB3>     INFO: Expecting 41600 events.
[15:04:41.854] <TB3>     INFO: 41600 events read in total (3522ms).
[15:04:41.855] <TB3>     INFO: Test took 4741ms.
[15:04:41.858] <TB3>     INFO: scanning low vcal = 50
[15:04:42.282] <TB3>     INFO: Expecting 41600 events.
[15:04:46.537] <TB3>     INFO: 41600 events read in total (3540ms).
[15:04:46.538] <TB3>     INFO: Test took 4680ms.
[15:04:46.542] <TB3>     INFO: scanning low vcal = 60
[15:04:46.963] <TB3>     INFO: Expecting 41600 events.
[15:04:51.240] <TB3>     INFO: 41600 events read in total (3563ms).
[15:04:51.241] <TB3>     INFO: Test took 4699ms.
[15:04:51.244] <TB3>     INFO: scanning low vcal = 70
[15:04:51.665] <TB3>     INFO: Expecting 41600 events.
[15:04:55.924] <TB3>     INFO: 41600 events read in total (3544ms).
[15:04:55.924] <TB3>     INFO: Test took 4680ms.
[15:04:55.928] <TB3>     INFO: scanning low vcal = 80
[15:04:56.349] <TB3>     INFO: Expecting 41600 events.
[15:05:00.564] <TB3>     INFO: 41600 events read in total (3500ms).
[15:05:00.565] <TB3>     INFO: Test took 4637ms.
[15:05:00.568] <TB3>     INFO: scanning low vcal = 90
[15:05:00.993] <TB3>     INFO: Expecting 41600 events.
[15:05:05.218] <TB3>     INFO: 41600 events read in total (3510ms).
[15:05:05.219] <TB3>     INFO: Test took 4651ms.
[15:05:05.223] <TB3>     INFO: scanning low vcal = 100
[15:05:05.644] <TB3>     INFO: Expecting 41600 events.
[15:05:10.005] <TB3>     INFO: 41600 events read in total (3646ms).
[15:05:10.006] <TB3>     INFO: Test took 4782ms.
[15:05:10.010] <TB3>     INFO: scanning low vcal = 110
[15:05:10.431] <TB3>     INFO: Expecting 41600 events.
[15:05:14.639] <TB3>     INFO: 41600 events read in total (3493ms).
[15:05:14.640] <TB3>     INFO: Test took 4630ms.
[15:05:14.643] <TB3>     INFO: scanning low vcal = 120
[15:05:15.066] <TB3>     INFO: Expecting 41600 events.
[15:05:19.287] <TB3>     INFO: 41600 events read in total (3506ms).
[15:05:19.288] <TB3>     INFO: Test took 4645ms.
[15:05:19.291] <TB3>     INFO: scanning low vcal = 130
[15:05:19.717] <TB3>     INFO: Expecting 41600 events.
[15:05:23.921] <TB3>     INFO: 41600 events read in total (3490ms).
[15:05:23.921] <TB3>     INFO: Test took 4630ms.
[15:05:23.925] <TB3>     INFO: scanning low vcal = 140
[15:05:24.350] <TB3>     INFO: Expecting 41600 events.
[15:05:28.657] <TB3>     INFO: 41600 events read in total (3592ms).
[15:05:28.659] <TB3>     INFO: Test took 4734ms.
[15:05:28.663] <TB3>     INFO: scanning low vcal = 150
[15:05:29.078] <TB3>     INFO: Expecting 41600 events.
[15:05:33.369] <TB3>     INFO: 41600 events read in total (3575ms).
[15:05:33.370] <TB3>     INFO: Test took 4707ms.
[15:05:33.373] <TB3>     INFO: scanning low vcal = 160
[15:05:33.798] <TB3>     INFO: Expecting 41600 events.
[15:05:38.054] <TB3>     INFO: 41600 events read in total (3541ms).
[15:05:38.055] <TB3>     INFO: Test took 4681ms.
[15:05:38.059] <TB3>     INFO: scanning low vcal = 170
[15:05:38.477] <TB3>     INFO: Expecting 41600 events.
[15:05:42.706] <TB3>     INFO: 41600 events read in total (3514ms).
[15:05:42.707] <TB3>     INFO: Test took 4648ms.
[15:05:42.711] <TB3>     INFO: scanning low vcal = 180
[15:05:43.137] <TB3>     INFO: Expecting 41600 events.
[15:05:47.343] <TB3>     INFO: 41600 events read in total (3491ms).
[15:05:47.344] <TB3>     INFO: Test took 4633ms.
[15:05:47.347] <TB3>     INFO: scanning low vcal = 190
[15:05:47.772] <TB3>     INFO: Expecting 41600 events.
[15:05:51.990] <TB3>     INFO: 41600 events read in total (3503ms).
[15:05:51.990] <TB3>     INFO: Test took 4643ms.
[15:05:51.993] <TB3>     INFO: scanning low vcal = 200
[15:05:52.418] <TB3>     INFO: Expecting 41600 events.
[15:05:56.633] <TB3>     INFO: 41600 events read in total (3499ms).
[15:05:56.634] <TB3>     INFO: Test took 4640ms.
[15:05:56.637] <TB3>     INFO: scanning low vcal = 210
[15:05:57.061] <TB3>     INFO: Expecting 41600 events.
[15:06:01.271] <TB3>     INFO: 41600 events read in total (3495ms).
[15:06:01.272] <TB3>     INFO: Test took 4635ms.
[15:06:01.275] <TB3>     INFO: scanning low vcal = 220
[15:06:01.700] <TB3>     INFO: Expecting 41600 events.
[15:06:05.932] <TB3>     INFO: 41600 events read in total (3515ms).
[15:06:05.933] <TB3>     INFO: Test took 4658ms.
[15:06:05.936] <TB3>     INFO: scanning low vcal = 230
[15:06:06.357] <TB3>     INFO: Expecting 41600 events.
[15:06:10.599] <TB3>     INFO: 41600 events read in total (3527ms).
[15:06:10.600] <TB3>     INFO: Test took 4664ms.
[15:06:10.602] <TB3>     INFO: scanning low vcal = 240
[15:06:11.025] <TB3>     INFO: Expecting 41600 events.
[15:06:15.260] <TB3>     INFO: 41600 events read in total (3520ms).
[15:06:15.261] <TB3>     INFO: Test took 4659ms.
[15:06:15.264] <TB3>     INFO: scanning low vcal = 250
[15:06:15.683] <TB3>     INFO: Expecting 41600 events.
[15:06:19.920] <TB3>     INFO: 41600 events read in total (3522ms).
[15:06:19.921] <TB3>     INFO: Test took 4657ms.
[15:06:19.925] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:06:20.347] <TB3>     INFO: Expecting 41600 events.
[15:06:24.587] <TB3>     INFO: 41600 events read in total (3525ms).
[15:06:24.587] <TB3>     INFO: Test took 4662ms.
[15:06:24.590] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:06:25.013] <TB3>     INFO: Expecting 41600 events.
[15:06:29.243] <TB3>     INFO: 41600 events read in total (3515ms).
[15:06:29.243] <TB3>     INFO: Test took 4652ms.
[15:06:29.247] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:06:29.668] <TB3>     INFO: Expecting 41600 events.
[15:06:33.941] <TB3>     INFO: 41600 events read in total (3558ms).
[15:06:33.942] <TB3>     INFO: Test took 4695ms.
[15:06:33.945] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:06:34.368] <TB3>     INFO: Expecting 41600 events.
[15:06:38.603] <TB3>     INFO: 41600 events read in total (3520ms).
[15:06:38.604] <TB3>     INFO: Test took 4659ms.
[15:06:38.607] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:06:39.029] <TB3>     INFO: Expecting 41600 events.
[15:06:43.267] <TB3>     INFO: 41600 events read in total (3523ms).
[15:06:43.267] <TB3>     INFO: Test took 4660ms.
[15:06:43.803] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:06:43.806] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:06:43.806] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:06:43.806] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:06:43.806] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:06:43.807] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:06:43.807] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:06:43.807] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:06:43.807] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:06:43.807] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:06:43.808] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:06:43.809] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:07:22.156] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:07:22.156] <TB3>     INFO: non-linearity mean:  0.962 0.958 0.957 0.953 0.963 0.962 0.959 0.960 0.957 0.957 0.961 0.952 0.963 0.954 0.955 0.963
[15:07:22.156] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.006 0.004 0.005 0.004 0.006 0.007 0.005 0.006 0.005 0.007 0.006 0.006
[15:07:22.156] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:07:22.178] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:07:22.201] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:07:22.223] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:07:22.245] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:07:22.267] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:07:22.289] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:07:22.311] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:07:22.333] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:07:22.355] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:07:22.378] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:07:22.400] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:07:22.422] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:07:22.444] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:07:22.466] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:07:22.488] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-34_FPIXTest-17C-Nebraska-160309-1351_2016-03-09_13h51m_1457553109//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:07:22.510] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:07:22.510] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:07:22.517] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:07:22.517] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:07:22.520] <TB3>     INFO: ######################################################################
[15:07:22.520] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:07:22.520] <TB3>     INFO: ######################################################################
[15:07:22.523] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:07:22.533] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:22.533] <TB3>     INFO:     run 1 of 1
[15:07:22.533] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:22.876] <TB3>     INFO: Expecting 3120000 events.
[15:08:10.692] <TB3>     INFO: 1250055 events read in total (47101ms).
[15:08:59.508] <TB3>     INFO: 2489955 events read in total (95917ms).
[15:09:24.393] <TB3>     INFO: 3120000 events read in total (120802ms).
[15:09:24.439] <TB3>     INFO: Test took 121907ms.
[15:09:24.520] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:24.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:26.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:27.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:29.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:30.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:32.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:33.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:35.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:36.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:38.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:39.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:40.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:42.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:43.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:45.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:46.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:48.299] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410263552
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8546, RMS = 1.23683
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.1997, RMS = 1.02098
[15:09:48.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.81, RMS = 1.93741
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.1143, RMS = 1.99871
[15:09:48.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.7186, RMS = 1.42219
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.256, RMS = 1.16152
[15:09:48.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:09:48.331] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:09:48.331] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.9906, RMS = 0.983339
[15:09:48.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:09:48.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:09:48.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.0161, RMS = 1.16742
[15:09:48.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.4636, RMS = 1.60059
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.4277, RMS = 1.78481
[15:09:48.333] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.6708, RMS = 1.77477
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.946, RMS = 2.09623
[15:09:48.334] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8425, RMS = 1.09445
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.38, RMS = 1.30617
[15:09:48.335] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:09:48.336] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:09:48.336] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.353, RMS = 1.00221
[15:09:48.336] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:09:48.337] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:09:48.337] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.0912, RMS = 1.20057
[15:09:48.337] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.8737, RMS = 1.55039
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.4834, RMS = 2.33369
[15:09:48.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.3305, RMS = 1.28736
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.2756, RMS = 1.56357
[15:09:48.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 65.9364, RMS = 1.35133
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 73
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 63.7304, RMS = 1.58997
[15:09:48.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 72
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.9421, RMS = 1.47733
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.1688, RMS = 1.02247
[15:09:48.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.013, RMS = 1.17859
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.3903, RMS = 1.81443
[15:09:48.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.6409, RMS = 1.69685
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.5367, RMS = 2.39757
[15:09:48.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 86.7035, RMS = 1.73945
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 96
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.0141, RMS = 1.44333
[15:09:48.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.9923, RMS = 1.67165
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.7196, RMS = 1.32297
[15:09:48.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:09:48.349] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:09:48.349] <TB3>     INFO: number of dead bumps (per ROC):     0    0    2    1    0   16    0    2    1    0    2    7    0    1    1    1
[15:09:48.349] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:09:48.445] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:09:48.445] <TB3>     INFO: enter test to run
[15:09:48.445] <TB3>     INFO:   test:  no parameter change
[15:09:48.446] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:09:48.446] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:09:48.446] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:09:48.447] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:09:48.931] <TB3>    QUIET: Connection to board 24 closed.
[15:09:48.932] <TB3>     INFO: pXar: this is the end, my friend
[15:09:48.932] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
