{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 17:35:00 2021 " "Info: Processing started: Tue May 11 17:35:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "road_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file road_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 road_sel-bhv " "Info: Found design unit 1: road_sel-bhv" {  } { { "road_sel.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/road_sel.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 road_sel " "Info: Found entity 1: road_sel" {  } { { "road_sel.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/road_sel.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CRC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Info: Found entity 1: CRC" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRC " "Info: Elaborating entity \"CRC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "USBcon.bdf 1 1 " "Warning: Using design file USBcon.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 USBcon " "Info: Found entity 1: USBcon" {  } { { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/USBcon.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBcon USBcon:inst " "Info: Elaborating entity \"USBcon\" for hierarchy \"USBcon:inst\"" {  } { { "CRC.bdf" "inst" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 88 464 616 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "usbconnection.vhd 2 1 " "Warning: Using design file usbconnection.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usbconnection-BEHAVIOR " "Info: Found design unit 1: usbconnection-BEHAVIOR" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 usbconnection " "Info: Found entity 1: usbconnection" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbconnection USBcon:inst\|usbconnection:inst " "Info: Elaborating entity \"usbconnection\" for hierarchy \"USBcon:inst\|usbconnection:inst\"" {  } { { "usbcon.bdf" "inst" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { 16 272 368 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "scan_led3.bdf 1 1 " "Warning: Using design file scan_led3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "scan_led3.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_led3 scan_led3:inst6 " "Info: Elaborating entity \"scan_led3\" for hierarchy \"scan_led3:inst6\"" {  } { { "CRC.bdf" "inst6" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -96 928 1080 96 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 scan_led3:inst6\|7449:inst3 " "Info: Elaborating entity \"7449\" for hierarchy \"scan_led3:inst6\|7449:inst3\"" {  } { { "scan_led3.bdf" "inst3" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 208 568 688 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst6\|7449:inst3 " "Info: Elaborated megafunction instantiation \"scan_led3:inst6\|7449:inst3\"" {  } { { "scan_led3.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 208 568 688 352 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_3_1.vhd 2 1 " "Warning: Using design file mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "mux4_3_1.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/mux4_3_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "mux4_3_1.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 scan_led3:inst6\|mux4_3_1:inst " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"scan_led3:inst6\|mux4_3_1:inst\"" {  } { { "scan_led3.bdf" "inst" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 216 264 408 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter4.bdf 1 1 " "Warning: Using design file counter4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 scan_led3:inst6\|counter4:inst2 " "Info: Elaborating entity \"counter4\" for hierarchy \"scan_led3:inst6\|counter4:inst2\"" {  } { { "scan_led3.bdf" "inst2" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 32 288 384 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 scan_led3:inst6\|counter4:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"scan_led3:inst6\|counter4:inst2\|74161:inst\"" {  } { { "counter4.bdf" "inst" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/counter4.bdf" { { 64 224 344 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst6\|counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst6\|counter4:inst2\|74161:inst\"" {  } { { "counter4.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/counter4.bdf" { { 64 224 344 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 scan_led3:inst6\|counter4:inst2\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"scan_led3:inst6\|counter4:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scan_led3:inst6\|counter4:inst2\|74161:inst\|f74161:sub scan_led3:inst6\|counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst6\|counter4:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"scan_led3:inst6\|counter4:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "e:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter4.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/counter4.bdf" { { 64 224 344 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_3.bdf 1 1 " "Warning: Using design file decoder2_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_3 " "Info: Found entity 1: decoder2_3" {  } { { "decoder2_3.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/decoder2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_3 scan_led3:inst6\|decoder2_3:inst1 " "Info: Elaborating entity \"decoder2_3\" for hierarchy \"scan_led3:inst6\|decoder2_3:inst1\"" {  } { { "scan_led3.bdf" "inst1" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 32 432 592 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 scan_led3:inst6\|decoder2_3:inst1\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"scan_led3:inst6\|decoder2_3:inst1\|74139:inst\"" {  } { { "decoder2_3.bdf" "inst" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/decoder2_3.bdf" { { 144 344 464 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst6\|decoder2_3:inst1\|74139:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst6\|decoder2_3:inst1\|74139:inst\"" {  } { { "decoder2_3.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/decoder2_3.bdf" { { 144 344 464 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pro7449.vhd 2 1 " "Warning: Using design file pro7449.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pro7449-pro7449_arch " "Info: Found design unit 1: pro7449-pro7449_arch" {  } { { "pro7449.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/pro7449.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pro7449 " "Info: Found entity 1: pro7449" {  } { { "pro7449.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/pro7449.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pro7449 scan_led3:inst6\|pro7449:inst4 " "Info: Elaborating entity \"pro7449\" for hierarchy \"scan_led3:inst6\|pro7449:inst4\"" {  } { { "scan_led3.bdf" "inst4" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/scan_led3.bdf" { { 376 400 544 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "road_sel road_sel:inst8 " "Info: Elaborating entity \"road_sel\" for hierarchy \"road_sel:inst8\"" {  } { { "CRC.bdf" "inst8" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 32 656 784 128 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[6\] USBcon:inst\|inst3\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[6\]\" to the node \"USBcon:inst\|inst3\[6\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[1\] USBcon:inst\|inst3\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[1\]\" to the node \"USBcon:inst\|inst3\[1\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[5\] USBcon:inst\|inst3\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[5\]\" to the node \"USBcon:inst\|inst3\[5\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[2\] USBcon:inst\|inst3\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[2\]\" to the node \"USBcon:inst\|inst3\[2\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[3\] USBcon:inst\|inst3\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[3\]\" to the node \"USBcon:inst\|inst3\[3\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[7\] USBcon:inst\|inst3\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[7\]\" to the node \"USBcon:inst\|inst3\[7\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[4\] USBcon:inst\|inst3\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[4\]\" to the node \"USBcon:inst\|inst3\[4\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst1\[0\] USBcon:inst\|inst3\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst1\[0\]\" to the node \"USBcon:inst\|inst3\[0\]\" into an OR gate" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 17:35:01 2021 " "Info: Processing ended: Tue May 11 17:35:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
