#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 15 15:44:04 2023
# Process ID: 7184
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13628 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {16384} CONFIG.Full_Threshold_Assert_Value_axis {16383} CONFIG.Empty_Threshold_Assert_Value_axis {16382}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {16384} CONFIG.Full_Threshold_Assert_Value_axis {16383} CONFIG.Empty_Threshold_Assert_Value_axis {16382}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
