Analysis & Synthesis report for DCE01_3
Thu Apr 18 13:05:54 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Physical Synthesis Netlist Optimizations
 12. Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2
 13. Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst208|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2
 14. Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst211|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2
 15. Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst210|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2
 16. Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst209
 17. Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst208
 18. Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst211
 19. Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst210
 20. Parameter Settings for User Entity Instance: altpll1:inst169|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: altpll2:inst176|altpll:altpll_component
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 18 13:05:54 2024              ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                      ; DCE01_3                                            ;
; Top-level Entity Name              ; DCE01_3                                            ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 369                                                ;
;     Total combinational functions  ; 359                                                ;
;     Dedicated logic registers      ; 232                                                ;
; Total registers                    ; 232                                                ;
; Total pins                         ; 47                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 12,280                                             ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 2                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22I7        ;                    ;
; Top-level entity name                                            ; DCE01_3            ; DCE01_3            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Parallel Synthesis                                               ; Off                ; On                 ;
; Remove Duplicate Registers                                       ; Off                ; On                 ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Use smart compilation                                            ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ; All                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-6         ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; unifilter4.bdf                   ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf                  ;         ;
; slctr.bdf                        ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf                       ;         ;
; f0_former.bdf                    ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf                   ;         ;
; div5-1123.bdf                    ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf                   ;         ;
; div5.bdf                         ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5.bdf                        ;         ;
; altpll2.vhd                      ; yes             ; User Wizard-Generated File               ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd                     ;         ;
; altpll1.vhd                      ; yes             ; User Wizard-Generated File               ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd                     ;         ;
; DCE01_3.bdf                      ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf                     ;         ;
; shrg_ctrl9.bdf                   ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf                  ;         ;
; stbus_ctrl3.bdf                  ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf                 ;         ;
; DBL_BUF.bdf                      ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf                     ;         ;
; test_seq2.bdf                    ; yes             ; User Block Diagram/Schematic File        ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf                   ;         ;
; altshift_taps.tdf                ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_smn.tdf            ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf           ;         ;
; db/altsyncram_4bb1.tdf           ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altsyncram_4bb1.tdf          ;         ;
; db/cntr_evf.tdf                  ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_evf.tdf                 ;         ;
; db/cmpr_9ic.tdf                  ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cmpr_9ic.tdf                 ;         ;
; db/cntr_4fh.tdf                  ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_4fh.tdf                 ;         ;
; mux.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf                         ;         ;
; fpga_cpu_clk_sel.gdf             ; yes             ; Auto-Found Graphic Design File           ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf            ;         ;
; altpll.tdf                       ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Auto-Found AHDL File                     ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/cycloneii_pll.inc ;         ;
; db/altpll1_altpll.v              ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v             ;         ;
; db/altpll2_altpll.v              ; yes             ; Auto-Generated Megafunction              ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v             ;         ;
; net_ctrl.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/net_ctrl.bdf                    ;         ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 369          ;
;                                             ;              ;
; Total combinational functions               ; 359          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 114          ;
;     -- 3 input functions                    ; 72           ;
;     -- <=2 input functions                  ; 173          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 263          ;
;     -- arithmetic mode                      ; 96           ;
;                                             ;              ;
; Total registers                             ; 232          ;
;     -- Dedicated logic registers            ; 232          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 47           ;
; Total memory bits                           ; 12280        ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; PWR_ON~input ;
; Maximum fan-out                             ; 95           ;
; Total fan-out                               ; 1983         ;
; Average fan-out                             ; 2.86         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
; |DCE01_3                                  ; 359 (64)            ; 232 (43)                  ; 12280       ; 0            ; 0       ; 0         ; 47   ; 0            ; |DCE01_3                                                                                                ; DCE01_3          ; work         ;
;    |DBL_BUF:inst|                         ; 139 (5)             ; 101 (1)                   ; 12280       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst                                                                                   ; DBL_BUF          ; work         ;
;       |altshift_taps:inst208|             ; 31 (0)              ; 25 (0)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208                                                             ; altshift_taps    ; work         ;
;          |shift_taps_smn:auto_generated|  ; 31 (0)              ; 25 (1)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated                               ; shift_taps_smn   ; work         ;
;             |altsyncram_4bb1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2   ; altsyncram_4bb1  ; work         ;
;             |cntr_4fh:cntr3|              ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|cntr_4fh:cntr3                ; cntr_4fh         ; work         ;
;             |cntr_evf:cntr1|              ; 17 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|cntr_evf:cntr1                ; cntr_evf         ; work         ;
;                |cmpr_9ic:cmpr6|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|cntr_evf:cntr1|cmpr_9ic:cmpr6 ; cmpr_9ic         ; work         ;
;       |altshift_taps:inst209|             ; 31 (0)              ; 25 (0)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209                                                             ; altshift_taps    ; work         ;
;          |shift_taps_smn:auto_generated|  ; 31 (0)              ; 25 (1)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated                               ; shift_taps_smn   ; work         ;
;             |altsyncram_4bb1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2   ; altsyncram_4bb1  ; work         ;
;             |cntr_4fh:cntr3|              ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|cntr_4fh:cntr3                ; cntr_4fh         ; work         ;
;             |cntr_evf:cntr1|              ; 17 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|cntr_evf:cntr1                ; cntr_evf         ; work         ;
;                |cmpr_9ic:cmpr6|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|cntr_evf:cntr1|cmpr_9ic:cmpr6 ; cmpr_9ic         ; work         ;
;       |altshift_taps:inst210|             ; 31 (0)              ; 25 (0)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210                                                             ; altshift_taps    ; work         ;
;          |shift_taps_smn:auto_generated|  ; 31 (0)              ; 25 (1)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated                               ; shift_taps_smn   ; work         ;
;             |altsyncram_4bb1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2   ; altsyncram_4bb1  ; work         ;
;             |cntr_4fh:cntr3|              ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|cntr_4fh:cntr3                ; cntr_4fh         ; work         ;
;             |cntr_evf:cntr1|              ; 17 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|cntr_evf:cntr1                ; cntr_evf         ; work         ;
;                |cmpr_9ic:cmpr6|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|cntr_evf:cntr1|cmpr_9ic:cmpr6 ; cmpr_9ic         ; work         ;
;       |altshift_taps:inst211|             ; 31 (0)              ; 25 (0)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211                                                             ; altshift_taps    ; work         ;
;          |shift_taps_smn:auto_generated|  ; 31 (0)              ; 25 (1)                    ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated                               ; shift_taps_smn   ; work         ;
;             |altsyncram_4bb1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 3070        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2   ; altsyncram_4bb1  ; work         ;
;             |cntr_4fh:cntr3|              ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|cntr_4fh:cntr3                ; cntr_4fh         ; work         ;
;             |cntr_evf:cntr1|              ; 17 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|cntr_evf:cntr1                ; cntr_evf         ; work         ;
;                |cmpr_9ic:cmpr6|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|cntr_evf:cntr1|cmpr_9ic:cmpr6 ; cmpr_9ic         ; work         ;
;       |fpga_cpu_clk_sel:inst12|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12                                                           ; fpga_cpu_clk_sel ; work         ;
;       |fpga_cpu_clk_sel:inst1|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1                                                            ; fpga_cpu_clk_sel ; work         ;
;       |mux:inst2|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|mux:inst2                                                                         ; mux              ; work         ;
;       |mux:inst5|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|mux:inst5                                                                         ; mux              ; work         ;
;       |slctr:inst|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|DBL_BUF:inst|slctr:inst                                                                        ; slctr            ; work         ;
;    |altpll1:inst169|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169                                                                                ; altpll1          ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169|altpll:altpll_component                                                        ; altpll           ; work         ;
;          |altpll1_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated                          ; altpll1_altpll   ; work         ;
;    |altpll2:inst176|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176                                                                                ; altpll2          ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176|altpll:altpll_component                                                        ; altpll           ; work         ;
;          |altpll2_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated                          ; altpll2_altpll   ; work         ;
;    |div5-1123:inst120|                    ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|div5-1123:inst120                                                                              ; div5-1123        ; work         ;
;    |div5-1123:inst197|                    ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|div5-1123:inst197                                                                              ; div5-1123        ; work         ;
;    |f0_former:inst106|                    ; 14 (14)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|f0_former:inst106                                                                              ; f0_former        ; work         ;
;    |net_ctrl:inst110|                     ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|net_ctrl:inst110                                                                               ; net_ctrl         ; work         ;
;    |shrg_ctrl9:inst5|                     ; 41 (41)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|shrg_ctrl9:inst5                                                                               ; shrg_ctrl9       ; work         ;
;    |slctr:inst118|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|slctr:inst118                                                                                  ; slctr            ; work         ;
;    |stbus_ctrl3:inst1|                    ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|stbus_ctrl3:inst1                                                                              ; stbus_ctrl3      ; work         ;
;    |test_seq2:inst121|                    ; 17 (17)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|test_seq2:inst121                                                                              ; test_seq2        ; work         ;
;    |unifilter4:inst128|                   ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst128                                                                             ; unifilter4       ; work         ;
;    |unifilter4:inst129|                   ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst129                                                                             ; unifilter4       ; work         ;
;    |unifilter4:inst184|                   ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst184                                                                             ; unifilter4       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3070         ; 1            ; 3070         ; 1            ; 3070 ; None ;
; DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3070         ; 1            ; 3070         ; 1            ; 3070 ; None ;
; DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3070         ; 1            ; 3070         ; 1            ; 3070 ; None ;
; DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3070         ; 1            ; 3070         ; 1            ; 3070 ; None ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 232   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 181   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; stbus_ctrl3:inst1|25                                                   ; 6       ;
; inst111                                                                ; 6       ;
; DBL_BUF:inst|altshift_taps:inst208|shift_taps_smn:auto_generated|dffe4 ; 1       ;
; DBL_BUF:inst|altshift_taps:inst209|shift_taps_smn:auto_generated|dffe4 ; 1       ;
; DBL_BUF:inst|altshift_taps:inst210|shift_taps_smn:auto_generated|dffe4 ; 1       ;
; DBL_BUF:inst|altshift_taps:inst211|shift_taps_smn:auto_generated|dffe4 ; 1       ;
; inst112                                                                ; 1       ;
; test_seq2:inst121|38                                                   ; 2       ;
; unifilter4:inst184|79                                                  ; 3       ;
; unifilter4:inst184|80                                                  ; 3       ;
; unifilter4:inst128|79                                                  ; 3       ;
; unifilter4:inst128|80                                                  ; 3       ;
; unifilter4:inst129|79                                                  ; 3       ;
; unifilter4:inst129|80                                                  ; 3       ;
; unifilter4:inst184|59                                                  ; 4       ;
; unifilter4:inst128|59                                                  ; 4       ;
; unifilter4:inst129|59                                                  ; 4       ;
; Total number of inverted registers = 17                                ;         ;
+------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                               ;
+-------------------------------+------------------+---------------------+
; Node                          ; Action           ; Reason              ;
+-------------------------------+------------------+---------------------+
; test_seq2:inst121|38~0        ; Modified         ; Timing optimization ;
; test_seq2:inst121|38~0_OTERM1 ; Retimed Register ; Timing optimization ;
; test_seq2:inst121|79~0        ; Modified         ; Timing optimization ;
+-------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst208|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst211|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DBL_BUF:inst|ALTSHIFT_TAPS:inst210|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst209 ;
+----------------+----------------+-----------------------------------------------+
; Parameter Name ; Value          ; Type                                          ;
+----------------+----------------+-----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                       ;
; TAP_DISTANCE   ; 3072           ; Untyped                                       ;
; WIDTH          ; 1              ; Untyped                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                       ;
; CBXI_PARAMETER ; shift_taps_smn ; Untyped                                       ;
+----------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst208 ;
+----------------+----------------+-----------------------------------------------+
; Parameter Name ; Value          ; Type                                          ;
+----------------+----------------+-----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                       ;
; TAP_DISTANCE   ; 3072           ; Untyped                                       ;
; WIDTH          ; 1              ; Untyped                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                       ;
; CBXI_PARAMETER ; shift_taps_smn ; Untyped                                       ;
+----------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst211 ;
+----------------+----------------+-----------------------------------------------+
; Parameter Name ; Value          ; Type                                          ;
+----------------+----------------+-----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                       ;
; TAP_DISTANCE   ; 3072           ; Untyped                                       ;
; WIDTH          ; 1              ; Untyped                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                       ;
; CBXI_PARAMETER ; shift_taps_smn ; Untyped                                       ;
+----------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DBL_BUF:inst|ALTSHIFT_TAPS:inst210 ;
+----------------+----------------+-----------------------------------------------+
; Parameter Name ; Value          ; Type                                          ;
+----------------+----------------+-----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                       ;
; TAP_DISTANCE   ; 3072           ; Untyped                                       ;
; WIDTH          ; 1              ; Untyped                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                       ;
; CBXI_PARAMETER ; shift_taps_smn ; Untyped                                       ;
+----------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:inst169|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS        ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; LOW                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 16                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll2:inst176|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll2 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 6250                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 16                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; altpll2_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 232                         ;
;     CLR               ; 117                         ;
;     ENA CLR           ; 64                          ;
;     ENA SLD           ; 48                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 362                         ;
;     arith             ; 96                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 92                          ;
;     normal            ; 266                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 114                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Thu Apr 18 13:05:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file unifilter4.bdf
    Info (12023): Found entity 1: unifilter4
Info (12021): Found 1 design units, including 1 entities, in source file stbus_ctrl2.bdf
    Info (12023): Found entity 1: stbus_ctrl2
Info (12021): Found 1 design units, including 1 entities, in source file stbus_ctrl.bdf
    Info (12023): Found entity 1: stbus_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file slctr.bdf
    Info (12023): Found entity 1: slctr
Info (12021): Found 1 design units, including 1 entities, in source file shrg_ctrl7.bdf
    Info (12023): Found entity 1: shrg_ctrl7
Info (12021): Found 1 design units, including 1 entities, in source file plsgen.bdf
    Info (12023): Found entity 1: plsgen
Info (12021): Found 1 design units, including 1 entities, in source file f0_former.bdf
    Info (12023): Found entity 1: f0_former
Info (12021): Found 1 design units, including 1 entities, in source file div125.bdf
    Info (12023): Found entity 1: div125
Info (12021): Found 1 design units, including 1 entities, in source file div61.bdf
    Info (12023): Found entity 1: div61
Info (12021): Found 1 design units, including 1 entities, in source file div59.bdf
    Info (12023): Found entity 1: div59
Info (12021): Found 1 design units, including 1 entities, in source file div15.bdf
    Info (12023): Found entity 1: div15
Info (12021): Found 1 design units, including 1 entities, in source file div5-1123.bdf
    Info (12023): Found entity 1: div5-1123
Info (12021): Found 1 design units, including 1 entities, in source file div5.bdf
    Info (12023): Found entity 1: div5
Info (12021): Found 2 design units, including 1 entities, in source file dcdr01.vhd
    Info (12022): Found design unit 1: dcdr01-ttable File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd Line: 38
    Info (12023): Found entity 1: dcdr01 File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dbltff.bdf
    Info (12023): Found entity 1: dbltff
Info (12021): Found 1 design units, including 1 entities, in source file cpu_int_form2.bdf
    Info (12023): Found entity 1: cpu_int_form2
Info (12021): Found 1 design units, including 1 entities, in source file cpu_int_form.bdf
    Info (12023): Found entity 1: cpu_int_form
Info (12021): Found 1 design units, including 1 entities, in source file cntr7.bdf
    Info (12023): Found entity 1: cntr7
Info (12021): Found 1 design units, including 1 entities, in source file ch_clk_ctrl2.bdf
    Info (12023): Found entity 1: ch_clk_ctrl2
Info (12021): Found 1 design units, including 1 entities, in source file ch_clk_ctrl.bdf
    Info (12023): Found entity 1: ch_clk_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file blinker.bdf
    Info (12023): Found entity 1: blinker
Info (12021): Found 2 design units, including 1 entities, in source file altpll2.vhd
    Info (12022): Found design unit 1: altpll2-SYN File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd Line: 52
    Info (12023): Found entity 1: altpll2 File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd Line: 52
    Info (12023): Found entity 1: altpll1 File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd Line: 52
    Info (12023): Found entity 1: altpll0 File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ABONENT.v
    Info (12023): Found entity 1: converter File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ABONENT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DCE01_3.bdf
    Info (12023): Found entity 1: DCE01_3
Info (12021): Found 1 design units, including 1 entities, in source file shrg_ctrl9.bdf
    Info (12023): Found entity 1: shrg_ctrl9
Info (12021): Found 1 design units, including 1 entities, in source file stbus_ctrl3.bdf
    Info (12023): Found entity 1: stbus_ctrl3
Info (12021): Found 1 design units, including 1 entities, in source file DBL_BUF.bdf
    Info (12023): Found entity 1: DBL_BUF
Info (12021): Found 1 design units, including 1 entities, in source file test_seq2.bdf
    Info (12023): Found entity 1: test_seq2
Info (12127): Elaborating entity "DCE01_3" for the top level hierarchy
Warning (275008): Primitive "TFF" of instance "inst100" not used
Warning (275008): Primitive "TFF" of instance "inst101" not used
Warning (275008): Primitive "TFF" of instance "inst102" not used
Warning (275008): Primitive "AND2" of instance "inst103" not used
Warning (275008): Primitive "AND2" of instance "inst104" not used
Warning (275008): Primitive "TFF" of instance "inst123" not used
Warning (275008): Primitive "TFF" of instance "inst143" not used
Warning (275008): Primitive "TFF" of instance "inst147" not used
Warning (275008): Primitive "AND2" of instance "inst149" not used
Warning (275008): Primitive "AND2" of instance "inst154" not used
Warning (275008): Primitive "AND2" of instance "inst155" not used
Warning (275008): Primitive "TFF" of instance "inst48" not used
Warning (275008): Primitive "AND2" of instance "inst58" not used
Warning (275008): Primitive "AND2" of instance "inst89" not used
Warning (275008): Primitive "TFF" of instance "inst90" not used
Warning (275008): Primitive "AND2" of instance "inst91" not used
Warning (275008): Primitive "TFF" of instance "inst92" not used
Warning (275008): Primitive "TFF" of instance "inst93" not used
Warning (275008): Primitive "TFF" of instance "inst94" not used
Warning (275008): Primitive "AND2" of instance "inst95" not used
Warning (275008): Primitive "AND2" of instance "inst96" not used
Warning (275008): Primitive "AND2" of instance "inst97" not used
Warning (275008): Primitive "TFF" of instance "inst98" not used
Warning (275008): Primitive "AND2" of instance "inst99" not used
Info (12128): Elaborating entity "DBL_BUF" for hierarchy "DBL_BUF:inst"
Info (12128): Elaborating entity "slctr" for hierarchy "DBL_BUF:inst|slctr:inst"
Warning (12090): Entity "altshift_taps" obtained from "altshift_taps.tdf" instead of from Quartus Prime megafunction library File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf Line: 45
Warning (12125): Using design file megafunctions/altshift_taps.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altshift_taps File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf Line: 45
Info (12128): Elaborating entity "ALTSHIFT_TAPS" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_smn.tdf
    Info (12023): Found entity 1: shift_taps_smn File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf Line: 29
Info (12128): Elaborating entity "shift_taps_smn" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4bb1.tdf
    Info (12023): Found entity 1: altsyncram_4bb1 File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altsyncram_4bb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4bb1" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|altsyncram_4bb1:altsyncram2" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_evf.tdf
    Info (12023): Found entity 1: cntr_evf File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_evf.tdf Line: 28
Info (12128): Elaborating entity "cntr_evf" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|cntr_evf:cntr1" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9ic.tdf
    Info (12023): Found entity 1: cmpr_9ic File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cmpr_9ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_9ic" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|cntr_evf:cntr1|cmpr_9ic:cmpr6" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_evf.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4fh.tdf
    Info (12023): Found entity 1: cntr_4fh File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_4fh.tdf Line: 26
Info (12128): Elaborating entity "cntr_4fh" for hierarchy "DBL_BUF:inst|ALTSHIFT_TAPS:inst209|shift_taps_smn:auto_generated|cntr_4fh:cntr3" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf Line: 42
Warning (12090): Entity "mux" obtained from "mux.bdf" instead of from Quartus Prime megafunction library
Warning (12125): Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux
Info (12128): Elaborating entity "mux" for hierarchy "DBL_BUF:inst|mux:inst15"
Warning (12125): Using design file fpga_cpu_clk_sel.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fpga_cpu_clk_sel
Info (12128): Elaborating entity "fpga_cpu_clk_sel" for hierarchy "DBL_BUF:inst|fpga_cpu_clk_sel:inst12"
Info (12128): Elaborating entity "shrg_ctrl9" for hierarchy "shrg_ctrl9:inst5"
Info (12128): Elaborating entity "unifilter4" for hierarchy "unifilter4:inst128"
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:inst169"
Warning (12090): Entity "altpll" obtained from "altpll.tdf" instead of from Quartus Prime megafunction library File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf Line: 495
Warning (12125): Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf Line: 495
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:inst169|altpll:altpll_component" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v Line: 30
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "div5-1123" for hierarchy "div5-1123:inst120"
Warning (275008): Primitive "AND3" of instance "69" not used
Warning (275008): Primitive "NOT" of instance "70" not used
Warning (275008): Primitive "NOT" of instance "71" not used
Info (12128): Elaborating entity "altpll2" for hierarchy "altpll2:inst176"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll2:inst176|altpll:altpll_component" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll2_altpll.v
    Info (12023): Found entity 1: altpll2_altpll File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v Line: 30
Info (12128): Elaborating entity "altpll2_altpll" for hierarchy "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated" File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "f0_former" for hierarchy "f0_former:inst106"
Info (12128): Elaborating entity "stbus_ctrl3" for hierarchy "stbus_ctrl3:inst1"
Info (12128): Elaborating entity "test_seq2" for hierarchy "test_seq2:inst121"
Warning (12125): Using design file net_ctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: net_ctrl
Info (12128): Elaborating entity "net_ctrl" for hierarchy "net_ctrl:inst110"
Info (12128): Elaborating entity "div5" for hierarchy "div5:inst150"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer DBL_BUF:inst|fpga_cpu_clk_sel:inst12|8~0
    Warning (19017): Found clock multiplexer DBL_BUF:inst|fpga_cpu_clk_sel:inst1|8~0
    Warning (19017): Found clock multiplexer inst132~0
    Warning (19017): Found clock multiplexer DBL_BUF:inst|fpga_cpu_clk_sel:inst1|7~0
    Warning (19017): Found clock multiplexer inst183~0
    Warning (19017): Found clock multiplexer DBL_BUF:inst|fpga_cpu_clk_sel:inst12|7~0
    Warning (19017): Found clock multiplexer unifilter4:inst184|65~0
    Warning (19017): Found clock multiplexer slctr:inst118|2~0
    Warning (19017): Found clock multiplexer unifilter4:inst128|65~0
    Warning (19017): Found clock multiplexer unifilter4:inst129|65~0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst136" to the node "unifilter4:inst128|74" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst135" to the node "unifilter4:inst129|74" into an OR gate
Info (13000): Registers with preset signals will power-up high File: /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_smn.tdf Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "unifilter4:inst184|129" is converted into an equivalent circuit using register "unifilter4:inst184|129~_emulated" and latch "unifilter4:inst184|129~1"
    Warning (13310): Register "unifilter4:inst128|129" is converted into an equivalent circuit using register "unifilter4:inst128|129~_emulated" and latch "unifilter4:inst128|129~1"
    Warning (13310): Register "unifilter4:inst129|129" is converted into an equivalent circuit using register "unifilter4:inst129|129~_emulated" and latch "unifilter4:inst129|129~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PMODE0" is stuck at VCC
    Warning (13410): Pin "PMODE1" is stuck at VCC
    Warning (13410): Pin "PMODE2" is stuck at GND
    Warning (13410): Pin "LOUT_DIS_DTS" is stuck at GND
    Warning (13410): Pin "WP_SPI_EEPROM" is stuck at VCC
    Warning (13410): Pin "MS0" is stuck at GND
    Warning (13410): Pin "MS1" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Warning (332191): Clock target unifilter4:inst129|59 of clock unifilter4:inst129|59 is fed by another target of the same clock.
Warning (332191): Clock target unifilter4:inst128|59 of clock unifilter4:inst128|59 is fed by another target of the same clock.
Warning (332191): Clock target unifilter4:inst184|59 of clock unifilter4:inst184|59 is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: C4~output  from: oe  to: o
    Info (332098): Cell: F0~output  from: oe  to: o
    Info (332098): Cell: inst128|129~2  from: datac  to: combout
    Info (332098): Cell: inst128|65  from: datac  to: combout
    Info (332098): Cell: inst128|70  from: datac  to: combout
    Info (332098): Cell: inst128|74  from: datac  to: combout
    Info (332098): Cell: inst128|74  from: datad  to: combout
    Info (332098): Cell: inst129|129~2  from: datac  to: combout
    Info (332098): Cell: inst129|65  from: datac  to: combout
    Info (332098): Cell: inst129|70  from: datac  to: combout
    Info (332098): Cell: inst129|74  from: datac  to: combout
    Info (332098): Cell: inst129|74  from: datad  to: combout
    Info (332098): Cell: inst132  from: datac  to: combout
    Info (332098): Cell: inst183  from: datac  to: combout
    Info (332098): Cell: inst184|129~2  from: datac  to: combout
    Info (332098): Cell: inst184|65  from: datac  to: combout
    Info (332098): Cell: inst184|70  from: datac  to: combout
    Info (332098): Cell: inst184|74  from: datad  to: combout
    Info (332098): Cell: inst|inst1|6  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 433 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 380 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 522 megabytes
    Info: Processing ended: Thu Apr 18 13:05:54 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:18


