{"sha": "8b9243df2730d2a30ea55ee3e254134026cfce4c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGI5MjQzZGYyNzMwZDJhMzBlYTU1ZWUzZTI1NDEzNDAyNmNmY2U0Yw==", "commit": {"author": {"name": "Jerry James", "email": "jerry@cs.ucsb.edu", "date": "1999-04-02T11:31:37Z"}, "committer": {"name": "Gavin Romig-Koch", "email": "gavin@gcc.gnu.org", "date": "1999-04-02T11:31:37Z"}, "message": "invoke.texi: Add documentation for additional supported MIPS CPU types...\n\n\t* gcc/invoke.texi: Add documentation for additional supported\n\tMIPS CPU types, options -mips16 and -mentry, and ABI and ISA\n\tdefaults.\n\nFrom-SVN: r26124", "tree": {"sha": "f058caf11baa6837c13d618dc1c1b512ff1b8029", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f058caf11baa6837c13d618dc1c1b512ff1b8029"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8b9243df2730d2a30ea55ee3e254134026cfce4c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b9243df2730d2a30ea55ee3e254134026cfce4c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8b9243df2730d2a30ea55ee3e254134026cfce4c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b9243df2730d2a30ea55ee3e254134026cfce4c/comments", "author": null, "committer": null, "parents": [{"sha": "87aa52463bfcff18f2fd26590112107b0f9656dc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/87aa52463bfcff18f2fd26590112107b0f9656dc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/87aa52463bfcff18f2fd26590112107b0f9656dc"}], "stats": {"total": 40, "additions": 32, "deletions": 8}, "files": [{"sha": "bb9f122983108eb4aa192984d6f121b8a3d76dbf", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8b9243df2730d2a30ea55ee3e254134026cfce4c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8b9243df2730d2a30ea55ee3e254134026cfce4c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8b9243df2730d2a30ea55ee3e254134026cfce4c", "patch": "@@ -1,3 +1,9 @@\n+Fri Apr  2 14:17:10 1999  Jerry James <jerry@cs.ucsb.edu>\n+\n+\t* gcc/invoke.texi: Add documentation for additional supported\n+\tMIPS CPU types, options -mips16 and -mentry, and ABI and ISA\n+\tdefaults.\n+\n Fri Apr  2 14:12:06 EST 1999  John Wehle  (john@feith.com)\n \n \t* i386.md: Delete floating point compare, add, subtract,"}, {"sha": "28fe49143bcb2cecbbaa0f04c73301cc333028af", "filename": "gcc/invoke.texi", "status": "modified", "additions": 26, "deletions": 8, "changes": 34, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8b9243df2730d2a30ea55ee3e254134026cfce4c/gcc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8b9243df2730d2a30ea55ee3e254134026cfce4c/gcc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Finvoke.texi?ref=8b9243df2730d2a30ea55ee3e254134026cfce4c", "patch": "@@ -4769,11 +4769,15 @@ These @samp{-m} options are defined for the MIPS family of computers:\n @item -mcpu=@var{cpu type}\n Assume the defaults for the machine type @var{cpu type} when scheduling\n instructions.  The choices for @var{cpu type} are @samp{r2000}, @samp{r3000},\n-@samp{r4000}, @samp{r4400}, @samp{r4600}, and @samp{r6000}.  While picking a\n-specific @var{cpu type} will schedule things appropriately for that\n-particular chip, the compiler will not generate any code that does not\n-meet level 1 of the MIPS ISA (instruction set architecture) without\n-the @samp{-mips2} or @samp{-mips3} switches being used.\n+@samp{r3900}, @samp{r4000}, @samp{r4100}, @samp{r4300}, @samp{r4400},\n+@samp{r4600}, @samp{r4650}, @samp{r5000}, @samp{r6000}, @samp{r8000},\n+and @samp{orion}.  Additionally, the @samp{r2000}, @samp{r3000},\n+@samp{r4000}, @samp{r5000}, and @samp{r6000} can be abbreviated as\n+@samp{r2k} (or @samp{r2K}), @samp{r3k}, etc.  While picking a specific\n+@var{cpu type} will schedule things appropriately for that particular\n+chip, the compiler will not generate any code that does not meet level 1\n+of the MIPS ISA (instruction set architecture) without a @samp{-mipsX}\n+or @samp{-mabi} switch being used.\n \n @item -mips1\n Issue instructions from level 1 of the MIPS ISA.  This is the default.\n@@ -4789,8 +4793,9 @@ Issue instructions from level 3 of the MIPS ISA (64 bit instructions).\n @samp{r4000} is the default @var{cpu type} at this ISA level.\n \n @item -mips4\n-Issue instructions from level 4 of the MIPS ISA.  @samp{r8000} is the\n-default @var{cpu type} at this ISA level.\n+Issue instructions from level 4 of the MIPS ISA (conditional move,\n+prefetch, enhanced FPU instructions).  @samp{r8000} is the default\n+@var{cpu type} at this ISA level.\n \n @item -mfp32\n Assume that 32 32-bit floating point registers are available.  This is\n@@ -4830,10 +4835,15 @@ the smaller of the width of longs or the width of general purpose\n registers (which in turn depends on the ISA).\n \n @itemx -mabi=32\n+@itemx -mabi=o64\n @itemx -mabi=n32\n @itemx -mabi=64\n @itemx -mabi=eabi\n-Generate code for the indicated ABI.\n+Generate code for the indicated ABI.  The default instruction level is\n+@samp{-mips1} for @samp{32}, @samp{-mips3} for @samp{n32}, and\n+@samp{-mips4} otherwise.  Conversely, with @samp{-mips1} or\n+@samp{-mips2}, the default ABI is @samp{32}; otherwise, the default ABI\n+is @samp{64}.\n \n @item -mmips-as\n Generate code for the MIPS assembler, and invoke @file{mips-tfile} to\n@@ -4958,6 +4968,14 @@ as on the @samp{r4650} chip.\n Turns on @samp{-msingle-float}, @samp{-mmad}, and, at least for now,\n @samp{-mcpu=r4650}.\n \n+@item -mips16\n+@itemx -mno-mips16\n+Enable 16-bit instructions.\n+\n+@item -mentry\n+Use the entry and exit pseudo ops.  This option can only be used with\n+@samp{-mips16}.\n+\n @item -EL\n Compile code for the processor in little endian mode.\n The requisite libraries are assumed to exist."}]}