// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt___rs_L4_out_dist__m_axi_wrapper_inner_1 (
    input wire         Knn_inner_inst_L4_out_dist__m_axi_rst,
    output wire        Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n,
    input wire  [32:0] Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din,
    input wire         Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write,
    input wire         __rs_pt_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n,
    output wire [32:0] __rs_pt_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din,
    output wire        __rs_pt_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write,
    input wire         ap_clk
);




__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_L4_out_dist__m_axi_wrapper_inner_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n),
    .dout (Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n)
);


__rs_pass_through #(
    .WIDTH (33)
) __rs_pt___rs_L4_out_dist__m_axi_wrapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din_inst /**   Generated by RapidStream   **/ (
    .din  (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din),
    .dout (__rs_pt_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_L4_out_dist__m_axi_wrapper_inner_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write_inst /**   Generated by RapidStream   **/ (
    .din  (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write),
    .dout (__rs_pt_Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write)
);

endmodule  // __rs_pt___rs_L4_out_dist__m_axi_wrapper_inner_1