<stg><name>base_iteration</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %A_addr = getelementptr i32 %A, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %A_addr_18 = getelementptr i32 %A, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="4">
<![CDATA[
entry:7 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
entry:11 %A_load_18 = load i4 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %A_addr_19 = getelementptr i32 %A, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %A_addr_20 = getelementptr i32 %A, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="4">
<![CDATA[
entry:7 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
entry:11 %A_load_18 = load i4 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="4">
<![CDATA[
entry:13 %A_load_19 = load i4 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
entry:15 %A_load_20 = load i4 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="4">
<![CDATA[
entry:13 %A_load_19 = load i4 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
entry:15 %A_load_20 = load i4 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="54" st_id="11" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="60" st_id="13" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="69" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %A_addr_17 = getelementptr i32 %A, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="70" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="4">
<![CDATA[
entry:10 %A_load_17 = load i4 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="71" st_id="16" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="74" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="4">
<![CDATA[
entry:10 %A_load_17 = load i4 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="77" st_id="17" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="78" st_id="18" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %L_s = fdiv i32 %A_load_18, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_s"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="81" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %A_addr_15 = getelementptr i32 %A, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %A_addr_16 = getelementptr i32 %A, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="4">
<![CDATA[
entry:8 %A_load_15 = load i4 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="4">
<![CDATA[
entry:9 %A_load_16 = load i4 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %L_1 = fdiv i32 %A_load_19, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="86" st_id="19" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="87" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="4">
<![CDATA[
entry:8 %A_load_15 = load i4 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="4">
<![CDATA[
entry:9 %A_load_16 = load i4 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %L_2 = fdiv i32 %A_load_20, i32 %A_load

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:17 %newret = insertvalue i224 <undef>, i32 %L_s

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:18 %newret2 = insertvalue i224 %newret, i32 %L_1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:19 %newret4 = insertvalue i224 %newret2, i32 %L_2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:20 %newret6 = insertvalue i224 %newret4, i32 %A_load

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:21 %newret8 = insertvalue i224 %newret6, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:22 %newret10 = insertvalue i224 %newret8, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
entry:23 %newret12 = insertvalue i224 %newret10, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="224">
<![CDATA[
entry:24 %ret_ln20 = ret i224 %newret12

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
