
---------- Begin Simulation Statistics ----------
final_tick                               371668039960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898496                       # Number of bytes of host memory used
host_op_rate                                    90724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   246.62                       # Real time elapsed on the host
host_tick_rate                               28160633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006945                       # Number of seconds simulated
sim_ticks                                  6945078000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            38560                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               38560                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1568                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        209101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       129847                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6294                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145096                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70104                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       129847                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        59743                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          175992                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17747                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3982                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            716528                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610318                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6471                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1535341                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       777758                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13665708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.637285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.771631                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8959826     65.56%     65.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       712847      5.22%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       831852      6.09%     76.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       286655      2.10%     78.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       556004      4.07%     83.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260153      1.90%     84.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       330579      2.42%     87.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       192451      1.41%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1535341     11.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13665708                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.389013                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.389013                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9786526                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23422691                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           821493                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2518200                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13065                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        631268                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693121                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1874                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376347                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   709                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              175992                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121715                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12556582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10736918                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1188                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26130                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012670                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1199836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87851                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.772989                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13770889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.721303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.122966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10224572     74.25%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109858      0.80%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213452      1.55%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           174517      1.27%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           190600      1.38%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           150506      1.09%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           222659      1.62%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85121      0.62%     82.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2399604     17.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13770889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697044                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489699                       # number of floating regfile writes
system.switch_cpus.idleCycles                  119245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8582                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137595                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.674370                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10217861                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376347                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          359830                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7707756                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445396                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23270265                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7841514                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18300                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23257230                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2877099                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13065                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2886318                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29604                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       563506                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       200979                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217404                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28907523                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23038617                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606291                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17526380                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.658632                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23094894                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21965795                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2035419                       # number of integer regfile writes
system.switch_cpus.ipc                       0.719936                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.719936                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55345      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3794673     16.30%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3665      0.02%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          786      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56889      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4995      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5129      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262535     22.61%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855551     16.56%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       896665      3.85%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131172      0.56%     60.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6949843     29.86%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246466      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23275533                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21770140                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42630926                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20738217                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21029733                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1022687                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043938                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13010      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            691      0.07%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       117853     11.52%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       254910     24.93%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          85032      8.31%     46.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14646      1.43%     47.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       481080     47.04%     94.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55101      5.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2472735                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18717460                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2300400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3136386                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23265431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23275533                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       895564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3747                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       598313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13770889                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.690198                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.493550                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8309376     60.34%     60.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       714131      5.19%     65.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       741917      5.39%     70.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       643584      4.67%     75.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891513      6.47%     82.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       714159      5.19%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       785342      5.70%     92.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       469019      3.41%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       501848      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13770889                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.675688                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121914                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   277                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21820                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       111697                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7707756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10724531                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13890134                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3333551                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         153097                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1106401                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2156232                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         40124                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68401929                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23342955                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21341888                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2854234                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4083465                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13065                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6463202                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           898713                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762508                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22102159                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           99                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3825604                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35199581                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46410318                       # The number of ROB writes
system.switch_cpus.timesIdled                    1340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2775                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2775                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33534                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68711                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20002                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       315957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       315957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 315957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8984960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8984960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8984960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106856                       # Request fanout histogram
system.membus.reqLayer2.occupancy           359245786                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          571346559                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6945078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1795                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149089                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            64271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35654                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2305                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       262400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10092416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10354816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168612                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2146176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           289419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097466                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 286643     99.04%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2776      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             289419                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          161025000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177744000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3454500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          911                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        49305                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50216                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          911                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        49305                       # number of overall hits
system.l2.overall_hits::total                   50216                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1392                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        69193                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70591                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1392                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        69193                       # number of overall misses
system.l2.overall_misses::total                 70591                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    111586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7120037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7231624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    111586500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7120037500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7231624000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120807                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120807                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.604429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.583917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.604429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.583917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80162.715517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102901.124391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102443.994277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80162.715517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102901.124391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102443.994277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       398                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               33534                       # number of writebacks
system.l2.writebacks::total                     33534                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        69192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        36267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        69192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106851                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     97666500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6428085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6525751500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3144402481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     97666500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6428085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9670153981                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.604429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.583909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.604429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.583909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70162.715517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92902.141866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92453.693472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86701.477404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70162.715517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92902.141866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90501.296020                       # average overall mshr miss latency
system.l2.replacements                         104341                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39194                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1794                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1794                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          679                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           679                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        36267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          36267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3144402481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3144402481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86701.477404                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86701.477404                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        15652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20002                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1988265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1988265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.561003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99403.309669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99403.309669                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1788245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1788245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.561003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.561003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89403.309669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89403.309669                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    111586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.604429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.604772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80162.715517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80047.704448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     97666500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97666500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.604429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.603905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70162.715517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70162.715517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        49191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5131772500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5131772500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.593779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.593798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104323.402655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104314.920215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        49190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4639840000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4639840000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.593767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.593738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94324.862777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94324.862777                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3992.991761                       # Cycle average of tags in use
system.l2.tags.total_refs                      265870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    104341                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.548088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.492340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.117537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.141689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1397.088114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    42.416521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2513.735561                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.341086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.613705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974852                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.349365                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.650635                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1068745                       # Number of tag accesses
system.l2.tags.data_accesses                  1068745                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2321088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4428224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6838784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2146176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2146176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        36267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        69191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33534                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33534                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             36861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    334206182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     12827502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    637606086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             984695060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     12827502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12845932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      309021151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309021151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      309021151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            36861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    334206182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     12827502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    637606086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1293716212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     33534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     36225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     69123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000163382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              202731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33534                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3599731130                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  533700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5601106130                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33724.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52474.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25795                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.235973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.108945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.944454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44981     68.79%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6620     10.12%     78.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9144     13.98%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2673      4.09%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1453      2.22%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          249      0.38%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          127      0.19%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      0.08%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           91      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65393                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.592839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.272283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.849080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1912     97.80%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      1.94%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.065843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.694785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1175     60.10%     60.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      2.71%     62.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              408     20.87%     83.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      6.70%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      3.07%     93.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      3.53%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               45      2.30%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.36%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6831360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2144832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6838400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2146176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       983.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    984.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6944586000                       # Total gap between requests
system.mem_ctrls.avgGap                      49468.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2318400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4423872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2144832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 333819145.011762261391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12827501.721362955868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 636979455.090353131294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 308827633.037382721901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        36267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        69191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1997363259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40393000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3563349871                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 164769056020                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55073.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29017.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51500.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4913492.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            245830200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130631490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396291420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94466340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     547644240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3104877210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52250880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4571991780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.306758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    109861000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    231660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6603546000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            221182920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            117534945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           365832180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           80471520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     547644240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3086221110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67267200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4486154115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.947261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    151077000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    231660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6562330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6945067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119126                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119118                       # number of overall hits
system.cpu.icache.overall_hits::total         1119126                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2597                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2597                       # number of overall misses
system.cpu.icache.overall_misses::total          2599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    139013000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139013000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    139013000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139013000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121725                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002317                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53528.301887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53487.110427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53528.301887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53487.110427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1795                       # number of writebacks
system.cpu.icache.writebacks::total              1795                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          294                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          294                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    124656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    124656000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124656000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54127.659574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54127.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54127.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54127.659574                       # average overall mshr miss latency
system.cpu.icache.replacements                   1795                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119126                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2597                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    139013000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139013000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53528.301887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53487.110427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          294                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    124656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54127.659574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54127.659574                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            401.187744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2245755                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2245755                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9162876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9162880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9180401                       # number of overall hits
system.cpu.dcache.overall_hits::total         9180405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       172522                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176703                       # number of overall misses
system.cpu.dcache.overall_misses::total        176707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10916944140                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10916944140                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10916944140                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10916944140                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9335398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9335406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9357104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9357112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018480                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018885                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63278.562386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63277.095278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61781.317465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61779.918962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1375339                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30999                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.367205                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39194                       # number of writebacks
system.cpu.dcache.writebacks::total             39194                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118498                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7680947140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7680947140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7826073640                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7826073640                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65705.841282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65705.841282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66043.930193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66043.930193                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117476                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6970585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6970589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8672710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8672710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7107432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7107440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63375.229271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63373.376884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5472738500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5472738500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67360.926826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67360.926826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2244234140                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2244234140                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62907.754450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62907.754450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2208208640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2208208640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61934.387166                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61934.387166                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4181                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4181                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.192620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    145126500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145126500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073666                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073666                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90760.787992                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90760.787992                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371668039960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.018958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9007700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.676938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.018955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18832724                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18832724                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371687576742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898632                       # Number of bytes of host memory used
host_op_rate                                   139399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   644.24                       # Real time elapsed on the host
host_tick_rate                               30325295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019537                       # Number of seconds simulated
sim_ticks                                 19536782000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            99609                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               99609                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3639                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       286907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        573823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104953                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1914                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120227                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84661                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104953                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20292                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136613                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15364                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989304                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1914                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4649288                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400302                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     38867029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.734940                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.830526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24826016     63.87%     63.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2044779      5.26%     69.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2478020      6.38%     75.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       794349      2.04%     77.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1698601      4.37%     81.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       784563      2.02%     83.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1003315      2.58%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       588098      1.51%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4649288     11.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     38867029                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.302452                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.302452                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      27569436                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308208                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2170379                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7408499                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17728                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1884075                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356413                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7100236                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136613                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250755                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              35743162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409697                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35456                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003496                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3289227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       100025                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.803861                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     39050117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.789863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.168632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28615692     73.28%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           314306      0.80%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           647598      1.66%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           506512      1.30%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           536231      1.37%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           431212      1.10%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652541      1.67%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219127      0.56%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7126898     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     39050117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107965601                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57514377                       # number of floating regfile writes
system.switch_cpus.idleCycles                   23447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1916                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111116                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.774650                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30889521                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7100236                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          985555                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366217                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254577                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117750                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23789285                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12189                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69341892                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7881608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17728                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7908258                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1749451                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412817                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499852                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86539166                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68755484                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606343                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52472417                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.759642                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68883358                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63802256                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035752                       # number of integer regfile writes
system.switch_cpus.ipc                       0.767783                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.767783                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712064     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7705      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430940     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007094     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2277699      3.28%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283433      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21515770     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6816931      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69354081                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67496828                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132177459                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64326438                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005646                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3115108                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044916                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1329      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368989     11.85%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       797672     25.61%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         260914      8.38%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34748      1.12%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1487201     47.74%     94.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       164255      5.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4849466                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     48697898                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798591                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69354081                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1970                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       811241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     39050117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.776027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.533747                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22889093     58.61%     58.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2072932      5.31%     63.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2141332      5.48%     69.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1894515      4.85%     74.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2666600      6.83%     81.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2118929      5.43%     86.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2335802      5.98%     92.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1408229      3.61%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1522685      3.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     39050117                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.774962                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250755                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66783                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283255                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31812598                       # number of misc regfile reads
system.switch_cpus.numCycles                 39073564                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9110789                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         456831                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3031942                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6532472                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        104932                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776271                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69178886                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62704533                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8407055                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11272237                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17728                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18482603                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1531712                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108117775                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482265                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11577377                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102850328                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847648                       # The number of ROB writes
system.switch_cpus.timesIdled                     253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4402                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             234772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89879                       # Transaction distribution
system.membus.trans_dist::CleanEvict           197028                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52144                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       860739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       860739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 860739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24114880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24114880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24114880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286916                       # Request fanout histogram
system.membus.reqLayer2.occupancy           978074394                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1538031916                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19536782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          425374                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           167525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       999001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1000018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28146112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28189504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          456559                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5752256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           789897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 785495     99.44%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4402      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             789897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          440460000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       141108                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141217                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       141108                       # number of overall hits
system.l2.overall_hits::total                  141217                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          230                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       191891                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192121                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          230                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       191891                       # number of overall misses
system.l2.overall_misses::total                192121                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19800721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19821523500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20802500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19800721000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19821523500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332999                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332999                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.678466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.576251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.576355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.678466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.576251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.576355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90445.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103187.335519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103172.081657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90445.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103187.335519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103172.081657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1293                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               89879                       # number of writebacks
system.l2.writebacks::total                     89879                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       191891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        94794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       191891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286915                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18502500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17881801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17900303500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8291489683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18502500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17881801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26191793183                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.678466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.576251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.576355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.678466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.576251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80445.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93187.283406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93172.029606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87468.507321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80445.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93187.283406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91287.639834                       # average overall mshr miss latency
system.l2.replacements                         289034                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        94794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          94794                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8291489683                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8291489683                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87468.507321                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87468.507321                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        40177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        52144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52144                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5221944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5221944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.564812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.564812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100144.676281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100144.676281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        52144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4700504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4700504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.564812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.564812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90144.676281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90144.676281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20802500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20802500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.678466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.678466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90445.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90445.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18502500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18502500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.678466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.678466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80445.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80445.652174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       100931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            100931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       139747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14578777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14578777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.580639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.580639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104322.647356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104322.647356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       139747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13181297000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13181297000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.580639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94322.575798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94322.575798                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      768991                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.623379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.195048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1398.330018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.760334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2673.714599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.341389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.652762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1696                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.414062                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2955746                       # Number of tag accesses
system.l2.tags.data_accesses                  2955746                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19536782000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      6066816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12281088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18362624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5752256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5752256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        94794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       191892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    310533024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       753451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    628613658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             939900133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       753451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           753451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294432113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294432113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294432113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    310533024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       753451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    628613658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234332246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     94767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    191846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082758750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89879                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5466                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9854333327                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1434215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15232639577                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34354.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53104.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123270                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  109637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   20296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       184197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.902631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.720959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.440163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       130664     70.94%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17817      9.67%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24354     13.22%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6589      3.58%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3526      1.91%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          619      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          356      0.19%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      0.10%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           97      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       184197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.582493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.666126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.094116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              9      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            96      1.83%      2.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           435      8.28%     10.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           807     15.36%     25.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           992     18.88%     44.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           804     15.30%     59.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           668     12.71%     72.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           489      9.31%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           321      6.11%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           225      4.28%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           133      2.53%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           95      1.81%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           56      1.07%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           48      0.91%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           26      0.49%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           18      0.34%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            8      0.15%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            8      0.15%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            8      0.15%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.102950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.031103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.635825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3212     61.12%     61.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.98%     63.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1109     21.10%     84.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              341      6.49%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              187      3.56%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      3.04%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      2.00%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.59%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18357952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5752064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18362624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5752256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       939.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       294.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    939.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    294.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19536741000                       # Total gap between requests
system.mem_ctrls.avgGap                      51849.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6065088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12278144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5752064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 310444575.775068819523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 753450.593859316316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 628462967.954497337341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 294422285.103043079376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        94794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       191892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5290559596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9005000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9933074981                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 471997709000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55811.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39152.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51763.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5251479.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            694022280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            368911950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1059126180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242395920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1542746400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8731994730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        148865280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12788062740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.563415                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    313848001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    652600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18570333999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            621044340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            330115665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           988932840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226756800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1542746400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8731660710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        149146560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12590403315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.446118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    315282001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    652600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18568899999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26481849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369532                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369532                       # number of overall hits
system.cpu.icache.overall_hits::total         4369540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2940                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2938                       # number of overall misses
system.cpu.icache.overall_misses::total          2940                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162019500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162019500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162019500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162019500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372480                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372480                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55146.187883                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55108.673469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55146.187883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55108.673469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2134                       # number of writebacks
system.cpu.icache.writebacks::total              2134                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2642                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    147147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    147147500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147147500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55695.495836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55695.495836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55695.495836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55695.495836                       # average overall mshr miss latency
system.cpu.icache.replacements                   2134                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369532                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2940                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55146.187883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55108.673469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    147147500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147147500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55695.495836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55695.495836                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.033592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2644                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1653.624811                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.033568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8747604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8747604                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36986940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36986944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37045755                       # number of overall hits
system.cpu.dcache.overall_hits::total        37045759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       657341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         657345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       672072                       # number of overall misses
system.cpu.dcache.overall_misses::total        672076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41232431887                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41232431887                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41232431887                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41232431887                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37644281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37644289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37717827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37717835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62726.091765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62725.710072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61351.212202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61350.847057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5319088                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            115042                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.236053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       145976                       # number of writebacks
system.cpu.dcache.writebacks::total            145976                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       211288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       211288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211288                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29152571887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29152571887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29638362887                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29638362887                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65356.744349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65356.744349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65644.650766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65644.650766                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28132290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28132294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       529274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33105894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33105894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28661564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28661572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62549.632138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62549.159421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21156353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21156353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66513.098988                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66513.098988                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8126537887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8126537887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63455.362326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63455.362326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7996218387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7996218387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62482.659793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62482.659793                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14731                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14731                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73546                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73546                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.200296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    485791000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    485791000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074022                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074022                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89234.202792                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89234.202792                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371687576742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.072781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37497260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.050226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.072778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75887171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75887171                       # Number of data accesses

---------- End Simulation Statistics   ----------
