Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 11:59:17 2024
| Host         : DESKTOP-49RGDTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SUPER_TOP_timing_summary_routed.rpt -pb SUPER_TOP_timing_summary_routed.pb -rpx SUPER_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SUPER_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     232         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (241)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (426)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (241)
--------------------------
 There are 229 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/u_FSM/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/u_FSM/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/u_FSM/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/clock_divider_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (426)
--------------------------------------------------
 There are 426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  441          inf        0.000                      0                  441           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.182ns  (logic 6.759ns (37.176%)  route 11.422ns (62.824%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=41, routed)          5.008     6.515    U3/Inst_counterums/RESET_IBUF
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.153     6.668 f  U3/Inst_counterums/main.UMS[3]_i_9/O
                         net (fo=1, routed)           0.674     7.342    U1/u_FSM/main.UMS[3]_i_4_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.327     7.669 f  U1/u_FSM/main.UMS[3]_i_8/O
                         net (fo=1, routed)           0.811     8.480    U1/u_FSM/main.UMS[3]_i_8_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.148     8.628 f  U1/u_FSM/main.UMS[3]_i_4/O
                         net (fo=3, routed)           1.051     9.679    U1/u_FSM/main.UH_reg[3]_i_5[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328    10.007 f  U1/u_FSM/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    10.007    U1/u_FSM/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    10.224 f  U1/u_FSM/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.855    11.079    U1/u_FSM/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.327    11.406 r  U1/u_FSM/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.023    14.429    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    18.182 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.182    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.600ns  (logic 6.534ns (37.128%)  route 11.065ns (62.872%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=41, routed)          5.008     6.515    U3/Inst_counterums/RESET_IBUF
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.153     6.668 r  U3/Inst_counterums/main.UMS[3]_i_9/O
                         net (fo=1, routed)           0.674     7.342    U1/u_FSM/main.UMS[3]_i_4_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.327     7.669 r  U1/u_FSM/main.UMS[3]_i_8/O
                         net (fo=1, routed)           0.811     8.480    U1/u_FSM/main.UMS[3]_i_8_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.148     8.628 r  U1/u_FSM/main.UMS[3]_i_4/O
                         net (fo=3, routed)           1.051     9.679    U1/u_FSM/main.UH_reg[3]_i_5[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328    10.007 r  U1/u_FSM/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    10.007    U1/u_FSM/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    10.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.857    11.081    U1/u_FSM/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.299    11.380 r  U1/u_FSM/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.664    14.044    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.600 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.600    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.529ns  (logic 6.556ns (37.402%)  route 10.972ns (62.598%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=41, routed)          5.008     6.515    U3/Inst_counterums/RESET_IBUF
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.153     6.668 r  U3/Inst_counterums/main.UMS[3]_i_9/O
                         net (fo=1, routed)           0.674     7.342    U1/u_FSM/main.UMS[3]_i_4_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.327     7.669 r  U1/u_FSM/main.UMS[3]_i_8/O
                         net (fo=1, routed)           0.811     8.480    U1/u_FSM/main.UMS[3]_i_8_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.148     8.628 r  U1/u_FSM/main.UMS[3]_i_4/O
                         net (fo=3, routed)           1.051     9.679    U1/u_FSM/main.UH_reg[3]_i_5[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328    10.007 r  U1/u_FSM/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    10.007    U1/u_FSM/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    10.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.855    11.079    U1/u_FSM/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.299    11.378 r  U1/u_FSM/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.573    13.952    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.529 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.529    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.431ns  (logic 6.708ns (38.483%)  route 10.723ns (61.517%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=41, routed)          5.008     6.515    U3/Inst_counterums/RESET_IBUF
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.153     6.668 r  U3/Inst_counterums/main.UMS[3]_i_9/O
                         net (fo=1, routed)           0.674     7.342    U1/u_FSM/main.UMS[3]_i_4_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.327     7.669 r  U1/u_FSM/main.UMS[3]_i_8/O
                         net (fo=1, routed)           0.811     8.480    U1/u_FSM/main.UMS[3]_i_8_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.148     8.628 r  U1/u_FSM/main.UMS[3]_i_4/O
                         net (fo=3, routed)           1.051     9.679    U1/u_FSM/main.UH_reg[3]_i_5[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328    10.007 r  U1/u_FSM/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    10.007    U1/u_FSM/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    10.224 r  U1/u_FSM/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.857    11.081    U1/u_FSM/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.327    11.408 r  U1/u_FSM/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.322    13.730    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    17.431 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.431    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.267ns  (logic 6.499ns (37.637%)  route 10.768ns (62.363%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=41, routed)          3.624     5.131    U1/u_FSM/RESET_IBUF
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     5.255 r  U1/u_FSM/main.UMS[3]_i_5/O
                         net (fo=48, routed)          2.259     7.513    U1/u_FSM/main.UMS[3]_i_5_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  U1/u_FSM/main.DM[1]_i_4/O
                         net (fo=1, routed)           0.665     8.302    U1/u_FSM/main.DM[1]_i_4_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.152     8.454 r  U1/u_FSM/main.DM[1]_i_3/O
                         net (fo=3, routed)           1.182     9.636    U1/u_FSM/main.UH_reg[3]_i_5[15]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.962    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    10.171 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.722    10.893    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.293    11.186 r  U1/u_FSM/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317    13.503    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    17.267 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.267    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.985ns  (logic 6.276ns (36.953%)  route 10.708ns (63.047%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=41, routed)          3.624     5.131    U1/u_FSM/RESET_IBUF
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     5.255 r  U1/u_FSM/main.UMS[3]_i_5/O
                         net (fo=48, routed)          2.259     7.513    U1/u_FSM/main.UMS[3]_i_5_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  U1/u_FSM/main.DM[1]_i_4/O
                         net (fo=1, routed)           0.665     8.302    U1/u_FSM/main.DM[1]_i_4_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.152     8.454 r  U1/u_FSM/main.DM[1]_i_3/O
                         net (fo=3, routed)           1.182     9.636    U1/u_FSM/main.UH_reg[3]_i_5[15]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.962    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    10.171 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.916    11.087    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.297    11.384 r  U1/u_FSM/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    13.447    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.985 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.985    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.475ns  (logic 6.273ns (38.074%)  route 10.202ns (61.926%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=41, routed)          3.624     5.131    U1/u_FSM/RESET_IBUF
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     5.255 r  U1/u_FSM/main.UMS[3]_i_5/O
                         net (fo=48, routed)          2.259     7.513    U1/u_FSM/main.UMS[3]_i_5_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  U1/u_FSM/main.DM[1]_i_4/O
                         net (fo=1, routed)           0.665     8.302    U1/u_FSM/main.DM[1]_i_4_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.152     8.454 r  U1/u_FSM/main.DM[1]_i_3/O
                         net (fo=3, routed)           1.182     9.636    U1/u_FSM/main.UH_reg[3]_i_5[15]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.962    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    10.171 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.722    10.893    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.297    11.190 r  U1/u_FSM/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.751    12.941    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.475 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.475    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 4.533ns (44.027%)  route 5.762ns (55.973%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=13, routed)          1.332     1.810    U2/contador_inst/counter_reg[2]_0
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.329     2.139 r  U2/contador_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.430     6.569    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    10.295 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.295    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U3/Inst_hour_counter/DATA_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 2.003ns (19.923%)  route 8.051ns (80.077%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=41, routed)          4.381     5.888    U3/Inst_counterums/RESET_IBUF
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.012 f  U3/Inst_counterums/aux[3]_i_3__2/O
                         net (fo=5, routed)           0.721     6.733    U3/Inst_counterdms/F_C_IN_reg_3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     6.857 f  U3/Inst_counterdms/aux[3]_i_3__1/O
                         net (fo=4, routed)           0.698     7.554    U3/Inst_counterdmin/DATA_tristate_oe_reg[7]_0
    SLICE_X6Y74          LUT5 (Prop_lut5_I2_O)        0.124     7.678 r  U3/Inst_counterdmin/DATA_tristate_oe[7]_i_3/O
                         net (fo=16, routed)          2.252     9.930    U3/Inst_hour_counter/DATA_tristate_oe_reg[7]_1
    SLICE_X10Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.054 r  U3/Inst_hour_counter/DATA_tristate_oe[7]_i_1/O
                         net (fo=1, routed)           0.000    10.054    U3/Inst_hour_counter/DATA_tristate_oe[7]_i_1_n_0
    SLICE_X10Y82         FDRE                                         r  U3/Inst_hour_counter/DATA_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U3/Inst_hour_counter/aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 2.003ns (20.544%)  route 7.747ns (79.456%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=41, routed)          4.381     5.888    U3/Inst_counterums/RESET_IBUF
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.012 f  U3/Inst_counterums/aux[3]_i_3__2/O
                         net (fo=5, routed)           0.721     6.733    U3/Inst_counterdms/F_C_IN_reg_3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     6.857 f  U3/Inst_counterdms/aux[3]_i_3__1/O
                         net (fo=4, routed)           0.698     7.554    U3/Inst_counterdmin/DATA_tristate_oe_reg[7]_0
    SLICE_X6Y74          LUT5 (Prop_lut5_I2_O)        0.124     7.678 r  U3/Inst_counterdmin/DATA_tristate_oe[7]_i_3/O
                         net (fo=16, routed)          1.948     9.626    U3/Inst_hour_counter/DATA_tristate_oe_reg[7]_1
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.750 r  U3/Inst_hour_counter/aux[5]_i_1/O
                         net (fo=1, routed)           0.000     9.750    U3/Inst_hour_counter/aux[5]_i_1_n_0
    SLICE_X9Y83          FDCE                                         r  U3/Inst_hour_counter/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_R/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/Q
                         net (fo=1, routed)           0.102     0.243    U1/u_SYNCHRNZR_R/sreg_reg_n_0_[0]
    SLICE_X2Y80          SRL16E                                       r  U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_L/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_L/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.116%)  route 0.125ns (45.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_L/sreg_reg[0]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/u_EDGEDTCTR_L/sreg_reg[0]/Q
                         net (fo=2, routed)           0.125     0.273    U1/u_EDGEDTCTR_L/sreg[0]
    SLICE_X3Y72          FDRE                                         r  U1/u_EDGEDTCTR_L/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_D/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_D/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.275%)  route 0.149ns (53.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_D/sreg_reg[2]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_EDGEDTCTR_D/sreg_reg[2]/Q
                         net (fo=4, routed)           0.149     0.277    U1/u_EDGEDTCTR_D/sreg[2]
    SLICE_X3Y80          FDRE                                         r  U1/u_EDGEDTCTR_D/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DMS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DMS_reg[3]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.DMS_reg[3]/Q
                         net (fo=10, routed)          0.097     0.238    U1/u_TIME_ADDER/main.DMS_reg[3]_1[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[7]_i_1/O
                         net (fo=1, routed)           0.000     0.283    U1/u_TIME_ADDER/IO_BCD_tristate_oe[7]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_FSM/L_T_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  U1/u_FSM/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/u_FSM/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     0.284    U1/u_FSM/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X0Y82          LDCE                                         r  U1/u_FSM/L_T_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DMS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DMS_reg[3]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.DMS_reg[3]/Q
                         net (fo=10, routed)          0.099     0.240    U1/u_TIME_ADDER/main.DMS_reg[3]_1[2]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000     0.285    U1/u_TIME_ADDER/IO_BCD_tristate_oe[5]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_D/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_D/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.148ns (51.435%)  route 0.140ns (48.565%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_D/sreg_reg[0]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/u_EDGEDTCTR_D/sreg_reg[0]/Q
                         net (fo=4, routed)           0.140     0.288    U1/u_EDGEDTCTR_D/sreg[0]
    SLICE_X3Y80          FDRE                                         r  U1/u_EDGEDTCTR_D/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/Inst_counterdms/aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/Inst_counterdms/aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE                         0.000     0.000 r  U3/Inst_counterdms/aux_reg[2]/C
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/Inst_counterdms/aux_reg[2]/Q
                         net (fo=7, routed)           0.082     0.246    U3/Inst_counterdms/aux_reg_n_0_[2]
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  U3/Inst_counterdms/aux[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.291    U3/Inst_counterdms/aux[1]_i_1__1_n_0
    SLICE_X7Y75          FDCE                                         r  U3/Inst_counterdms/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/Inst_hour_counter/aux_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/Inst_hour_counter/DATA_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.740%)  route 0.086ns (29.260%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE                         0.000     0.000 r  U3/Inst_hour_counter/aux_reg[3]/C
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/Inst_hour_counter/aux_reg[3]/Q
                         net (fo=10, routed)          0.086     0.250    U3/Inst_hour_counter/aux_reg_n_0_[3]
    SLICE_X9Y82          LUT5 (Prop_lut5_I1_O)        0.045     0.295 r  U3/Inst_hour_counter/DATA_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    U3/Inst_hour_counter/DATA_tristate_oe[3]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  U3/Inst_hour_counter/DATA_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_U/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.304    U1/u_SYNCHRNZR_U/sreg_reg_n_0_[0]
    SLICE_X2Y87          SRL16E                                       r  U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------





