<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de spi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__structs_2include_2hardware_2structs_2spi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_structs/include/hardware/structs/spi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__structs_2include_2hardware_2structs_2spi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_SPI_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_SPI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;hardware/regs/spi.h&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_spi</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/spi.h.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="foldopen" id="foldopen00026" data-start="{" data-end="};">
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structspi__hw__t.html">   26</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1b26bf8a65aac35ef3a8de4a719389eb">SPI_SSPCR0_OFFSET</a>) <span class="comment">// SPI_SSPCR0</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="comment">// Control register 0, SSPCR0 on page 3-4</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// 0x0000ff00 [15:8]  SCR          (0x00) Serial clock rate</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0x00000080 [7]     SPH          (0) SSPCLKOUT phase, applicable to Motorola SPI frame format only</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0x00000040 [6]     SPO          (0) SSPCLKOUT polarity, applicable to Motorola SPI frame format only</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="comment">// 0x00000030 [5:4]   FRF          (0x0) Frame format: 00 Motorola SPI frame format</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <span class="comment">// 0x0000000f [3:0]   DSS          (0x0) Data Size Select: 0000 Reserved, undefined operation</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a0bee0fda86b742afc9ea79d308e1a674">   34</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> cr0;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9b0db50fcf1739e9d4cd5a10cf9fd7a9">SPI_SSPCR1_OFFSET</a>) <span class="comment">// SPI_SSPCR1</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="comment">// Control register 1, SSPCR1 on page 3-5</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// 0x00000008 [3]     SOD          (0) Slave-mode output disable</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// 0x00000004 [2]     MS           (0) Master or slave mode select</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// 0x00000002 [1]     SSE          (0) Synchronous serial port enable: 0 SSP operation disabled</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// 0x00000001 [0]     LBM          (0) Loop back mode: 0 Normal serial port operation enabled</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a7fd15a30aa2b68b6dee0e9499d41ec49">   42</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> cr1;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9ff0a3f4eae8ccb24e6327b6365fb515">SPI_SSPDR_OFFSET</a>) <span class="comment">// SPI_SSPDR</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">// Data register, SSPDR on page 3-6</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="comment">// 0x0000ffff [15:0]  DATA         (-) Transmit/Receive FIFO: Read Receive FIFO</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a56e05a23a0715cd1e0db8ddb8fc26fae">   47</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dr;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a900113b563c4376a1afc28c72af52bf9">SPI_SSPSR_OFFSET</a>) <span class="comment">// SPI_SSPSR</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="comment">// Status register, SSPSR on page 3-7</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// 0x00000010 [4]     BSY          (0) PrimeCell SSP busy flag, RO: 0 SSP is idle</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">// 0x00000008 [3]     RFF          (0) Receive FIFO full, RO: 0 Receive FIFO is not full</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// 0x00000004 [2]     RNE          (0) Receive FIFO not empty, RO: 0 Receive FIFO is empty</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">// 0x00000002 [1]     TNF          (1) Transmit FIFO not full, RO: 0 Transmit FIFO is full</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// 0x00000001 [0]     TFE          (1) Transmit FIFO empty, RO: 0 Transmit FIFO is not empty</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#af7428807fdd6a2011a165604b141554c">   56</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> sr;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5e54ae9c45b57edd65e27ec4ddcbd930">SPI_SSPCPSR_OFFSET</a>) <span class="comment">// SPI_SSPCPSR</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="comment">// Clock prescale register, SSPCPSR on page 3-8</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// 0x000000ff [7:0]   CPSDVSR      (0x00) Clock prescale divisor</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#ae93c0e58db22e7895b5b73d7eb3b628e">   61</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> <a class="code hl_union" href="unioncpsr.html">cpsr</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af533dcede5742796bfcf822ba4a82adf">SPI_SSPIMSC_OFFSET</a>) <span class="comment">// SPI_SSPIMSC</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">// Interrupt mask set or clear register, SSPIMSC on page 3-9</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">// 0x00000008 [3]     TXIM         (0) Transmit FIFO interrupt mask: 0 Transmit FIFO half empty...</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// 0x00000004 [2]     RXIM         (0) Receive FIFO interrupt mask: 0 Receive FIFO half full or...</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// 0x00000002 [1]     RTIM         (0) Receive timeout interrupt mask: 0 Receive FIFO not empty...</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// 0x00000001 [0]     RORIM        (0) Receive overrun interrupt mask: 0 Receive FIFO written...</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#ad54a0c6010993a5bb54282cceb084f46">   69</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> imsc;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aed6c96453c1205c3590c11f6df5d8065">SPI_SSPRIS_OFFSET</a>) <span class="comment">// SPI_SSPRIS</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// Raw interrupt status register, SSPRIS on page 3-10</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 0x00000008 [3]     TXRIS        (1) Gives the raw interrupt state, prior to masking, of the...</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="comment">// 0x00000004 [2]     RXRIS        (0) Gives the raw interrupt state, prior to masking, of the...</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// 0x00000002 [1]     RTRIS        (0) Gives the raw interrupt state, prior to masking, of the...</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// 0x00000001 [0]     RORRIS       (0) Gives the raw interrupt state, prior to masking, of the...</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a7ccfab23b37917d5387d1365f2bed78b">   77</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> ris;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aea838ee5b783873a3440bd5ce353fbac">SPI_SSPMIS_OFFSET</a>) <span class="comment">// SPI_SSPMIS</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// Masked interrupt status register, SSPMIS on page 3-11</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="comment">// 0x00000008 [3]     TXMIS        (0) Gives the transmit FIFO masked interrupt state, after...</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="comment">// 0x00000004 [2]     RXMIS        (0) Gives the receive FIFO masked interrupt state, after...</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// 0x00000002 [1]     RTMIS        (0) Gives the receive timeout masked interrupt state, after...</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// 0x00000001 [0]     RORMIS       (0) Gives the receive over run masked interrupt status,...</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a73890ffb596b0fda032495774a3522c2">   85</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> mis;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3d08a9690da933aeaeb328313a69dca1">SPI_SSPICR_OFFSET</a>) <span class="comment">// SPI_SSPICR</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// Interrupt clear register, SSPICR on page 3-11</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="comment">// 0x00000002 [1]     RTIC         (0) Clears the SSPRTINTR interrupt</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="comment">// 0x00000001 [0]     RORIC        (0) Clears the SSPRORINTR interrupt</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#aa92b6259175ee79a44edddadf92b897b">   91</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> icr;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a662bc0478fbc394be22d41e0a15a89db">SPI_SSPDMACR_OFFSET</a>) <span class="comment">// SPI_SSPDMACR</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// DMA control register, SSPDMACR on page 3-12</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0x00000002 [1]     TXDMAE       (0) Transmit DMA Enable</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// 0x00000001 [0]     RXDMAE       (0) Receive DMA Enable</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structspi__hw__t.html#a1794cfa522a911cf29d2c7626543643c">   97</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dmacr;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>} <a class="code hl_struct" href="structspi__hw__t.html">spi_hw_t</a>;</div>
</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2040_2hardware__structs_2include_2hardware_2structs_2spi_8h.html#a41ce67cef0d3c4c431ddfff2ddacc530">  100</a></span><span class="preprocessor">#define spi0_hw ((spi_hw_t *)SPI0_BASE)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2040_2hardware__structs_2include_2hardware_2structs_2spi_8h.html#a8654f04f33714ec0faa81403dc8090a6">  101</a></span><span class="preprocessor">#define spi1_hw ((spi_hw_t *)SPI1_BASE)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structspi__hw__t.html">spi_hw_t</a>) == 0x0028, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_SPI_H</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a1b26bf8a65aac35ef3a8de4a719389eb"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1b26bf8a65aac35ef3a8de4a719389eb">SPI_SSPCR0_OFFSET</a></div><div class="ttdeci">#define SPI_SSPCR0_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:18</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a3d08a9690da933aeaeb328313a69dca1"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3d08a9690da933aeaeb328313a69dca1">SPI_SSPICR_OFFSET</a></div><div class="ttdeci">#define SPI_SSPICR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:346</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a5e54ae9c45b57edd65e27ec4ddcbd930"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5e54ae9c45b57edd65e27ec4ddcbd930">SPI_SSPCPSR_OFFSET</a></div><div class="ttdeci">#define SPI_SSPCPSR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:199</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a662bc0478fbc394be22d41e0a15a89db"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a662bc0478fbc394be22d41e0a15a89db">SPI_SSPDMACR_OFFSET</a></div><div class="ttdeci">#define SPI_SSPDMACR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:368</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a900113b563c4376a1afc28c72af52bf9"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a900113b563c4376a1afc28c72af52bf9">SPI_SSPSR_OFFSET</a></div><div class="ttdeci">#define SPI_SSPSR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:147</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a9b0db50fcf1739e9d4cd5a10cf9fd7a9"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9b0db50fcf1739e9d4cd5a10cf9fd7a9">SPI_SSPCR1_OFFSET</a></div><div class="ttdeci">#define SPI_SSPCR1_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:77</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_a9ff0a3f4eae8ccb24e6327b6365fb515"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9ff0a3f4eae8ccb24e6327b6365fb515">SPI_SSPDR_OFFSET</a></div><div class="ttdeci">#define SPI_SSPDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:129</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_aea838ee5b783873a3440bd5ce353fbac"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aea838ee5b783873a3440bd5ce353fbac">SPI_SSPMIS_OFFSET</a></div><div class="ttdeci">#define SPI_SSPMIS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:304</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_aed6c96453c1205c3590c11f6df5d8065"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aed6c96453c1205c3590c11f6df5d8065">SPI_SSPRIS_OFFSET</a></div><div class="ttdeci">#define SPI_SSPRIS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:262</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h_html_af533dcede5742796bfcf822ba4a82adf"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af533dcede5742796bfcf822ba4a82adf">SPI_SSPIMSC_OFFSET</a></div><div class="ttdeci">#define SPI_SSPIMSC_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/spi.h:215</div></div>
<div class="ttc" id="astructspi__hw__t_html"><div class="ttname"><a href="structspi__hw__t.html">spi_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/spi.h:26</div></div>
<div class="ttc" id="aunioncpsr_html"><div class="ttname"><a href="unioncpsr.html">cpsr</a></div><div class="ttdef"><b>Definição</b> call_apsr.h:23</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_519578c92a94c221750fe2f676450158.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_2ab73e23d05a66084d7e97c97400bbce.html">include</a></li><li class="navelem"><a class="el" href="dir_2ebfd2cfe85b5f65b8c479450ca76d68.html">hardware</a></li><li class="navelem"><a class="el" href="dir_50758e3d52fdfb177ad98847c6ec1efb.html">structs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2spi_8h.html">spi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
