// Seed: 2222291587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = -1;
  module_2 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1  id_0,
    input uwire id_1,
    input wor   id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(-1) id_4 = id_3;
  wire id_5, id_6, id_7 = id_3;
  tri0 id_8, id_9, id_10;
  assign id_9 = -1;
endmodule
