INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:43:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 buffer59/outs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer37/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.193ns (26.014%)  route 3.393ns (73.986%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1840, unset)         0.508     0.508    buffer59/clk
    SLICE_X6Y157         FDRE                                         r  buffer59/outs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer59/outs_reg[10]/Q
                         net (fo=4, routed)           0.544     1.306    cmpi7/Q[10]
    SLICE_X4Y160         LUT6 (Prop_lut6_I5_O)        0.043     1.349 r  cmpi7/Memory[1][0]_i_12/O
                         net (fo=1, routed)           0.000     1.349    cmpi7/Memory[1][0]_i_12_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.536 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.536    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.585 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.585    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.692 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, routed)          0.459     2.151    buffer115/fifo/result[0]
    SLICE_X8Y167         LUT6 (Prop_lut6_I5_O)        0.123     2.274 r  buffer115/fifo/outputValid_i_9/O
                         net (fo=1, routed)           0.351     2.625    buffer69/fifo/outputValid_i_4__0_1
    SLICE_X4Y167         LUT6 (Prop_lut6_I5_O)        0.043     2.668 f  buffer69/fifo/outputValid_i_5/O
                         net (fo=1, routed)           0.095     2.763    buffer119/fifo/buffer115_outs_ready
    SLICE_X4Y167         LUT6 (Prop_lut6_I2_O)        0.043     2.806 f  buffer119/fifo/outputValid_i_4__0/O
                         net (fo=6, routed)           0.172     2.979    fork54/control/generateBlocks[0].regblock/mux26_outs_ready
    SLICE_X4Y166         LUT5 (Prop_lut5_I4_O)        0.043     3.022 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_11__3/O
                         net (fo=1, routed)           0.309     3.331    fork54/control/generateBlocks[1].regblock/transmitValue_i_17__1
    SLICE_X11Y165        LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  fork54/control/generateBlocks[1].regblock/transmitValue_i_8__2/O
                         net (fo=2, routed)           0.438     3.812    init0/control/blockStopArray[0]
    SLICE_X12Y165        LUT6 (Prop_lut6_I1_O)        0.043     3.855 r  init0/control/transmitValue_i_17__1/O
                         net (fo=1, routed)           0.148     4.003    buffer78/control/transmitValue_i_6__2
    SLICE_X12Y165        LUT6 (Prop_lut6_I2_O)        0.043     4.046 r  buffer78/control/transmitValue_i_11__1/O
                         net (fo=1, routed)           0.095     4.141    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__113_0
    SLICE_X12Y165        LUT6 (Prop_lut6_I3_O)        0.043     4.184 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__2/O
                         net (fo=1, routed)           0.293     4.478    fork45/control/generateBlocks[8].regblock/transmitValue_reg_9
    SLICE_X13Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.521 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__113/O
                         net (fo=22, routed)          0.193     4.714    buffer74/control/outputValid_reg_10
    SLICE_X13Y167        LUT4 (Prop_lut4_I1_O)        0.043     4.757 f  buffer74/control/fullReg_i_3__5/O
                         net (fo=5, routed)           0.112     4.868    buffer74/control/transmitValue_reg_5
    SLICE_X13Y167        LUT6 (Prop_lut6_I5_O)        0.043     4.911 r  buffer74/control/dataReg[5]_i_1__3/O
                         net (fo=6, routed)           0.183     5.094    buffer37/E[0]
    SLICE_X14Y168        FDRE                                         r  buffer37/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1840, unset)         0.483     3.183    buffer37/clk
    SLICE_X14Y168        FDRE                                         r  buffer37/dataReg_reg[3]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X14Y168        FDRE (Setup_fdre_C_CE)      -0.169     2.978    buffer37/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 -2.116    




