[INFO ODB-0227] LEF file: data/sky130hd/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: data/sky130hd/sky130_fd_sc_hd_merged.lef, created 437 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[WARNING EST-0018] wire capacitance for corner default is zero. Use the set_wire_rc command to set wire resistance and capacitance.
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.35    0.35 ^ dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.35 ^ _120_/_113_/A (sky130_fd_sc_hd__xor2_1)
   0.10    0.45 v _120_/_113_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.45 v _120_/_115_/C (sky130_fd_sc_hd__maj3_1)
   0.39    0.83 v _120_/_115_/X (sky130_fd_sc_hd__maj3_1)
   0.00    0.83 v _120_/_117_/C (sky130_fd_sc_hd__maj3_1)
   0.42    1.25 v _120_/_117_/X (sky130_fd_sc_hd__maj3_1)
   0.00    1.25 v _120_/_119_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.27    1.52 ^ _120_/_119_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.52 ^ _120_/_120_/A2 (sky130_fd_sc_hd__o21ai_0)
   0.18    1.71 v _120_/_120_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.71 v _120_/_151_/A (sky130_fd_sc_hd__nand2_1)
   0.09    1.79 ^ _120_/_151_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.79 ^ _120_/_158_/C1 (sky130_fd_sc_hd__o211ai_1)
   0.61    2.40 v _120_/_158_/Y (sky130_fd_sc_hd__o211ai_1)
   0.00    2.40 v _125_/A2 (sky130_fd_sc_hd__o21bai_1)
   1.11    3.51 ^ _125_/Y (sky130_fd_sc_hd__o21bai_1)
   0.00    3.51 ^ dpath.b_reg.out[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.51   data arrival time

   1.00    1.00   clock CLK (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.39    0.61   library setup time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -3.51   data arrival time
---------------------------------------------------------
          -2.90   slack (VIOLATED)


Cell type report for _120_ (ALU_16_HAN_CARLSON)
Cell type report:                       Count       Area
  Inverter                                  1       3.75
  Multi-Input combinational cell          106     746.97
  Total                                   107     750.72

=============================================
ALU_16_HAN_CARLSON -> ALU_16_BRENT_KUNG
=============================================
Successfully replaced hier module
[WARNING EST-0018] wire capacitance for corner default is zero. Use the set_wire_rc command to set wire resistance and capacitance.
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.35    0.35 ^ dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.35 ^ _120_/_101_/A (sky130_fd_sc_hd__xor2_1)
   0.10    0.45 v _120_/_101_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.45 v _120_/_103_/C (sky130_fd_sc_hd__maj3_1)
   0.39    0.83 v _120_/_103_/X (sky130_fd_sc_hd__maj3_1)
   0.00    0.83 v _120_/_105_/C (sky130_fd_sc_hd__maj3_1)
   0.40    1.24 v _120_/_105_/X (sky130_fd_sc_hd__maj3_1)
   0.00    1.24 v _120_/_113_/A1 (sky130_fd_sc_hd__a31oi_1)
   0.24    1.48 ^ _120_/_113_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.48 ^ _120_/_131_/A1 (sky130_fd_sc_hd__o41ai_1)
   0.19    1.67 v _120_/_131_/Y (sky130_fd_sc_hd__o41ai_1)
   0.00    1.67 v _120_/_134_/A2 (sky130_fd_sc_hd__a31o_1)
   0.27    1.94 v _120_/_134_/X (sky130_fd_sc_hd__a31o_1)
   0.00    1.94 v _120_/_135_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.20    2.14 ^ _120_/_135_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    2.14 ^ _120_/_136_/A2 (sky130_fd_sc_hd__o21ai_0)
   0.14    2.29 v _120_/_136_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    2.29 v _120_/_138_/C (sky130_fd_sc_hd__maj3_1)
   0.68    2.97 v _120_/_138_/X (sky130_fd_sc_hd__maj3_1)
   0.00    2.97 v _125_/A2 (sky130_fd_sc_hd__o21bai_1)
   0.95    3.92 ^ _125_/Y (sky130_fd_sc_hd__o21bai_1)
   0.00    3.92 ^ dpath.b_reg.out[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.92   data arrival time

   1.00    1.00   clock CLK (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.39    0.61   library setup time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -3.92   data arrival time
---------------------------------------------------------
          -3.31   slack (VIOLATED)


Cell type report for _120_ (ALU_16_BRENT_KUNG)
Cell type report:                       Count       Area
  Multi-Input combinational cell           92     658.13
  Total                                    92     658.13
Repair timing output passed/skipped equivalence test

=============================================
ALU_16_BRENT_KUNG -> ALU_16_KOGGE_STONE
=============================================
Successfully replaced hier module
[WARNING EST-0018] wire capacitance for corner default is zero. Use the set_wire_rc command to set wire resistance and capacitance.
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.38    0.38 v dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.38 v _120_/_158_/A (sky130_fd_sc_hd__xnor2_1)
   0.17    0.56 v _120_/_158_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00    0.56 v _120_/_160_/C (sky130_fd_sc_hd__maj3_1)
   0.41    0.96 v _120_/_160_/X (sky130_fd_sc_hd__maj3_1)
   0.00    0.96 v _120_/_163_/A1 (sky130_fd_sc_hd__o21ai_0)
   0.32    1.28 ^ _120_/_163_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.28 ^ _120_/_166_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.16    1.44 v _120_/_166_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.44 v _120_/_167_/A2 (sky130_fd_sc_hd__o21ai_0)
   0.25    1.69 ^ _120_/_167_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.69 ^ _120_/_205_/A1 (sky130_fd_sc_hd__a21o_1)
   0.63    2.32 ^ _120_/_205_/X (sky130_fd_sc_hd__a21o_1)
   0.00    2.32 ^ _125_/A2 (sky130_fd_sc_hd__o21bai_1)
   0.49    2.81 v _125_/Y (sky130_fd_sc_hd__o21bai_1)
   0.00    2.81 v dpath.b_reg.out[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           2.81   data arrival time

   1.00    1.00   clock CLK (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.38    0.62   library setup time
           0.62   data required time
---------------------------------------------------------
           0.62   data required time
          -2.81   data arrival time
---------------------------------------------------------
          -2.20   slack (VIOLATED)


Cell type report for _120_ (ALU_16_KOGGE_STONE)
Cell type report:                       Count       Area
  Inverter                                  2       7.51
  Multi-Input combinational cell          143     994.70
  Total                                   145    1002.21
Repair timing output passed/skipped equivalence test

=============================================
ALU_16_KOGGE_STONE -> ALU_16_SKLANSKY
=============================================
Successfully replaced hier module
[WARNING EST-0018] wire capacitance for corner default is zero. Use the set_wire_rc command to set wire resistance and capacitance.
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.38    0.38 v dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.38 v _120_/_116_/A (sky130_fd_sc_hd__xor2_1)
   0.23    0.62 ^ _120_/_116_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.62 ^ _120_/_118_/C (sky130_fd_sc_hd__maj3_1)
   0.24    0.86 ^ _120_/_118_/X (sky130_fd_sc_hd__maj3_1)
   0.00    0.86 ^ _120_/_120_/C (sky130_fd_sc_hd__maj3_1)
   0.22    1.08 ^ _120_/_120_/X (sky130_fd_sc_hd__maj3_1)
   0.00    1.08 ^ _120_/_129_/A1 (sky130_fd_sc_hd__a31o_1)
   0.21    1.28 ^ _120_/_129_/X (sky130_fd_sc_hd__a31o_1)
   0.00    1.28 ^ _120_/_147_/A1 (sky130_fd_sc_hd__a31o_1)
   0.28    1.56 ^ _120_/_147_/X (sky130_fd_sc_hd__a31o_1)
   0.00    1.56 ^ _120_/_152_/A1 (sky130_fd_sc_hd__a21boi_0)
   0.16    1.72 v _120_/_152_/Y (sky130_fd_sc_hd__a21boi_0)
   0.00    1.72 v _120_/_153_/A2 (sky130_fd_sc_hd__o21ai_0)
   1.84    3.56 ^ _120_/_153_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    3.56 ^ _125_/A2 (sky130_fd_sc_hd__o21bai_1)
   0.84    4.39 v _125_/Y (sky130_fd_sc_hd__o21bai_1)
   0.00    4.39 v dpath.b_reg.out[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           4.39   data arrival time

   1.00    1.00   clock CLK (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.47    0.53   library setup time
           0.53   data required time
---------------------------------------------------------
           0.53   data required time
          -4.39   data arrival time
---------------------------------------------------------
          -3.86   slack (VIOLATED)


Cell type report for _120_ (ALU_16_SKLANSKY)
Cell type report:                       Count       Area
  Inverter                                  3      11.26
  Multi-Input combinational cell           99     715.69
  Total                                   102     726.95
Repair timing output passed/skipped equivalence test

=============================================
ALU_16_SKLANSKY -> ALU_16_HAN_CARLSON
=============================================
Successfully replaced hier module
[WARNING EST-0018] wire capacitance for corner default is zero. Use the set_wire_rc command to set wire resistance and capacitance.
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.35    0.35 ^ dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.35 ^ _120_/_113_/A (sky130_fd_sc_hd__xor2_1)
   0.10    0.45 v _120_/_113_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.45 v _120_/_115_/C (sky130_fd_sc_hd__maj3_1)
   0.39    0.83 v _120_/_115_/X (sky130_fd_sc_hd__maj3_1)
   0.00    0.83 v _120_/_117_/C (sky130_fd_sc_hd__maj3_1)
   0.42    1.25 v _120_/_117_/X (sky130_fd_sc_hd__maj3_1)
   0.00    1.25 v _120_/_119_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.27    1.52 ^ _120_/_119_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.52 ^ _120_/_120_/A2 (sky130_fd_sc_hd__o21ai_0)
   0.18    1.71 v _120_/_120_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.71 v _120_/_151_/A (sky130_fd_sc_hd__nand2_1)
   0.09    1.79 ^ _120_/_151_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.79 ^ _120_/_158_/C1 (sky130_fd_sc_hd__o211ai_1)
   0.61    2.40 v _120_/_158_/Y (sky130_fd_sc_hd__o211ai_1)
   0.00    2.40 v _125_/A2 (sky130_fd_sc_hd__o21bai_1)
   1.11    3.51 ^ _125_/Y (sky130_fd_sc_hd__o21bai_1)
   0.00    3.51 ^ dpath.b_reg.out[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.51   data arrival time

   1.00    1.00   clock CLK (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.39    0.61   library setup time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -3.51   data arrival time
---------------------------------------------------------
          -2.90   slack (VIOLATED)


Cell type report for _120_ (ALU_16_HAN_CARLSON)
Cell type report:                       Count       Area
  Inverter                                  1       3.75
  Multi-Input combinational cell          106     746.97
  Total                                   107     750.72
Repair timing output passed/skipped equivalence test
