# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilog.sv"
S      8335 844424930295729  1740976792   716469800  1740976792   716469800 "/MYSTUFF/SV-Independent-Study/TestVerilog.sv"
T      5074 1407374883717401  1740976799   321677600  1740976799   321677600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3614 844424930296087  1740976799   305036900  1740976799   305036900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1740976799   521833000  1740976799   521833000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1740976799   290110100  1740976799   290110100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1740976799   275143800  1740976799   275143800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      4879 844424930296083  1740976799   240946200  1740976799   240946200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1740976799   257914000  1740976799   257914000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1740976799   465044800  1740976799   465044800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3412 844424930296102  1740976799   491837100  1740976799   491837100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T      9129 844424930296100  1740976799   465044800  1740976799   465044800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2084 844424930296091  1740976799   349766200  1740976799   349766200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1740976799   414649300  1740976799   414649300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1740976799   368736500  1740976799   368736500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     17830 844424930296099  1740976799   433165800  1740976799   433165800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9447 844424930296097  1740976799   394447500  1740976799   394447500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 844424930296093  1740976799   352618500  1740976799   352618500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1740976799   336811700  1740976799   336811700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1433 844424930296105  1740976799   532133200  1740976799   532133200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1740976799   538453200  1740976799   538453200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1740976799   497309200  1740976799   497309200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
