<stg><name>QIO_accel_hw<int></name>


<trans_list>

<trans id="621" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="5" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="54" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="62" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="87" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="130" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="131" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="132" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %seed_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %seed)

]]></Node>
<StgValue><ssdm name="seed_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:1  %current_val_0 = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="current_val_0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:2  %current_val_1 = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="current_val_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:3  %new_val = alloca [256 x i32], align 16

]]></Node>
<StgValue><ssdm name="new_val"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %rnd_input = shl i32 %seed_read, 14

]]></Node>
<StgValue><ssdm name="rnd_input"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i9 [ 0, %0 ], [ %i, %QIO_hw_loop1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln17 = icmp eq i9 %i_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln17, label %.preheader18.preheader, label %QIO_hw_loop1_begin

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="9">
<![CDATA[
QIO_hw_loop1_begin:3  %zext_ln18 = zext i9 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop1_begin:4  %init_val_addr = getelementptr [256 x i32]* %init_val, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="init_val_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
QIO_hw_loop1_begin:5  %init_val_load = load i32* %init_val_addr, align 4

]]></Node>
<StgValue><ssdm name="init_val_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="9">
<![CDATA[
QIO_hw_loop1_begin:6  %trunc_ln18 = trunc i9 %i_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop1_begin:10  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i_0, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
QIO_hw_loop1_begin:11  %icmp_ln18 = icmp eq i2 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
QIO_hw_loop1_begin:12  br i1 %icmp_ln18, label %branch12, label %branch13

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
QIO_hw_loop1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QIO_hw_loop1_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
QIO_hw_loop1_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
QIO_hw_loop1_begin:5  %init_val_load = load i32* %init_val_addr, align 4

]]></Node>
<StgValue><ssdm name="init_val_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
QIO_hw_loop1_begin:7  %zext_ln18_1 = zext i7 %trunc_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop1_begin:8  %current_val_0_addr = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="current_val_0_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop1_begin:9  %current_val_1_addr = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="current_val_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch13:0  store i32 %init_val_load, i32* %current_val_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %QIO_hw_loop1_end

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch12:0  store i32 %init_val_load, i32* %current_val_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %QIO_hw_loop1_end

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop1_end:0  %new_val_addr = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="new_val_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
QIO_hw_loop1_end:1  store i32 %init_val_load, i32* %new_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QIO_hw_loop1_end:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
QIO_hw_loop1_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.preheader18.preheader:0  %cost_old_1 = alloca float

]]></Node>
<StgValue><ssdm name="cost_old_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18.preheader:1  store float 1.000000e+09, float* %cost_old_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:2  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader18:0  %rnd_input_0 = phi i32 [ %rnd_out_3, %QIO_hw_loop2_end ], [ %rnd_input, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="rnd_input_0"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader18:1  %i1_0 = phi i14 [ %i_3, %QIO_hw_loop2_end ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader18:2  %icmp_ln22 = icmp eq i14 %i1_0, -6384

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader18:4  %i_3 = add i14 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:5  br i1 %icmp_ln22, label %.preheader.preheader, label %QIO_hw_loop2_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="33">
<![CDATA[
QIO_hw_loop2_begin:2  %rnd_out = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_input_0, i32 %seed_read)

]]></Node>
<StgValue><ssdm name="rnd_out"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="33" op_5_bw="32" op_6_bw="32">
<![CDATA[
QIO_hw_loop2_begin:25  %rnd_out_1 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out, i32 %seed_read)

]]></Node>
<StgValue><ssdm name="rnd_out_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="33" op_5_bw="32" op_6_bw="32">
<![CDATA[
QIO_hw_loop2_begin:49  %rnd_out_2 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_1, i32 %seed_read)

]]></Node>
<StgValue><ssdm name="rnd_out_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:3  %tmp = uitofp i32 %rnd_out to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:26  %tmp_6 = uitofp i32 %rnd_out_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:50  %tmp_9 = uitofp i32 %rnd_out_2 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="203" st_id="16" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="206" st_id="17" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="209" st_id="18" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:4  %tmp_3 = fmul double %tmp, 2.560000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="212" st_id="19" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="215" st_id="20" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:27  %tmp_7 = fmul double %tmp_6, 5.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:51  %tmp_s = fmul double %tmp_9, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="221" st_id="22" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="224" st_id="23" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="227" st_id="24" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="230" st_id="25" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="233" st_id="26" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="236" st_id="27" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="239" st_id="28" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="242" st_id="29" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="245" st_id="30" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="248" st_id="31" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="254" st_id="33" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="257" st_id="34" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="263" st_id="36" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="266" st_id="37" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="269" st_id="38" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="270" st_id="38" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="271" st_id="38" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="272" st_id="39" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="274" st_id="39" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="275" st_id="40" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="278" st_id="41" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="281" st_id="42" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="282" st_id="42" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="283" st_id="42" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="284" st_id="43" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="285" st_id="43" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="286" st_id="43" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="287" st_id="44" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="288" st_id="44" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="289" st_id="44" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="290" st_id="45" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="293" st_id="46" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="294" st_id="46" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="295" st_id="46" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="296" st_id="47" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="297" st_id="47" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="299" st_id="48" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="302" st_id="49" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:5  %x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:6  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="304" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:7  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="305" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="52" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:8  %tmp_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="306" st_id="49" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="307" st_id="49" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="308" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:11  %zext_ln502 = zext i11 %tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
QIO_hw_loop2_begin:12  %add_ln502 = add i12 -1023, %zext_ln502

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:13  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="311" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
QIO_hw_loop2_begin:14  %sub_ln1311 = sub i11 1023, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:15  %sext_ln1311 = sext i11 %sub_ln1311 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="313" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
QIO_hw_loop2_begin:16  %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="314" st_id="50" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="315" st_id="50" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="316" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
QIO_hw_loop2_begin:9  %mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="137" op_0_bw="54">
<![CDATA[
QIO_hw_loop2_begin:10  %zext_ln682 = zext i54 %mantissa_V to i137

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
QIO_hw_loop2_begin:17  %sext_ln1311_1 = sext i12 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="137" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:18  %zext_ln1287 = zext i32 %sext_ln1311_1 to i137

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:19  %zext_ln1285 = zext i32 %sext_ln1311_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1285"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
QIO_hw_loop2_begin:20  %r_V = lshr i54 %mantissa_V, %zext_ln1285

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="137" op_0_bw="54">
<![CDATA[
QIO_hw_loop2_begin:21  %zext_ln1287_3 = zext i54 %r_V to i137

]]></Node>
<StgValue><ssdm name="zext_ln1287_3"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
QIO_hw_loop2_begin:22  %r_V_1 = shl i137 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="137" op_0_bw="1" op_1_bw="137" op_2_bw="137">
<![CDATA[
QIO_hw_loop2_begin:23  %r_V_7 = select i1 %isNeg, i137 %zext_ln1287_3, i137 %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:24  %val_V = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:28  %x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:29  %p_Val2_5 = bitcast double %x_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:30  %tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="329" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:31  %tmp_V_3 = trunc i64 %p_Val2_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="330" st_id="51" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
QIO_hw_loop2_begin:52  %x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:53  %p_Val2_9 = bitcast double %x_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:54  %tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_9, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="64">
<![CDATA[
QIO_hw_loop2_begin:55  %tmp_V_5 = trunc i64 %p_Val2_9 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="334" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="25" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:75  %trunc_ln37_1 = call i25 @_ssdm_op_PartSelect.i25.i137.i32.i32(i137 %r_V_7, i32 60, i32 84)

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:76  %trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i137.i32.i32(i137 %r_V_7, i32 53, i32 59)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
QIO_hw_loop2_begin:77  %zext_ln37_1 = zext i7 %trunc_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop2_begin:78  %current_val_0_addr_1 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="current_val_0_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop2_begin:79  %current_val_1_addr_1 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="current_val_1_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
QIO_hw_loop2_begin:80  %icmp_ln37 = icmp eq i25 %trunc_ln37_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop2_begin:81  %current_val_0_load = load i32* %current_val_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop2_begin:82  %current_val_1_load = load i32* %current_val_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="342" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
QIO_hw_loop2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="343" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QIO_hw_loop2_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="344" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
QIO_hw_loop2_begin:32  %mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="345" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="137" op_0_bw="54">
<![CDATA[
QIO_hw_loop2_begin:33  %zext_ln682_1 = zext i54 %mantissa_V_1 to i137

]]></Node>
<StgValue><ssdm name="zext_ln682_1"/></StgValue>
</operation>

<operation id="346" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:34  %zext_ln502_1 = zext i11 %tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln502_1"/></StgValue>
</operation>

<operation id="347" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
QIO_hw_loop2_begin:35  %add_ln502_1 = add i12 -1023, %zext_ln502_1

]]></Node>
<StgValue><ssdm name="add_ln502_1"/></StgValue>
</operation>

<operation id="348" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:36  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="349" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
QIO_hw_loop2_begin:37  %sub_ln1311_1 = sub i11 1023, %tmp_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:38  %sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
QIO_hw_loop2_begin:39  %ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="12">
<![CDATA[
QIO_hw_loop2_begin:40  %sext_ln1311_3 = sext i12 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="137" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:41  %zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137

]]></Node>
<StgValue><ssdm name="zext_ln1287_1"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:42  %zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1285_1"/></StgValue>
</operation>

<operation id="355" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
QIO_hw_loop2_begin:43  %r_V_3 = lshr i54 %mantissa_V_1, %zext_ln1285_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="356" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
QIO_hw_loop2_begin:44  %r_V_4 = shl i137 %zext_ln682_1, %zext_ln1287_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="357" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:45  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_3, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1">
<![CDATA[
QIO_hw_loop2_begin:46  %zext_ln662 = zext i1 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="359" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:47  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_4, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="360" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:48  %val_V_1 = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="361" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
QIO_hw_loop2_begin:56  %mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="362" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="137" op_0_bw="54">
<![CDATA[
QIO_hw_loop2_begin:57  %zext_ln682_2 = zext i54 %mantissa_V_2 to i137

]]></Node>
<StgValue><ssdm name="zext_ln682_2"/></StgValue>
</operation>

<operation id="363" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:58  %zext_ln502_2 = zext i11 %tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln502_2"/></StgValue>
</operation>

<operation id="364" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
QIO_hw_loop2_begin:59  %add_ln502_2 = add i12 -1023, %zext_ln502_2

]]></Node>
<StgValue><ssdm name="add_ln502_2"/></StgValue>
</operation>

<operation id="365" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:60  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_2, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="366" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
QIO_hw_loop2_begin:61  %sub_ln1311_2 = sub i11 1023, %tmp_V_4

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="11">
<![CDATA[
QIO_hw_loop2_begin:62  %sext_ln1311_4 = sext i11 %sub_ln1311_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
QIO_hw_loop2_begin:63  %ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_4, i12 %add_ln502_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="369" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
QIO_hw_loop2_begin:64  %sext_ln1311_5 = sext i12 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="370" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="137" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:65  %zext_ln1287_2 = zext i32 %sext_ln1311_5 to i137

]]></Node>
<StgValue><ssdm name="zext_ln1287_2"/></StgValue>
</operation>

<operation id="371" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="54" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:66  %zext_ln1285_2 = zext i32 %sext_ln1311_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1285_2"/></StgValue>
</operation>

<operation id="372" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
QIO_hw_loop2_begin:67  %r_V_5 = lshr i54 %mantissa_V_2, %zext_ln1285_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="373" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
QIO_hw_loop2_begin:68  %r_V_6 = shl i137 %zext_ln682_2, %zext_ln1287_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="374" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:69  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_5, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="375" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1">
<![CDATA[
QIO_hw_loop2_begin:70  %zext_ln662_1 = zext i1 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="376" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop2_begin:71  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_6, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="377" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:72  %val_V_2 = select i1 %isNeg_2, i32 %zext_ln662_1, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="378" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
QIO_hw_loop2_begin:73  %icmp_ln36 = icmp eq i32 %val_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="379" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
QIO_hw_loop2_begin:74  %zext_ln37 = zext i32 %val_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="380" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop2_begin:81  %current_val_0_load = load i32* %current_val_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load"/></StgValue>
</operation>

<operation id="381" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop2_begin:82  %current_val_1_load = load i32* %current_val_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load"/></StgValue>
</operation>

<operation id="382" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_begin:83  %select_ln37 = select i1 %icmp_ln37, i32 %current_val_0_load, i32 %current_val_1_load

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
QIO_hw_loop2_begin:84  br i1 %icmp_ln36, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="384" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln40 = sub i32 %select_ln37, %val_V_1

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="385" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %new_val_addr_2 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="new_val_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 %sub_ln40, i32* %new_val_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="387" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="388" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln37 = add i32 %select_ln37, %val_V_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="389" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %new_val_addr_1 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="new_val_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 %add_ln37, i32* %new_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="391" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="392" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="393" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %cost_old = phi float [ 0.000000e+00, %4 ], [ %cost_new2_1_0, %QIO_loop1_end ]

]]></Node>
<StgValue><ssdm name="cost_old"/></StgValue>
</operation>

<operation id="394" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %i3_0 = phi i9 [ 0, %4 ], [ %i_2, %QIO_loop1_end ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="395" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln47 = icmp eq i9 %i3_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="397" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_2 = add i9 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="398" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln47, label %7, label %QIO_loop1_begin

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="399" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="9">
<![CDATA[
QIO_loop1_begin:2  %trunc_ln48 = trunc i9 %i3_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="400" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="7">
<![CDATA[
QIO_loop1_begin:3  %zext_ln48 = zext i7 %trunc_ln48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="401" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_loop1_begin:6  %current_val_0_addr_3 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="current_val_0_addr_3"/></StgValue>
</operation>

<operation id="402" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_loop1_begin:7  %current_val_1_addr_3 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="current_val_1_addr_3"/></StgValue>
</operation>

<operation id="403" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_loop1_begin:8  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i3_0, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="404" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
QIO_loop1_begin:9  %icmp_ln48 = icmp eq i2 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="405" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
QIO_loop1_begin:10  %current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_2"/></StgValue>
</operation>

<operation id="406" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
QIO_loop1_begin:11  %current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="407" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
QIO_loop1_begin:10  %current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_2"/></StgValue>
</operation>

<operation id="408" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
QIO_loop1_begin:11  %current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_2"/></StgValue>
</operation>

<operation id="409" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
QIO_loop1_begin:12  %current_val_cash = select i1 %icmp_ln48, i32 %current_val_0_load_2, i32 %current_val_1_load_2

]]></Node>
<StgValue><ssdm name="current_val_cash"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="410" st_id="56" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="411" st_id="57" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="412" st_id="58" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="413" st_id="59" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="414" st_id="60" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="415" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
QIO_loop1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QIO_loop1_begin:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
QIO_loop1_begin:4  %tmp_22 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln48, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="15">
<![CDATA[
QIO_loop1_begin:5  %zext_ln48_1 = zext i15 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="419" st_id="61" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
QIO_loop1_begin:13  %tmp_12 = sitofp i32 %current_val_cash to float

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="420" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
QIO_loop1_begin:14  br label %6

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="421" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %cost_new2_1_0 = phi float [ %cost_old, %QIO_loop1_begin ], [ %cost_new_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="cost_new2_1_0"/></StgValue>
</operation>

<operation id="422" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i9 [ 0, %QIO_loop1_begin ], [ %add_ln50, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="423" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="424" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln50 = icmp eq i9 %j_0_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="425" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln50, label %QIO_loop1_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="426" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="9">
<![CDATA[
_ifconv:6  %trunc_ln51 = trunc i9 %j_0_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="427" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:7  %zext_ln51_1 = zext i7 %trunc_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="428" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %current_val_0_addr_4 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="current_val_0_addr_4"/></StgValue>
</operation>

<operation id="429" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %current_val_1_addr_4 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="current_val_1_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:12  %current_val_0_load_3 = load i32* %current_val_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="current_val_0_load_3"/></StgValue>
</operation>

<operation id="431" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:13  %current_val_1_load_3 = load i32* %current_val_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="current_val_1_load_3"/></StgValue>
</operation>

<operation id="432" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:28  %or_ln51 = or i7 %trunc_ln51, 1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="433" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:29  %zext_ln51_3 = zext i7 %or_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="434" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %current_val_0_addr_5 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="current_val_0_addr_5"/></StgValue>
</operation>

<operation id="435" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31  %current_val_1_addr_5 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="current_val_1_addr_5"/></StgValue>
</operation>

<operation id="436" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:32  %current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_4"/></StgValue>
</operation>

<operation id="437" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:33  %current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_4"/></StgValue>
</operation>

<operation id="438" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QIO_loop1_end:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="439" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
QIO_loop1_end:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="440" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="9">
<![CDATA[
_ifconv:1  %zext_ln51 = zext i9 %j_0_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="441" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2  %add_ln51 = add i16 %zext_ln51, %zext_ln48_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="442" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %j_0_0, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="443" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:11  %icmp_ln51 = icmp eq i2 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="444" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:12  %current_val_0_load_3 = load i32* %current_val_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="current_val_0_load_3"/></StgValue>
</operation>

<operation id="445" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:13  %current_val_1_load_3 = load i32* %current_val_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="current_val_1_load_3"/></StgValue>
</operation>

<operation id="446" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %select_ln51 = select i1 %icmp_ln51, i32 %current_val_0_load_3, i32 %current_val_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="447" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:22  %empty_42 = trunc i9 %j_0_0 to i8

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="448" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:32  %current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_4"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:33  %current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_4"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %select_ln51_1 = select i1 %icmp_ln51, i32 %current_val_0_load_4, i32 %current_val_1_load_4

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="451" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:42  %add_ln50 = add i9 2, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="452" st_id="64" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="453" st_id="64" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="454" st_id="65" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="455" st_id="65" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="456" st_id="66" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="457" st_id="66" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="458" st_id="67" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="459" st_id="67" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="460" st_id="68" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="461" st_id="68" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="462" st_id="69" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_16 = sitofp i32 %select_ln51 to float

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="463" st_id="69" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_13_1 = sitofp i32 %select_ln51_1 to float

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="464" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_17 = fmul float %tmp_12, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="465" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_14_1 = fmul float %tmp_12, %tmp_13_1

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="466" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_17 = fmul float %tmp_12, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="467" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_14_1 = fmul float %tmp_12, %tmp_13_1

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="468" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:3  %zext_ln51_2 = zext i16 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="469" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %coef_list_0_addr = getelementptr [32768 x float]* %coef_list_0, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="coef_list_0_addr"/></StgValue>
</operation>

<operation id="470" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %coef_list_1_addr = getelementptr [32768 x float]* %coef_list_1, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="coef_list_1_addr"/></StgValue>
</operation>

<operation id="471" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_17 = fmul float %tmp_12, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="472" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:17  %coef_list_0_load = load float* %coef_list_0_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_list_0_load"/></StgValue>
</operation>

<operation id="473" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:18  %coef_list_1_load = load float* %coef_list_1_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_list_1_load"/></StgValue>
</operation>

<operation id="474" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %or_ln50 = or i8 %empty_42, 1

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="475" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ifconv:24  %tmp_23 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln48, i8 %or_ln50)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="476" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:25  %zext_ln51_4 = zext i15 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="477" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %coef_list_0_addr_1 = getelementptr [32768 x float]* %coef_list_0, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="coef_list_0_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %coef_list_1_addr_1 = getelementptr [32768 x float]* %coef_list_1, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="coef_list_1_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_14_1 = fmul float %tmp_12, %tmp_13_1

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="480" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:37  %coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coef_list_0_load_1"/></StgValue>
</operation>

<operation id="481" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:38  %coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coef_list_1_load_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="482" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_17 = fmul float %tmp_12, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="483" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:17  %coef_list_0_load = load float* %coef_list_0_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_list_0_load"/></StgValue>
</operation>

<operation id="484" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:18  %coef_list_1_load = load float* %coef_list_1_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_list_1_load"/></StgValue>
</operation>

<operation id="485" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %select_ln48 = select i1 %icmp_ln48, float %coef_list_0_load, float %coef_list_1_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="486" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_14_1 = fmul float %tmp_12, %tmp_13_1

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="487" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:37  %coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coef_list_0_load_1"/></StgValue>
</operation>

<operation id="488" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:38  %coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coef_list_1_load_1"/></StgValue>
</operation>

<operation id="489" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %select_ln48_1 = select i1 %icmp_ln48, float %coef_list_0_load_1, float %coef_list_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="490" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_18 = fmul float %tmp_17, %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="491" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="492" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_18 = fmul float %tmp_17, %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="493" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="494" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_18 = fmul float %tmp_17, %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="495" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="496" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_18 = fmul float %tmp_17, %select_ln48

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="497" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="498" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %cost_new = fadd float %cost_new2_1_0, %tmp_18

]]></Node>
<StgValue><ssdm name="cost_new"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="499" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %cost_new = fadd float %cost_new2_1_0, %tmp_18

]]></Node>
<StgValue><ssdm name="cost_new"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="500" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %cost_new = fadd float %cost_new2_1_0, %tmp_18

]]></Node>
<StgValue><ssdm name="cost_new"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="501" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %cost_new = fadd float %cost_new2_1_0, %tmp_18

]]></Node>
<StgValue><ssdm name="cost_new"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="502" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %cost_new = fadd float %cost_new2_1_0, %tmp_18

]]></Node>
<StgValue><ssdm name="cost_new"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="503" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %cost_new_1 = fadd float %cost_new, %tmp_15_1

]]></Node>
<StgValue><ssdm name="cost_new_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="504" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %cost_new_1 = fadd float %cost_new, %tmp_15_1

]]></Node>
<StgValue><ssdm name="cost_new_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="505" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %cost_new_1 = fadd float %cost_new, %tmp_15_1

]]></Node>
<StgValue><ssdm name="cost_new_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="506" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %cost_new_1 = fadd float %cost_new, %tmp_15_1

]]></Node>
<StgValue><ssdm name="cost_new_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="507" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="508" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %cost_new_1 = fadd float %cost_new, %tmp_15_1

]]></Node>
<StgValue><ssdm name="cost_new_1"/></StgValue>
</operation>

<operation id="509" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:43  br label %6

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="510" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="33" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
:1  %rnd_out_3 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_2, i32 %seed_read)

]]></Node>
<StgValue><ssdm name="rnd_out_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="511" st_id="89" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="512" st_id="90" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="513" st_id="91" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="514" st_id="92" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="515" st_id="93" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="516" st_id="94" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2 = uitofp i32 %rnd_out_3 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="517" st_id="95" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="518" st_id="96" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="519" st_id="97" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="520" st_id="98" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="521" st_id="99" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="522" st_id="100" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="523" st_id="101" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="524" st_id="102" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="525" st_id="103" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="526" st_id="104" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="527" st_id="105" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="528" st_id="106" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="529" st_id="107" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="530" st_id="108" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="531" st_id="109" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="532" st_id="110" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="533" st_id="111" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="534" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cost_old_1_load = load float* %cost_old_1

]]></Node>
<StgValue><ssdm name="cost_old_1_load"/></StgValue>
</operation>

<operation id="535" st_id="112" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="536" st_id="112" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="537" st_id="113" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="538" st_id="113" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="539" st_id="114" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="540" st_id="114" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="541" st_id="115" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="542" st_id="115" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="543" st_id="116" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="544" st_id="116" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="545" st_id="117" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="546" st_id="117" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="547" st_id="118" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="548" st_id="118" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="549" st_id="119" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="550" st_id="119" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="551" st_id="120" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="552" st_id="120" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="553" st_id="121" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="554" st_id="121" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="555" st_id="122" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="556" st_id="122" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="557" st_id="123" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="558" st_id="123" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="559" st_id="124" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="560" st_id="124" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="561" st_id="125" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="562" st_id="125" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="563" st_id="126" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
:4  %random = fptrunc double %tmp_5 to float

]]></Node>
<StgValue><ssdm name="random"/></StgValue>
</operation>

<operation id="564" st_id="126" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="565" st_id="127" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
:4  %random = fptrunc double %tmp_5 to float

]]></Node>
<StgValue><ssdm name="random"/></StgValue>
</operation>

<operation id="566" st_id="127" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_10 = fdiv float %cost_old, %cost_old_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="567" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln58 = bitcast float %random to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln58"/></StgValue>
</operation>

<operation id="568" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="569" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln58 = trunc i32 %bitcast_ln58 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="570" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:9  %bitcast_ln58_1 = bitcast float %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln58_1"/></StgValue>
</operation>

<operation id="571" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="572" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="32">
<![CDATA[
:11  %trunc_ln58_1 = trunc i32 %bitcast_ln58_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="573" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %icmp_ln58 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="574" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %icmp_ln58_1 = icmp eq i23 %trunc_ln58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="575" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %icmp_ln58_2 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln58_2"/></StgValue>
</operation>

<operation id="576" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %icmp_ln58_3 = icmp eq i23 %trunc_ln58_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_3"/></StgValue>
</operation>

<operation id="577" st_id="128" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_14 = fcmp ole float %random, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="578" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_ln58 = or i1 %icmp_ln58_1, %icmp_ln58

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="579" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_ln58_1 = or i1 %icmp_ln58_3, %icmp_ln58_2

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="580" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %and_ln58 = and i1 %or_ln58, %or_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="581" st_id="129" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_14 = fcmp ole float %random, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="582" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %and_ln58_1 = and i1 %and_ln58, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="583" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %and_ln58_1, label %8, label %QIO_hw_loop2_end

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="584" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %new_val_addr_3 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="new_val_addr_3"/></StgValue>
</operation>

<operation id="585" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
:1  %new_val_load = load i32* %new_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="new_val_load"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="586" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
:1  %new_val_load = load i32* %new_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="new_val_load"/></StgValue>
</operation>

<operation id="587" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln37, label %branch8, label %branch9

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="588" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch9:0  store i32 %new_val_load, i32* %current_val_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="589" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="590" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch8:0  store i32 %new_val_load, i32* %current_val_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="591" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="592" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:0  store float %cost_old, float* %cost_old_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="593" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %QIO_hw_loop2_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="594" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QIO_hw_loop2_end:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="595" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
QIO_hw_loop2_end:1  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="596" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %i4_0 = phi i9 [ %i_1, %QIO_hw_loop3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="597" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %icmp_ln64 = icmp eq i9 %i4_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="598" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="599" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i_1 = add i9 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="600" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln64, label %10, label %QIO_hw_loop3

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="601" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="9">
<![CDATA[
QIO_hw_loop3:4  %trunc_ln66 = trunc i9 %i4_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="602" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="7">
<![CDATA[
QIO_hw_loop3:5  %zext_ln66_1 = zext i7 %trunc_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="603" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop3:6  %current_val_0_addr_2 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="current_val_0_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop3:7  %current_val_1_addr_2 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="current_val_1_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop3:10  %current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_1"/></StgValue>
</operation>

<operation id="606" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop3:11  %current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="607" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
QIO_hw_loop3:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="608" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QIO_hw_loop3:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="609" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
QIO_hw_loop3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="610" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="9">
<![CDATA[
QIO_hw_loop3:3  %zext_ln66 = zext i9 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="611" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
QIO_hw_loop3:8  %tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i4_0, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="612" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
QIO_hw_loop3:9  %icmp_ln66 = icmp eq i2 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="613" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop3:10  %current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="current_val_0_load_1"/></StgValue>
</operation>

<operation id="614" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="7">
<![CDATA[
QIO_hw_loop3:11  %current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="current_val_1_load_1"/></StgValue>
</operation>

<operation id="615" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
QIO_hw_loop3:12  %select_ln66 = select i1 %icmp_ln66, i32 %current_val_0_load_1, i32 %current_val_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="616" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
QIO_hw_loop3:13  %final_val_addr = getelementptr [256 x i32]* %final_val, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="final_val_addr"/></StgValue>
</operation>

<operation id="617" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
QIO_hw_loop3:14  store i32 %select_ln66, i32* %final_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="618" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QIO_hw_loop3:15  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="619" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
QIO_hw_loop3:16  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="620" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
