<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v</a>
defines: 
time_elapsed: 0.676s
ram usage: 32704 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpxv7rgcip/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>: Compile module &#34;work@tlu_addern_32&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>: Implicit port type (wire) for &#34;sum&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>: Top level module &#34;work@tlu_addern_32&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpxv7rgcip/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_tlu_addern_32
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpxv7rgcip/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpxv7rgcip/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tlu_addern_32)
 |vpiName:work@tlu_addern_32
 |uhdmallPackages:
 \_package: builtin, parent:work@tlu_addern_32
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@tlu_addern_32, file:<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v</a>, line:35, parent:work@tlu_addern_32
   |vpiDefName:work@tlu_addern_32
   |vpiFullName:work@tlu_addern_32
   |vpiPort:
   \_port: (din), line:35
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:35
         |vpiName:din
         |vpiFullName:work@tlu_addern_32.din
   |vpiPort:
   \_port: (incr), line:35
     |vpiName:incr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (incr), line:35
         |vpiName:incr
         |vpiFullName:work@tlu_addern_32.incr
   |vpiPort:
   \_port: (sum), line:35
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:35
         |vpiName:sum
         |vpiFullName:work@tlu_addern_32.sum
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_operation: , line:51
       |vpiOpType:24
       |vpiOperand:
       \_part_select: , line:51, parent:din
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (din)
         |vpiLeftRange:
         \_operation: , line:51
           |vpiOpType:11
           |vpiOperand:
           \_ref_obj: (ADDER_DATA_WIDTH), line:51
             |vpiName:ADDER_DATA_WIDTH
           |vpiOperand:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiRightRange:
         \_constant: , line:51
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:51
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:51
           |vpiOpType:34
           |vpiOperand:
           \_ref_obj: (UPPER_DATA_WIDTH), line:51
             |vpiName:UPPER_DATA_WIDTH
             |vpiFullName:work@tlu_addern_32.UPPER_DATA_WIDTH
           |vpiOperand:
           \_operation: 
             |vpiOpType:33
             |vpiOperand:
             \_constant: , line:51
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
         |vpiOperand:
         \_part_select: , line:51, parent:incr
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (incr)
           |vpiLeftRange:
           \_operation: , line:51
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (INCR_DATA_WIDTH), line:51
               |vpiName:INCR_DATA_WIDTH
               |vpiFullName:work@tlu_addern_32.INCR_DATA_WIDTH
             |vpiOperand:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_part_select: , line:50, parent:sum
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (sum)
       |vpiLeftRange:
       \_operation: , line:50
         |vpiOpType:11
         |vpiOperand:
         \_ref_obj: (ADDER_DATA_WIDTH), line:50
           |vpiName:ADDER_DATA_WIDTH
         |vpiOperand:
         \_constant: , line:50
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiRightRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (din), line:35
   |vpiNet:
   \_logic_net: (incr), line:35
   |vpiNet:
   \_logic_net: (sum), line:35
   |vpiParamAssign:
   \_param_assign: , line:38
     |vpiRhs:
     \_constant: , line:38
       |vpiConstType:7
       |vpiDecompile:33
       |vpiSize:32
       |INT:33
     |vpiLhs:
     \_parameter: (ADDER_DATA_WIDTH), line:38
       |vpiName:ADDER_DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:39
     |vpiRhs:
     \_constant: , line:39
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (INCR_DATA_WIDTH), line:39
       |vpiName:INCR_DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:40
     |vpiRhs:
     \_constant: , line:40
       |vpiDecompile:32
       |INT:32
     |vpiLhs:
     \_parameter: (UPPER_DATA_WIDTH), line:40
       |vpiName:UPPER_DATA_WIDTH
   |vpiParameter:
   \_parameter: (ADDER_DATA_WIDTH), line:38
   |vpiParameter:
   \_parameter: (INCR_DATA_WIDTH), line:39
   |vpiParameter:
   \_parameter: (UPPER_DATA_WIDTH), line:40
 |uhdmtopModules:
 \_module: work@tlu_addern_32 (work@tlu_addern_32), file:<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v</a>, line:35
   |vpiDefName:work@tlu_addern_32
   |vpiName:work@tlu_addern_32
   |vpiPort:
   \_port: (din), line:35, parent:work@tlu_addern_32
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:35, parent:work@tlu_addern_32
         |vpiName:din
         |vpiFullName:work@tlu_addern_32.din
         |vpiRange:
         \_range: , line:42
           |vpiLeftRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
           |vpiRightRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (incr), line:35, parent:work@tlu_addern_32
     |vpiName:incr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (incr), line:35, parent:work@tlu_addern_32
         |vpiName:incr
         |vpiFullName:work@tlu_addern_32.incr
         |vpiRange:
         \_range: , line:43
           |vpiLeftRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiRightRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sum), line:35, parent:work@tlu_addern_32
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:35, parent:work@tlu_addern_32
         |vpiName:sum
         |vpiFullName:work@tlu_addern_32.sum
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (din), line:35, parent:work@tlu_addern_32
   |vpiNet:
   \_logic_net: (incr), line:35, parent:work@tlu_addern_32
   |vpiNet:
   \_logic_net: (sum), line:35, parent:work@tlu_addern_32
   |vpiParameter:
   \_parameter: (ADDER_DATA_WIDTH), line:38
     |vpiName:ADDER_DATA_WIDTH
     |INT:33
   |vpiParameter:
   \_parameter: (INCR_DATA_WIDTH), line:39
     |vpiName:INCR_DATA_WIDTH
     |INT:1
   |vpiParameter:
   \_parameter: (UPPER_DATA_WIDTH), line:40
     |vpiName:UPPER_DATA_WIDTH
     |INT:32
Object: \work_tlu_addern_32 of type 3000
Object: \work_tlu_addern_32 of type 32
Object: \din of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \incr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sum of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ADDER_DATA_WIDTH of type 41
Object: \INCR_DATA_WIDTH of type 41
Object: \UPPER_DATA_WIDTH of type 41
Object: \din of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \incr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sum of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_tlu_addern_32 of type 32
Object: \din of type 44
Object: \incr of type 44
Object: \sum of type 44
Object:  of type 8
Object:  of type 42
Object: \sum of type 608
Object:  of type 39
Object: \ADDER_DATA_WIDTH of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \din of type 608
Object:  of type 39
Object: \ADDER_DATA_WIDTH of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \UPPER_DATA_WIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 42
Object: \incr of type 608
Object:  of type 39
Object: \INCR_DATA_WIDTH of type 608
Object:  of type 7
Object:  of type 7
Object: \ADDER_DATA_WIDTH of type 41
Object: \INCR_DATA_WIDTH of type 41
Object: \UPPER_DATA_WIDTH of type 41
Object:  of type 40
Object: \ADDER_DATA_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \INCR_DATA_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \UPPER_DATA_WIDTH of type 41
Object:  of type 7
Object: \din of type 36
Object: \incr of type 36
Object: \sum of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_tlu_addern_32&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a972d0] str=&#39;\work_tlu_addern_32&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a97570] str=&#39;\din&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97840]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97d60] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97fb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a98160] str=&#39;\incr&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a98280]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a985c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a98770] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a98430] str=&#39;\sum&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98920]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98c40] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98df0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-38" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:38</a>.0-38.0&gt; [0x2aad7b0] str=&#39;\ADDER_DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-38" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:38</a>.0-38.0&gt; [0x2aad360] bits=&#39;00000000000000000000000000100001&#39;(32) range=[31:0] int=33
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-39" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:39</a>.0-39.0&gt; [0x2aad480] str=&#39;\INCR_DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-39" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:39</a>.0-39.0&gt; [0x2aad640] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:40</a>.0-40.0&gt; [0x2ab0530] str=&#39;\UPPER_DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:40</a>.0-40.0&gt; [0x2ab09e0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aad9b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aade50] str=&#39;\sum&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aadb10]
            AST_SUB &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae230]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae350] str=&#39;\ADDER_DATA_WIDTH&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae5e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae790] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aae4c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aae900] str=&#39;\din&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaeab0]
              AST_SUB &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaec40]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaee20] str=&#39;\ADDER_DATA_WIDTH&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf2f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf4a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf1b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aafc30] str=&#39;\incr&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaffa0]
                AST_SUB &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0110]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0280] str=&#39;\INCR_DATA_WIDTH&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0670] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0820] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf610]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf7e0] str=&#39;\UPPER_DATA_WIDTH&#39;
              AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2aaf9c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aafdc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\sum&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a972d0] str=&#39;\work_tlu_addern_32&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a97570] str=&#39;\din&#39; input basic_prep port=1 range=[32:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97840] basic_prep range=[32:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97d60] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-42" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:42</a>.0-42.0&gt; [0x2a97fb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a98160] str=&#39;\incr&#39; input basic_prep port=2 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a98280] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a985c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:43</a>.0-43.0&gt; [0x2a98770] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&gt; [0x2a98430] str=&#39;\sum&#39; output reg basic_prep port=3 range=[32:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98920] basic_prep range=[32:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98c40] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-44" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:44</a>.0-44.0&gt; [0x2a98df0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-38" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:38</a>.0-38.0&gt; [0x2aad7b0] str=&#39;\ADDER_DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-38" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:38</a>.0-38.0&gt; [0x2aad360] bits=&#39;00000000000000000000000000100001&#39;(32) basic_prep range=[31:0] int=33
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-39" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:39</a>.0-39.0&gt; [0x2aad480] str=&#39;\INCR_DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-39" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:39</a>.0-39.0&gt; [0x2aad640] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:40</a>.0-40.0&gt; [0x2ab0530] str=&#39;\UPPER_DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:40</a>.0-40.0&gt; [0x2ab09e0] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aad9b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aade50 -&gt; 0x2a98430] str=&#39;\sum&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aadb10] basic_prep range=[32:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae230] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-50" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:50</a>.0-50.0&gt; [0x2aae790] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aae4c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aae900 -&gt; 0x2a97570] str=&#39;\din&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaeab0] basic_prep range=[32:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaec40] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf4a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf1b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aafc30 -&gt; 0x2a98160] str=&#39;\incr&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaffa0] basic_prep range=[0:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0110] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2ab0820] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&gt; [0x2aaf610] bits=&#39;0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(1024) basic_prep range=[1023:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_tlu_addern_32

2.2. Analyzing design hierarchy..
Top module:  \work_tlu_addern_32
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_tlu_addern_32..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_tlu_addern_32 ===

   Number of wires:                  4
   Number of wire bits:           1092
   Number of public wires:           3
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_tlu_addern_32..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_tlu_addern_32&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;ADDER_DATA_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
        &#34;INCR_DATA_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;UPPER_DATA_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
      },
      &#34;ports&#34;: {
        &#34;din&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        &#34;incr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 35 ]
        },
        &#34;sum&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000010000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000010000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            &#34;B&#34;: [ 35, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&#34;
          }
        },
        &#34;din&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34;
          }
        },
        &#34;incr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34;
          }
        },
        &#34;sum&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_tlu_addern_32&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_tlu_addern_32(din, incr, sum);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&#34; *)
  wire [1024:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34; *)
  input [32:0] din;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34; *)
  input incr;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-35" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:35</a>.0-35.0&#34; *)
  output [32:0] sum;
  assign _0_ = 1025&#39;(din) + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/tlu_addern_32.v.html#l-51" target="file-frame">third_party/tests/utd-sv/tlu_addern_32.v:51</a>.0-51.0&#34; *) { 1024&#39;h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, incr };
  assign sum = _0_[32:0];
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 3b9e4f838a, CPU: user 0.03s system 0.00s, MEM: 16.17 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 85% 2x check (0 sec), 14% 2x read_uhdm (0 sec), ...

</pre>
</body>