Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 21 15:01:56 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: tx/clk_div/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 79 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.788        0.000                      0                  216        0.051        0.000                      0                  216        1.250        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 2.500}        5.000           200.000         
sys_clk_pin  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.788        0.000                      0                  216        0.086        0.000                      0                  216        1.250        0.000                       0                    80  
sys_clk_pin         5.788        0.000                      0                  216        0.086        0.000                      0                  216        3.750        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.788        0.000                      0                  216        0.051        0.000                      0                  216  
clk           sys_clk_pin         0.788        0.000                      0                  216        0.051        0.000                      0                  216  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.084ns (27.923%)  route 2.798ns (72.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 f  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.150     8.676 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.529     9.205    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    10.024    rx/rx/CLK
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.270     9.993    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.182ns (29.312%)  route 2.850ns (70.688%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.581     9.231    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  rx/rx/sample_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.355    rx/rx/sample_count[1]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029    10.291    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.182ns (29.334%)  route 2.847ns (70.666%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.578     9.228    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.352 r  rx/rx/sample_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.352    rx/rx/sample_count[2]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.031    10.293    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.182ns (29.228%)  route 2.862ns (70.772%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.592     9.243    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  rx/rx/sample_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    rx/rx/sample_count[9]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    10.341    rx/rx/sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.182ns (29.300%)  route 2.852ns (70.700%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.582     9.233    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  rx/rx/sample_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.357    rx/rx/sample_count[8]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    10.341    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.182ns (29.892%)  route 2.772ns (70.108%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.503     9.153    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  rx/rx/sample_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.277    rx/rx/sample_count[12]_i_1__0_n_0
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031    10.293    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.182ns (29.809%)  route 2.783ns (70.191%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.514     9.164    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  rx/rx/sample_count[13]_i_2/O
                         net (fo=1, routed)           0.000     9.288    rx/rx/sample_count[13]_i_2_n_0
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/C
                         clock pessimism              0.300    10.323    
                         clock uncertainty           -0.035    10.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029    10.316    rx/rx/sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.840    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.840    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X3Y88     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X5Y86     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X3Y87     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X3Y87     enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X6Y83     ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X6Y83     ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X6Y83     ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X6Y83     ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X6Y83     ram/doutb_internal_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         2.500       1.250      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.084ns (27.923%)  route 2.798ns (72.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 f  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.150     8.676 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.529     9.205    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    rx/rx/CLK
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.270    14.993    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.182ns (29.312%)  route 2.850ns (70.688%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.581     9.231    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  rx/rx/sample_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.355    rx/rx/sample_count[1]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029    15.291    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.182ns (29.334%)  route 2.847ns (70.666%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.578     9.228    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.352 r  rx/rx/sample_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.352    rx/rx/sample_count[2]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.182ns (29.228%)  route 2.862ns (70.772%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.592     9.243    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  rx/rx/sample_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    rx/rx/sample_count[9]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    rx/rx/sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.182ns (29.300%)  route 2.852ns (70.700%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.582     9.233    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  rx/rx/sample_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.357    rx/rx/sample_count[8]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.182ns (29.892%)  route 2.772ns (70.108%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.503     9.153    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  rx/rx/sample_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.277    rx/rx/sample_count[12]_i_1__0_n_0
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031    15.293    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.182ns (29.809%)  route 2.783ns (70.191%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.514     9.164    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  rx/rx/sample_count[13]_i_2/O
                         net (fo=1, routed)           0.000     9.288    rx/rx/sample_count[13]_i_2_n_0
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029    15.316    rx/rx/sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    ram/ram_dp_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.840    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.840    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y86     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     ram/doutb_internal_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     ram/ram_dp_reg_0_31_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.084ns (27.923%)  route 2.798ns (72.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 f  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.150     8.676 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.529     9.205    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    10.024    rx/rx/CLK
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.270     9.993    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.182ns (29.312%)  route 2.850ns (70.688%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.581     9.231    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  rx/rx/sample_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.355    rx/rx/sample_count[1]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029    10.291    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.182ns (29.334%)  route 2.847ns (70.666%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.578     9.228    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.352 r  rx/rx/sample_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.352    rx/rx/sample_count[2]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.031    10.293    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.182ns (29.228%)  route 2.862ns (70.772%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.592     9.243    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.367 r  rx/rx/sample_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    rx/rx/sample_count[9]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    10.341    rx/rx/sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.182ns (29.300%)  route 2.852ns (70.700%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.582     9.233    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  rx/rx/sample_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.357    rx/rx/sample_count[8]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    10.341    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.182ns (29.892%)  route 2.772ns (70.108%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.503     9.153    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  rx/rx/sample_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.277    rx/rx/sample_count[12]_i_1__0_n_0
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031    10.293    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.182ns (29.809%)  route 2.783ns (70.191%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981     6.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497     7.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791     8.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.514     9.164    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  rx/rx/sample_count[13]_i_2/O
                         net (fo=1, routed)           0.000     9.288    rx/rx/sample_count[13]_i_2_n_0
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    10.023    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/C
                         clock pessimism              0.300    10.323    
                         clock uncertainty           -0.035    10.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029    10.316    rx/rx/sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720     5.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066     6.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294     7.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     7.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825     8.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609     9.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    10.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/C
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    10.039    rx/rx/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.882ns  (logic 1.084ns (27.923%)  route 2.798ns (72.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 r  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 f  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.150    13.676 r  rx/rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.529    14.205    rx/rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.601    15.024    rx/rx/CLK
    SLICE_X0Y87          FDRE                                         r  rx/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.270    14.993    rx/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        4.032ns  (logic 1.182ns (29.312%)  route 2.850ns (70.688%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.581    14.231    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124    14.355 r  rx/rx/sample_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.355    rx/rx/sample_count[1]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.029    15.291    rx/rx/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        4.029ns  (logic 1.182ns (29.334%)  route 2.847ns (70.666%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.578    14.228    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124    14.352 r  rx/rx/sample_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.352    rx/rx/sample_count[2]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/rx/sample_count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    rx/rx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        4.044ns  (logic 1.182ns (29.228%)  route 2.862ns (70.772%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.592    14.243    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.367 r  rx/rx/sample_count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    14.367    rx/rx/sample_count[9]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    rx/rx/sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        4.034ns  (logic 1.182ns (29.300%)  route 2.852ns (70.700%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.582    14.233    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.357 r  rx/rx/sample_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    14.357    rx/rx/sample_count[8]_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X2Y86          FDRE                                         r  rx/rx/sample_count_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    rx/rx/sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.954ns  (logic 1.182ns (29.892%)  route 2.772ns (70.108%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.503    14.153    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.277 r  rx/rx/sample_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000    14.277    rx/rx/sample_count[12]_i_1__0_n_0
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X3Y86          FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031    15.293    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.965ns  (logic 1.182ns (29.809%)  route 2.783ns (70.191%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456    10.779 f  rx/rx/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.981    11.760    rx/rx/sample_count_reg_n_0_[7]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152    11.912 r  rx/rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.497    12.409    rx/rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.326    12.735 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=18, routed)          0.791    13.526    rx/rx/state1
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.650 r  rx/rx/sample_count[13]_i_3/O
                         net (fo=14, routed)          0.514    14.164    rx/rx/sample_count[13]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  rx/rx/sample_count[13]_i_2/O
                         net (fo=1, routed)           0.000    14.288    rx/rx/sample_count[13]_i_2_n_0
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.600    15.023    rx/rx/CLK
    SLICE_X0Y86          FDRE                                         r  rx/rx/sample_count_reg[13]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029    15.316    rx/rx/sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518    10.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066    11.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124    12.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294    12.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124    12.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825    13.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124    13.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609    14.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518    10.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066    11.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124    12.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294    12.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124    12.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825    13.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124    13.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609    14.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.684ns  (logic 0.890ns (24.159%)  route 2.794ns (75.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.720    10.323    rx/rx/CLK
    SLICE_X2Y85          FDRE                                         r  rx/rx/sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518    10.841 r  rx/rx/sample_count_reg[4]/Q
                         net (fo=3, routed)           1.066    11.907    rx/rx/sample_count_reg_n_0_[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124    12.031 f  rx/rx/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.294    12.325    rx/rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124    12.449 f  rx/rx/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.825    13.274    rx/rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124    13.398 r  rx/rx/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.609    14.007    rx/rx/rx_data
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.598    15.021    rx/rx/CLK
    SLICE_X5Y85          FDRE                                         r  rx/rx/rx_data_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx/rx/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.541%)  route 0.267ns (65.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[1]/Q
                         net (fo=20, routed)          0.267     1.926    ram/ram_dp_reg_0_31_0_5/ADDRD1
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMS32                                       r  ram/ram_dp_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    ram/ram_dp_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    ram/ram_dp_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ram_addra_reg[0]/Q
                         net (fo=21, routed)          0.282     1.940    ram/ram_dp_reg_0_31_0_5/ADDRD0
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.032    ram/ram_dp_reg_0_31_0_5/WCLK
    SLICE_X6Y83          RAMD32                                       r  ram/ram_dp_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
                         clock uncertainty            0.035     1.566    
    SLICE_X6Y83          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    ram/ram_dp_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.065    





