Protel Design System Design Rule Check
PCB File : F:\比赛\2019中国机器人\最终版板子\底板\底板.PcbDoc
Date     : 2019/8/16
Time     : 13:49:09

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Top Layer-No Net In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (Top Layer-No Net) on Top Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=99999mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Pad CAN1-2(13655mil,12270mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.315mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Via (13666mil,12273mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-2(13655mil,12270mil) on Top Layer And Pad CAN1-3(13655mil,12220mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-3(13655mil,12220mil) on Top Layer And Pad CAN1-4(13655mil,12170mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-4(13655mil,12170mil) on Top Layer And Pad CAN1-5(13655mil,12120mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-5(13655mil,12120mil) on Top Layer And Pad CAN1-6(13655mil,12070mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator13-1(16845.468mil,12761.098mil) on Top Layer And Pad Designator13-2(16845.468mil,12811.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator13-2(16845.468mil,12811.098mil) on Top Layer And Pad Designator13-3(16845.468mil,12861.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.217mil < 10mil) Between Pad Designator13-2(16845.468mil,12811.098mil) on Top Layer And Via (16845mil,12854mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator13-3(16845.468mil,12861.098mil) on Top Layer And Pad Designator13-4(16845.468mil,12911.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.413mil < 10mil) Between Pad Designator13-3(16845.468mil,12861.098mil) on Top Layer And Via (16846mil,12812mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-1(5141mil,10105mil) on Top Layer And Pad Designator19-2(5141mil,10155mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-2(5141mil,10155mil) on Top Layer And Pad Designator19-3(5141mil,10205mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-3(5141mil,10205mil) on Top Layer And Pad Designator19-4(5141mil,10255mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-4(5141mil,10255mil) on Top Layer And Pad Designator19-5(5141mil,10305mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-5(5141mil,10305mil) on Top Layer And Pad Designator19-6(5141mil,10355mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator21-1(17136.468mil,12772.098mil) on Top Layer And Pad Designator21-2(17136.468mil,12822.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.217mil < 10mil) Between Pad Designator21-1(17136.468mil,12772.098mil) on Top Layer And Via (17144mil,12822mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator21-2(17136.468mil,12822.098mil) on Top Layer And Pad Designator21-3(17136.468mil,12872.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator21-3(17136.468mil,12872.098mil) on Top Layer And Pad Designator21-4(17136.468mil,12922.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.315mil < 10mil) Between Pad Designator21-3(17136.468mil,12872.098mil) on Top Layer And Via (17136.468mil,12922.098mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.413mil < 10mil) Between Pad Designator21-3(17136.468mil,12872.098mil) on Top Layer And Via (17144mil,12822mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.413mil < 10mil) Between Pad Designator21-4(17136.468mil,12922.098mil) on Top Layer And Via (17137mil,12879mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator22-1(16562mil,12683mil) on Top Layer And Pad Designator22-2(16562mil,12733mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.315mil < 10mil) Between Pad Designator22-1(16562mil,12683mil) on Top Layer And Via (16562mil,12731mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator22-2(16562mil,12733mil) on Top Layer And Pad Designator22-3(16562mil,12783mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator22-3(16562mil,12783mil) on Top Layer And Pad Designator22-4(16562mil,12833mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator22-4(16562mil,12833mil) on Top Layer And Pad Designator22-5(16562mil,12883mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator22-5(16562mil,12883mil) on Top Layer And Pad Designator22-6(16562mil,12933mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.315mil < 10mil) Between Pad Designator22-6(16562mil,12933mil) on Top Layer And Via (16562mil,12888mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Pad J1-2(13920mil,11150mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-2(13920mil,11150mil) on Top Layer And Pad J1-3(13920mil,11200mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-3(13920mil,11200mil) on Top Layer And Pad J1-4(13920mil,11250mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Pad J1-5(13920mil,11300mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Pad J1-6(13920mil,11350mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.676mil < 10mil) Between Pad P11-0(5897.468mil,12124.098mil) on Top Layer And Pad P21-0(5898.532mil,12013.902mil) on Top Layer [Top Solder] Mask Sliver [9.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-1(6022.468mil,12224.098mil) on Top Layer And Pad P11-2(6022.468mil,12274.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-2(6022.468mil,12274.098mil) on Top Layer And Pad P11-3(6022.468mil,12324.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-3(6022.468mil,12324.098mil) on Top Layer And Pad P11-4(6022.468mil,12374.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-1(5442mil,10205mil) on Top Layer And Pad P12-2(5442mil,10255mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-2(5442mil,10255mil) on Top Layer And Pad P12-3(5442mil,10305mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-3(5442mil,10305mil) on Top Layer And Pad P12-4(5442mil,10355mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.477mil < 10mil) Between Pad P13-0(5630.532mil,10451.902mil) on Top Layer And Via (5543mil,10474mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.477mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-1(5757.468mil,10198.098mil) on Top Layer And Pad P13-2(5757.468mil,10248.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-2(5757.468mil,10248.098mil) on Top Layer And Pad P13-3(5757.468mil,10298.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-3(5757.468mil,10298.098mil) on Top Layer And Pad P13-4(5757.468mil,10348.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-1(5553.468mil,11264.098mil) on Top Layer And Pad P14-2(5553.468mil,11314.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-2(5553.468mil,11314.098mil) on Top Layer And Pad P14-3(5553.468mil,11364.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-3(5553.468mil,11364.098mil) on Top Layer And Pad P14-4(5553.468mil,11414.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-1(5135.468mil,12219.098mil) on Top Layer And Pad P16-2(5135.468mil,12269.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-2(5135.468mil,12269.098mil) on Top Layer And Pad P16-3(5135.468mil,12319.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-3(5135.468mil,12319.098mil) on Top Layer And Pad P16-4(5135.468mil,12369.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-1(6059.468mil,10722.098mil) on Top Layer And Pad P17-2(6059.468mil,10772.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-2(6059.468mil,10772.098mil) on Top Layer And Pad P17-3(6059.468mil,10822.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-3(6059.468mil,10822.098mil) on Top Layer And Pad P17-4(6059.468mil,10872.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-1(8896.936mil,11376.196mil) on Top Layer And Pad P2-2(8896.936mil,11426.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-1(6025.468mil,11760.098mil) on Top Layer And Pad P21-2(6025.468mil,11810.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-2(6025.468mil,11810.098mil) on Top Layer And Pad P21-3(6025.468mil,11860.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-3(6025.468mil,11860.098mil) on Top Layer And Pad P21-4(6025.468mil,11910.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-2(8896.936mil,11426.196mil) on Top Layer And Pad P2-3(8896.936mil,11476.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-3(8896.936mil,11476.196mil) on Top Layer And Pad P2-4(8896.936mil,11526.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-1(5132mil,11174mil) on Top Layer And Pad P31-2(5132mil,11224mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-2(5132mil,11224mil) on Top Layer And Pad P31-3(5132mil,11274mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-3(5132mil,11274mil) on Top Layer And Pad P31-4(5132mil,11324mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-4(5132mil,11324mil) on Top Layer And Pad P31-5(5132mil,11374mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-5(5132mil,11374mil) on Top Layer And Pad P31-6(5132mil,11424mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-1(5555.468mil,12222.098mil) on Top Layer And Pad P32-2(5555.468mil,12272.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-2(5555.468mil,12272.098mil) on Top Layer And Pad P32-3(5555.468mil,12322.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-3(5555.468mil,12322.098mil) on Top Layer And Pad P32-4(5555.468mil,12372.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-1(13297.468mil,12087.098mil) on Top Layer And Pad P5-2(13297.468mil,12137.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-2(13297.468mil,12137.098mil) on Top Layer And Pad P5-3(13297.468mil,12187.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-3(13297.468mil,12187.098mil) on Top Layer And Pad P5-4(13297.468mil,12237.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.815mil < 10mil) Between Pad U5-1(14767.44mil,12490mil) on Top Layer And Track (14408mil,12426mil)(14785mil,12803mil) on Top Solder [Top Solder] Mask Sliver [5.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14651.692mil,10616.244mil) from Top Layer to Bottom Layer And Via (14691.062mil,10576.874mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14662.692mil,9935.316mil) from Top Layer to Bottom Layer And Via (14702.062mil,9895.946mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14662.692mil,9935.316mil) from Top Layer to Bottom Layer And Via (14702.062mil,9974.686mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14691.062mil,10576.874mil) from Top Layer to Bottom Layer And Via (14730.432mil,10616.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14691.062mil,10655.614mil) from Top Layer to Bottom Layer And Via (14730.432mil,10616.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14702.062mil,9895.946mil) from Top Layer to Bottom Layer And Via (14741.432mil,9935.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.308mil < 10mil) Between Via (14702.062mil,9974.686mil) from Top Layer to Bottom Layer And Via (14741.432mil,9935.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.308mil] / [Bottom Solder] Mask Sliver [8.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mil < 10mil) Between Via (16562mil,12888mil) from Top Layer to Bottom Layer And Via (16564mil,12922mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mil] / [Bottom Solder] Mask Sliver [0.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.012mil < 10mil) Between Via (16845mil,12854mil) from Top Layer to Bottom Layer And Via (16846mil,12812mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.012mil] / [Bottom Solder] Mask Sliver [8.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.101mil < 10mil) Between Via (17136.468mil,12922.098mil) from Top Layer to Bottom Layer And Via (17137mil,12879mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.101mil] / [Bottom Solder] Mask Sliver [9.101mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (9610mil,12465mil) from Top Layer to Bottom Layer And Via (9645mil,12465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mil < 10mil) Between Via (9640mil,12080mil) from Top Layer to Bottom Layer And Via (9641mil,12046mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.015mil] / [Bottom Solder] Mask Sliver [0.015mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.928mil < 10mil) Between Via (9640mil,12080mil) from Top Layer to Bottom Layer And Via (9674mil,12072mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.928mil] / [Bottom Solder] Mask Sliver [0.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.222mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9645mil,12010mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.221mil] / [Bottom Solder] Mask Sliver [2.221mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.012mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9674mil,12072mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.012mil] / [Bottom Solder] Mask Sliver [8.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.525mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9675mil,12040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.525mil] / [Bottom Solder] Mask Sliver [0.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.427mil < 10mil) Between Via (9645mil,12010mil) from Top Layer to Bottom Layer And Via (9675mil,12040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.426mil] / [Bottom Solder] Mask Sliver [8.426mil]
Rule Violations :90

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10025.014mil,12625.014mil) on Top Overlay And Pad U1-(10025mil,12625mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10025.014mil,9750.998mil) on Top Overlay And Pad U1-(10025mil,9750.984mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (12899.03mil,12625.014mil) on Top Overlay And Pad U1-(12899.016mil,12625mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (12899.03mil,9750.998mil) on Top Overlay And Pad U1-(12899.016mil,9750.984mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10565.315mil) on Top Overlay And Pad C5-2(4975mil,10579.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10654.685mil) on Top Overlay And Pad C5-1(4975mil,10640.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10695.315mil) on Top Overlay And Pad C4-2(4975mil,10709.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10784.685mil) on Top Overlay And Pad C4-1(4975mil,10770.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4964.646mil,10830.315mil) on Top Overlay And Pad C1-1(4980mil,10844.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4964.646mil,10919.685mil) on Top Overlay And Pad C1-2(4980mil,10905.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10565.315mil) on Top Overlay And Pad C5-2(4975mil,10579.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10654.685mil) on Top Overlay And Pad C5-1(4975mil,10640.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10695.315mil) on Top Overlay And Pad C4-2(4975mil,10709.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10784.685mil) on Top Overlay And Pad C4-1(4975mil,10770.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4995.354mil,10830.315mil) on Top Overlay And Pad C1-1(4980mil,10844.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4995.354mil,10919.685mil) on Top Overlay And Pad C1-2(4980mil,10905.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Arc (5060.827mil,10956.693mil) on Top Overlay And Pad U6-1(5072.638mil,10925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5135.315mil,11014.646mil) on Top Overlay And Pad C2-1(5149.685mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5135.315mil,11045.354mil) on Top Overlay And Pad C2-1(5149.685mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5224.685mil,11014.646mil) on Top Overlay And Pad C2-2(5210.315mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5224.685mil,11045.354mil) on Top Overlay And Pad C2-2(5210.315mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5361.646mil,10921.315mil) on Top Overlay And Pad C3-1(5377mil,10935.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5361.646mil,11010.685mil) on Top Overlay And Pad C3-2(5377mil,10996.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5392.354mil,10921.315mil) on Top Overlay And Pad C3-1(5377mil,10935.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5392.354mil,11010.685mil) on Top Overlay And Pad C3-2(5377mil,10996.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (6505.998mil,12339.778mil) on Top Overlay And Pad U7-(6505.984mil,12339.764mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (6505.998mil,9883.872mil) on Top Overlay And Pad U7-(6505.984mil,9883.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (8177.258mil,12339.778mil) on Top Overlay And Pad U7-(8177.244mil,12339.764mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (8177.258mil,9883.872mil) on Top Overlay And Pad U7-(8177.244mil,9883.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (4948.898mil,10830.315mil)(4948.898mil,10859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (4964.646mil,10814.567mil)(4995.354mil,10814.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (5011.102mil,10830.315mil)(5011.102mil,10859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (4948.898mil,10890.748mil)(4948.898mil,10919.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (4964.646mil,10935.433mil)(4995.354mil,10935.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (5011.102mil,10890.748mil)(5011.102mil,10919.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5119.567mil,11014.646mil)(5119.567mil,11045.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5135.315mil,10998.898mil)(5164.252mil,10998.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5135.315mil,11061.102mil)(5164.252mil,11061.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5195.748mil,10998.897mil)(5224.685mil,10998.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5195.748mil,11061.102mil)(5224.685mil,11061.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5240.433mil,11014.646mil)(5240.433mil,11045.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-1(5377mil,10935.685mil) on Top Layer And Track (5345.898mil,10921.315mil)(5345.898mil,10950.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(5377mil,10935.685mil) on Top Layer And Track (5361.646mil,10905.567mil)(5392.354mil,10905.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(5377mil,10935.685mil) on Top Layer And Track (5408.102mil,10921.315mil)(5408.102mil,10950.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(5377mil,10996.315mil) on Top Layer And Track (5345.898mil,10981.748mil)(5345.898mil,11010.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(5377mil,10996.315mil) on Top Layer And Track (5361.646mil,11026.433mil)(5392.354mil,11026.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(5377mil,10996.315mil) on Top Layer And Track (5408.102mil,10981.748mil)(5408.102mil,11010.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (4943.898mil,10755.748mil)(4943.898mil,10784.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (4959.646mil,10800.433mil)(4990.354mil,10800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (5006.102mil,10755.748mil)(5006.102mil,10784.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (4943.898mil,10695.315mil)(4943.898mil,10724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (4959.646mil,10679.567mil)(4990.354mil,10679.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (5006.102mil,10695.315mil)(5006.102mil,10724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (4943.898mil,10625.748mil)(4943.898mil,10654.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (4959.646mil,10670.433mil)(4990.354mil,10670.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (5006.102mil,10625.748mil)(5006.102mil,10654.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (4943.898mil,10565.315mil)(4943.898mil,10594.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (4959.646mil,10549.567mil)(4990.354mil,10549.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (5006.102mil,10565.315mil)(5006.102mil,10594.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13685mil,12017mil)(13708mil,12017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13708mil,11924mil)(13708mil,12017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13708mil,11924mil)(13717mil,11924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13840mil,12027mil)(13840mil,12362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13685mil,12374mil)(13706mil,12374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13706mil,12374mil)(13706mil,12467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13706mil,12467mil)(13714mil,12467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13840mil,12027mil)(13840mil,12362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Track (13685mil,12347mil)(13685mil,12374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.49mil < 10mil) Between Pad CAN1-6(13655mil,12070mil) on Top Layer And Track (13685mil,12017mil)(13685mil,12044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D1-A(5246mil,11531.685mil) on Top Layer And Track (5214.898mil,11501.567mil)(5214.898mil,11546.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(5246mil,11531.685mil) on Top Layer And Track (5214.898mil,11501.567mil)(5277.102mil,11501.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(5246mil,11531.685mil) on Top Layer And Track (5277.102mil,11501.567mil)(5277.102mil,11546.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(5246mil,11592.315mil) on Top Layer And Track (5214.898mil,11577.749mil)(5214.898mil,11613.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(5246mil,11592.315mil) on Top Layer And Track (5214.898mil,11613.181mil)(5222.496mil,11621.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-K(5246mil,11592.315mil) on Top Layer And Track (5222.496mil,11621.055mil)(5269.504mil,11621.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(5246mil,11592.315mil) on Top Layer And Track (5269.504mil,11621.055mil)(5277.102mil,11613.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(5246mil,11592.315mil) on Top Layer And Track (5277.102mil,11577.749mil)(5277.102mil,11613.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad Designator13-0(16718.532mil,13014.902mil) on Top Layer And Track (16660.468mil,12719.098mil)(16660.468mil,12955.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad Designator13-0(16718.532mil,13014.902mil) on Top Layer And Track (16784.334mil,13058.674mil)(16793.334mil,13058.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.693mil < 10mil) Between Pad Designator13-0(16720.468mil,12661.098mil) on Top Layer And Text "SDA" (16599mil,12667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator13-0(16720.468mil,12661.098mil) on Top Layer And Track (16660.468mil,12719.098mil)(16660.468mil,12955.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator13-0(16720.468mil,12661.098mil) on Top Layer And Track (16786.468mil,12614.098mil)(16794.468mil,12614.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator13-0(16720.468mil,12661.098mil) on Top Layer And Track (16794.468mil,12614.098mil)(16794.468mil,12707.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator13-0(16720.468mil,12661.098mil) on Top Layer And Track (16794.468mil,12707.098mil)(16815.468mil,12707.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.776mil < 10mil) Between Pad Designator13-1(16845.468mil,12761.098mil) on Top Layer And Text "5" (16886mil,12748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.776mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator13-1(16845.468mil,12761.098mil) on Top Layer And Track (16815.468mil,12707.098mil)(16815.468mil,12734.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.998mil < 10mil) Between Pad Designator13-4(16845.468mil,12911.098mil) on Top Layer And Text "GND" (16880mil,12897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad Designator13-4(16845.468mil,12911.098mil) on Top Layer And Track (16816.334mil,12938.674mil)(16816.334mil,12965.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator19-0(5016mil,10005mil) on Top Layer And Track (4956mil,10063mil)(4956mil,10398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator19-0(5016mil,10005mil) on Top Layer And Track (5082mil,9958mil)(5090mil,9958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator19-0(5016mil,10005mil) on Top Layer And Track (5090mil,10051mil)(5111mil,10051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator19-0(5016mil,10005mil) on Top Layer And Track (5090mil,9958mil)(5090mil,10051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad Designator19-0(5016mil,10455mil) on Top Layer And Track (4956mil,10063mil)(4956mil,10398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Designator19-0(5016mil,10455mil) on Top Layer And Track (5079mil,10501mil)(5088mil,10501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad Designator19-0(5016mil,10455mil) on Top Layer And Track (5088mil,10408mil)(5088mil,10501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad Designator19-0(5016mil,10455mil) on Top Layer And Track (5088mil,10408mil)(5111mil,10408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator19-1(5141mil,10105mil) on Top Layer And Track (5111mil,10051mil)(5111mil,10078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad Designator19-6(5141mil,10355mil) on Top Layer And Track (5111mil,10381mil)(5111mil,10408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad Designator21-0(17009.532mil,13025.902mil) on Top Layer And Track (16951.468mil,12730.098mil)(16951.468mil,12966.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad Designator21-0(17009.532mil,13025.902mil) on Top Layer And Track (17075.334mil,13069.674mil)(17084.334mil,13069.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator21-0(17011.468mil,12672.098mil) on Top Layer And Track (16951.468mil,12730.098mil)(16951.468mil,12966.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator21-0(17011.468mil,12672.098mil) on Top Layer And Track (17077.468mil,12625.098mil)(17085.468mil,12625.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator21-0(17011.468mil,12672.098mil) on Top Layer And Track (17085.468mil,12625.098mil)(17085.468mil,12718.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator21-0(17011.468mil,12672.098mil) on Top Layer And Track (17085.468mil,12718.098mil)(17106.468mil,12718.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator21-1(17136.468mil,12772.098mil) on Top Layer And Track (17106.468mil,12718.098mil)(17106.468mil,12745.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad Designator21-4(17136.468mil,12922.098mil) on Top Layer And Track (17107.334mil,12949.674mil)(17107.334mil,12976.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator22-0(16437mil,12583mil) on Top Layer And Track (16377mil,12641mil)(16377mil,12976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator22-0(16437mil,12583mil) on Top Layer And Track (16503mil,12536mil)(16511mil,12536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator22-0(16437mil,12583mil) on Top Layer And Track (16511mil,12536mil)(16511mil,12629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator22-0(16437mil,12583mil) on Top Layer And Track (16511mil,12629mil)(16532mil,12629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad Designator22-0(16437mil,13033mil) on Top Layer And Track (16377mil,12641mil)(16377mil,12976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Designator22-0(16437mil,13033mil) on Top Layer And Track (16500mil,13079mil)(16509mil,13079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad Designator22-0(16437mil,13033mil) on Top Layer And Track (16509mil,12986mil)(16509mil,13079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad Designator22-0(16437mil,13033mil) on Top Layer And Track (16509mil,12986mil)(16532mil,12986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.8mil < 10mil) Between Pad Designator22-1(16562mil,12683mil) on Top Layer And Text "SDA" (16599mil,12667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator22-1(16562mil,12683mil) on Top Layer And Track (16532mil,12629mil)(16532mil,12656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.8mil < 10mil) Between Pad Designator22-2(16562mil,12733mil) on Top Layer And Text "SCL" (16599mil,12718.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.534mil < 10mil) Between Pad Designator22-3(16562mil,12783mil) on Top Layer And Text "GND" (16598mil,12795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.534mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.466mil < 10mil) Between Pad Designator22-4(16562mil,12833mil) on Top Layer And Text "GND" (16598mil,12795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad Designator22-6(16562mil,12933mil) on Top Layer And Track (16532mil,12959mil)(16532mil,12986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13735mil,11058mil)(13735mil,11393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13861mil,10953mil)(13869mil,10953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13869mil,10953mil)(13869mil,11046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13869mil,11046mil)(13890mil,11046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13735mil,11058mil)(13735mil,11393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13858mil,11496mil)(13867mil,11496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13867mil,11403mil)(13867mil,11496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13867mil,11403mil)(13890mil,11403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Track (13890mil,11046mil)(13890mil,11073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-2(13920mil,11150mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(13920mil,11200mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Text "2" (13965mil,11261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Text "3" (13963mil,11313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.504mil < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Text "4" (13962mil,11364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Track (13890mil,11376mil)(13890mil,11403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Track (13925.911mil,9562.667mil)(13925.911mil,12869.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-1(14702.062mil,10407.756mil) on Multi-Layer And Track (14761.118mil,10466.812mil)(15666.63mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-1(14702.062mil,10407.756mil) on Multi-Layer And Track (14761.118mil,9876.26mil)(14761.118mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-4(14702.062mil,9935.316mil) on Multi-Layer And Track (14761.118mil,9876.26mil)(14761.118mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-4(14702.062mil,9935.316mil) on Multi-Layer And Track (14761.118mil,9876.26mil)(15666.63mil,9876.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-5(15706mil,9955mil) on Multi-Layer And Track (14761.118mil,9876.26mil)(15666.63mil,9876.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-5(15706mil,9955mil) on Multi-Layer And Track (15666.63mil,9876.26mil)(15666.63mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-6(15706mil,10171.536mil) on Multi-Layer And Track (15666.63mil,9876.26mil)(15666.63mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-7(15706mil,10388.072mil) on Multi-Layer And Track (14761.118mil,10466.812mil)(15666.63mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-7(15706mil,10388.072mil) on Multi-Layer And Track (15666.63mil,9876.26mil)(15666.63mil,10466.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-1(14691.062mil,11088.684mil) on Multi-Layer And Track (14750.118mil,10557.188mil)(14750.118mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-1(14691.062mil,11088.684mil) on Multi-Layer And Track (14750.118mil,11147.74mil)(15655.63mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-4(14691.062mil,10616.244mil) on Multi-Layer And Track (14750.118mil,10557.188mil)(14750.118mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-4(14691.062mil,10616.244mil) on Multi-Layer And Track (14750.118mil,10557.188mil)(15655.63mil,10557.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-5(15695mil,10635.928mil) on Multi-Layer And Track (14750.118mil,10557.188mil)(15655.63mil,10557.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-5(15695mil,10635.928mil) on Multi-Layer And Track (15655.63mil,10557.188mil)(15655.63mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-6(15695mil,10852.464mil) on Multi-Layer And Track (15655.63mil,10557.188mil)(15655.63mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-7(15695mil,11069mil) on Multi-Layer And Track (14750.118mil,11147.74mil)(15655.63mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-7(15695mil,11069mil) on Multi-Layer And Track (15655.63mil,10557.188mil)(15655.63mil,11147.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P11-0(5895.532mil,12477.902mil) on Top Layer And Track (5837.468mil,12182.098mil)(5837.468mil,12418.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P11-0(5895.532mil,12477.902mil) on Top Layer And Track (5961.334mil,12521.674mil)(5970.334mil,12521.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P11-0(5897.468mil,12124.098mil) on Top Layer And Track (5837.468mil,12182.098mil)(5837.468mil,12418.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P11-0(5897.468mil,12124.098mil) on Top Layer And Track (5963.468mil,12077.098mil)(5971.468mil,12077.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P11-0(5897.468mil,12124.098mil) on Top Layer And Track (5971.468mil,12077.098mil)(5971.468mil,12170.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P11-0(5897.468mil,12124.098mil) on Top Layer And Track (5971.468mil,12170.098mil)(5992.468mil,12170.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P11-1(6022.468mil,12224.098mil) on Top Layer And Track (5992.468mil,12170.098mil)(5992.468mil,12197.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P11-4(6022.468mil,12374.098mil) on Top Layer And Track (5993.334mil,12401.674mil)(5993.334mil,12428.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P12-0(5315.064mil,10458.804mil) on Top Layer And Track (5257mil,10163mil)(5257mil,10399.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P12-0(5315.064mil,10458.804mil) on Top Layer And Track (5380.866mil,10502.576mil)(5389.866mil,10502.576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P12-0(5317mil,10105mil) on Top Layer And Track (5257mil,10163mil)(5257mil,10399.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P12-0(5317mil,10105mil) on Top Layer And Track (5383mil,10058mil)(5391mil,10058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P12-0(5317mil,10105mil) on Top Layer And Track (5391mil,10058mil)(5391mil,10151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P12-0(5317mil,10105mil) on Top Layer And Track (5391mil,10151mil)(5412mil,10151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P12-1(5442mil,10205mil) on Top Layer And Track (5412mil,10151mil)(5412mil,10178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P12-4(5442mil,10355mil) on Top Layer And Track (5412.866mil,10382.576mil)(5412.866mil,10409.576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P13-0(5630.532mil,10451.902mil) on Top Layer And Track (5572.468mil,10156.098mil)(5572.468mil,10392.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P13-0(5630.532mil,10451.902mil) on Top Layer And Track (5696.334mil,10495.674mil)(5705.334mil,10495.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P13-0(5632.468mil,10098.098mil) on Top Layer And Track (5572.468mil,10156.098mil)(5572.468mil,10392.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P13-0(5632.468mil,10098.098mil) on Top Layer And Track (5698.468mil,10051.098mil)(5706.468mil,10051.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P13-0(5632.468mil,10098.098mil) on Top Layer And Track (5706.468mil,10051.098mil)(5706.468mil,10144.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P13-0(5632.468mil,10098.098mil) on Top Layer And Track (5706.468mil,10144.098mil)(5727.468mil,10144.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P13-1(5757.468mil,10198.098mil) on Top Layer And Track (5727.468mil,10144.098mil)(5727.468mil,10171.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P13-4(5757.468mil,10348.098mil) on Top Layer And Track (5728.334mil,10375.674mil)(5728.334mil,10402.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P14-0(5426.532mil,11517.902mil) on Top Layer And Track (5368.468mil,11222.098mil)(5368.468mil,11458.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P14-0(5426.532mil,11517.902mil) on Top Layer And Track (5492.334mil,11561.674mil)(5501.334mil,11561.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P14-0(5428.468mil,11164.098mil) on Top Layer And Track (5368.468mil,11222.098mil)(5368.468mil,11458.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P14-0(5428.468mil,11164.098mil) on Top Layer And Track (5494.468mil,11117.098mil)(5502.468mil,11117.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P14-0(5428.468mil,11164.098mil) on Top Layer And Track (5502.468mil,11117.098mil)(5502.468mil,11210.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P14-0(5428.468mil,11164.098mil) on Top Layer And Track (5502.468mil,11210.098mil)(5523.468mil,11210.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P14-1(5553.468mil,11264.098mil) on Top Layer And Track (5523.468mil,11210.098mil)(5523.468mil,11237.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P14-4(5553.468mil,11414.098mil) on Top Layer And Track (5524.334mil,11441.674mil)(5524.334mil,11468.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P16-0(5008.532mil,12472.902mil) on Top Layer And Track (4950.468mil,12177.098mil)(4950.468mil,12413.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P16-0(5008.532mil,12472.902mil) on Top Layer And Track (5074.334mil,12516.674mil)(5083.334mil,12516.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P16-0(5010.468mil,12119.098mil) on Top Layer And Track (4950.468mil,12177.098mil)(4950.468mil,12413.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P16-0(5010.468mil,12119.098mil) on Top Layer And Track (5076.468mil,12072.098mil)(5084.468mil,12072.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P16-0(5010.468mil,12119.098mil) on Top Layer And Track (5084.468mil,12072.098mil)(5084.468mil,12165.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P16-0(5010.468mil,12119.098mil) on Top Layer And Track (5084.468mil,12165.098mil)(5105.468mil,12165.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P16-1(5135.468mil,12219.098mil) on Top Layer And Track (5105.468mil,12165.098mil)(5105.468mil,12192.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P16-4(5135.468mil,12369.098mil) on Top Layer And Track (5106.334mil,12396.674mil)(5106.334mil,12423.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P17-0(5932.532mil,10975.902mil) on Top Layer And Track (5874.468mil,10680.098mil)(5874.468mil,10916.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P17-0(5932.532mil,10975.902mil) on Top Layer And Track (5998.334mil,11019.674mil)(6007.334mil,11019.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P17-0(5934.468mil,10622.098mil) on Top Layer And Track (5874.468mil,10680.098mil)(5874.468mil,10916.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P17-0(5934.468mil,10622.098mil) on Top Layer And Track (6000.468mil,10575.098mil)(6008.468mil,10575.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P17-0(5934.468mil,10622.098mil) on Top Layer And Track (6008.468mil,10575.098mil)(6008.468mil,10668.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P17-0(5934.468mil,10622.098mil) on Top Layer And Track (6008.468mil,10668.098mil)(6029.468mil,10668.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P17-1(6059.468mil,10722.098mil) on Top Layer And Track (6029.468mil,10668.098mil)(6029.468mil,10695.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P17-4(6059.468mil,10872.098mil) on Top Layer And Track (6030.334mil,10899.674mil)(6030.334mil,10926.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P2-0(8770mil,11630mil) on Top Layer And Track (8711.936mil,11334.196mil)(8711.936mil,11570.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P2-0(8770mil,11630mil) on Top Layer And Track (8835.802mil,11673.772mil)(8844.802mil,11673.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8711.936mil,11334.196mil)(8711.936mil,11570.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8837.936mil,11229.196mil)(8845.936mil,11229.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8845.936mil,11229.196mil)(8845.936mil,11322.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8845.936mil,11322.196mil)(8866.936mil,11322.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P2-1(8896.936mil,11376.196mil) on Top Layer And Track (8866.936mil,11322.196mil)(8866.936mil,11349.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P21-0(5898.532mil,12013.902mil) on Top Layer And Track (5840.468mil,11718.098mil)(5840.468mil,11954.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P21-0(5898.532mil,12013.902mil) on Top Layer And Track (5964.334mil,12057.674mil)(5973.334mil,12057.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P21-0(5900.468mil,11660.098mil) on Top Layer And Track (5840.468mil,11718.098mil)(5840.468mil,11954.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P21-0(5900.468mil,11660.098mil) on Top Layer And Track (5966.468mil,11613.098mil)(5974.468mil,11613.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P21-0(5900.468mil,11660.098mil) on Top Layer And Track (5974.468mil,11613.098mil)(5974.468mil,11706.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P21-0(5900.468mil,11660.098mil) on Top Layer And Track (5974.468mil,11706.098mil)(5995.468mil,11706.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P21-1(6025.468mil,11760.098mil) on Top Layer And Track (5995.468mil,11706.098mil)(5995.468mil,11733.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P21-4(6025.468mil,11910.098mil) on Top Layer And Track (5996.334mil,11937.674mil)(5996.334mil,11964.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P2-4(8896.936mil,11526.196mil) on Top Layer And Track (8867.802mil,11553.772mil)(8867.802mil,11580.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P31-0(5007mil,11074mil) on Top Layer And Track (4947mil,11132mil)(4947mil,11467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P31-0(5007mil,11074mil) on Top Layer And Track (5073mil,11027mil)(5081mil,11027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P31-0(5007mil,11074mil) on Top Layer And Track (5081mil,11027mil)(5081mil,11120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P31-0(5007mil,11074mil) on Top Layer And Track (5081mil,11120mil)(5102mil,11120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad P31-0(5007mil,11524mil) on Top Layer And Track (4947mil,11132mil)(4947mil,11467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P31-0(5007mil,11524mil) on Top Layer And Track (5070mil,11570mil)(5079mil,11570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad P31-0(5007mil,11524mil) on Top Layer And Track (5079mil,11477mil)(5079mil,11570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad P31-0(5007mil,11524mil) on Top Layer And Track (5079mil,11477mil)(5102mil,11477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P31-1(5132mil,11174mil) on Top Layer And Track (5102mil,11120mil)(5102mil,11147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad P31-6(5132mil,11424mil) on Top Layer And Track (5102mil,11450mil)(5102mil,11477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P32-0(5428.532mil,12475.902mil) on Top Layer And Track (5370.468mil,12180.098mil)(5370.468mil,12416.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P32-0(5428.532mil,12475.902mil) on Top Layer And Track (5494.334mil,12519.674mil)(5503.334mil,12519.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P32-0(5430.468mil,12122.098mil) on Top Layer And Track (5370.468mil,12180.098mil)(5370.468mil,12416.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P32-0(5430.468mil,12122.098mil) on Top Layer And Track (5496.468mil,12075.098mil)(5504.468mil,12075.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P32-0(5430.468mil,12122.098mil) on Top Layer And Track (5504.468mil,12075.098mil)(5504.468mil,12168.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P32-0(5430.468mil,12122.098mil) on Top Layer And Track (5504.468mil,12168.098mil)(5525.468mil,12168.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P32-1(5555.468mil,12222.098mil) on Top Layer And Track (5525.468mil,12168.098mil)(5525.468mil,12195.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P32-4(5555.468mil,12372.098mil) on Top Layer And Track (5526.334mil,12399.674mil)(5526.334mil,12426.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P5-0(13170.532mil,12340.902mil) on Top Layer And Track (13112.468mil,12045.098mil)(13112.468mil,12281.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P5-0(13170.532mil,12340.902mil) on Top Layer And Track (13236.334mil,12384.674mil)(13245.334mil,12384.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P5-0(13172.468mil,11987.098mil) on Top Layer And Track (13112.468mil,12045.098mil)(13112.468mil,12281.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P5-0(13172.468mil,11987.098mil) on Top Layer And Track (13238.468mil,11940.098mil)(13246.468mil,11940.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P5-0(13172.468mil,11987.098mil) on Top Layer And Track (13246.468mil,11940.098mil)(13246.468mil,12033.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P5-0(13172.468mil,11987.098mil) on Top Layer And Track (13246.468mil,12033.098mil)(13267.468mil,12033.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P5-1(13297.468mil,12087.098mil) on Top Layer And Track (13267.468mil,12033.098mil)(13267.468mil,12060.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P5-4(13297.468mil,12237.098mil) on Top Layer And Track (13268.334mil,12264.674mil)(13268.334mil,12291.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P6-1(17241mil,11948mil) on Multi-Layer And Track (17181mil,11879mil)(17336mil,11878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P6-2(17241mil,11810mil) on Multi-Layer And Track (17181mil,11879mil)(17336mil,11878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P7-1(17238mil,10578mil) on Multi-Layer And Track (17178mil,10509mil)(17333mil,10508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P7-2(17238mil,10440mil) on Multi-Layer And Track (17178mil,10509mil)(17333mil,10508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P8-1(17249mil,9952mil) on Multi-Layer And Track (17189mil,9883mil)(17344mil,9882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P8-2(17249mil,9814mil) on Multi-Layer And Track (17189mil,9883mil)(17344mil,9882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P9-1(17237mil,12575mil) on Multi-Layer And Track (17177mil,12506mil)(17332mil,12505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P9-2(17237mil,12437mil) on Multi-Layer And Track (17177mil,12506mil)(17332mil,12505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6090.748mil,10273.898mil)(6135.433mil,10273.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6090.748mil,10336.102mil)(6135.433mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6135.433mil,10273.898mil)(6135.433mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10273.898mil)(6014.567mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10273.898mil)(6059.252mil,10273.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10336.102mil)(6059.252mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6090.748mil,10348.898mil)(6135.433mil,10348.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6090.748mil,10411.102mil)(6135.433mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6135.433mil,10348.898mil)(6135.433mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10348.898mil)(6014.567mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10348.898mil)(6059.252mil,10348.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10411.102mil)(6059.252mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5440.748mil,10618.898mil)(5485.433mil,10618.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5440.748mil,10681.102mil)(5485.433mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5485.433mil,10618.898mil)(5485.433mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10618.898mil)(5364.567mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10618.898mil)(5409.252mil,10618.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10681.102mil)(5409.252mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5621.315mil,10728mil) on Top Layer And Track (5606.748mil,10696.898mil)(5651.433mil,10696.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5621.315mil,10728mil) on Top Layer And Track (5606.748mil,10759.102mil)(5651.433mil,10759.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5621.315mil,10728mil) on Top Layer And Track (5651.433mil,10696.898mil)(5651.433mil,10759.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5560.685mil,10728mil) on Top Layer And Track (5530.567mil,10696.898mil)(5530.567mil,10759.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R4-2(5560.685mil,10728mil) on Top Layer And Track (5530.567mil,10696.898mil)(5575.252mil,10696.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5560.685mil,10728mil) on Top Layer And Track (5530.567mil,10759.102mil)(5575.252mil,10759.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R5-1(5244mil,11692mil) on Top Layer And Track (5213.88mil,11660.898mil)(5213.88mil,11723.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R5-1(5244mil,11692mil) on Top Layer And Track (5213.88mil,11660.898mil)(5258.566mil,11660.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(5244mil,11692mil) on Top Layer And Track (5213.88mil,11723.102mil)(5258.566mil,11723.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5304.63mil,11692mil) on Top Layer And Track (5290.062mil,11660.898mil)(5334.748mil,11660.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5304.63mil,11692mil) on Top Layer And Track (5290.062mil,11723.102mil)(5334.748mil,11723.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5304.63mil,11692mil) on Top Layer And Track (5334.748mil,11660.898mil)(5334.748mil,11723.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(9643mil,12042mil) on Top Layer And Track (9638mil,11921mil)(9638mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(9640mil,12470mil) on Top Layer And Track (9638mil,11921mil)(9638mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(8768mil,12464mil) on Top Layer And Track (8768mil,11921mil)(8768mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-4(8769mil,12047mil) on Top Layer And Track (8768mil,11921mil)(8768mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(14763mil,11763mil) on Top Layer And Track (14768mil,11224mil)(14768mil,11884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(14766mil,11335mil) on Top Layer And Track (14768mil,11224mil)(14768mil,11884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(15638mil,11341mil) on Top Layer And Track (15638mil,11224mil)(15638mil,11884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(15637mil,11758mil) on Top Layer And Track (15638mil,11224mil)(15638mil,11884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-1(14767.44mil,12490mil) on Top Layer And Track (14772.44mil,11951mil)(14772.44mil,12611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-2(14770.44mil,12062mil) on Top Layer And Track (14772.44mil,11951mil)(14772.44mil,12611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-3(15642.44mil,12068mil) on Top Layer And Track (15642.44mil,11951mil)(15642.44mil,12611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-4(15641.44mil,12485mil) on Top Layer And Track (15642.44mil,11951mil)(15642.44mil,12611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-1(5072.638mil,10925mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-10(5277.362mil,10625mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-11(5277.362mil,10675mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-12(5277.362mil,10725mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-13(5277.362mil,10775mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-14(5277.362mil,10825mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-15(5277.362mil,10875mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad U6-16(5277.362mil,10925mil) on Top Layer And Text "C3" (5327mil,10926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-16(5277.362mil,10925mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-2(5072.638mil,10875mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-3(5072.638mil,10825mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-4(5072.638mil,10775mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-5(5072.638mil,10725mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-6(5072.638mil,10675mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-7(5072.638mil,10625mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-8(5072.638mil,10575mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-9(5277.362mil,10575mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.297mil < 10mil) Between Pad U7-(6416mil,10035mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.93mil < 10mil) Between Pad U7-(6505.984mil,9883.858mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.297mil < 10mil) Between Pad U7-(6516mil,10035mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.914mil < 10mil) Between Pad U7-(8177.244mil,9883.858mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-17(6516mil,10435mil) on Multi-Layer And Track (6373mil,10477mil)(6570mil,10477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-22(8172mil,10735mil) on Multi-Layer And Track (8126mil,10777mil)(8321mil,10777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-22(8272mil,10735mil) on Multi-Layer And Track (8126mil,10777mil)(8321mil,10777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.746mil < 10mil) Between Pad U7-23(8172mil,10535mil) on Multi-Layer And Track (8123mil,10573mil)(8324mil,10573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.746mil < 10mil) Between Pad U7-23(8272mil,10535mil) on Multi-Layer And Track (8123mil,10573mil)(8324mil,10573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-24(8172mil,10335mil) on Multi-Layer And Track (8123mil,10377mil)(8323mil,10377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-24(8272mil,10335mil) on Multi-Layer And Track (8123mil,10377mil)(8323mil,10377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.782mil < 10mil) Between Pad U7-25(8172mil,10035mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Pad U7-25(8272mil,10035mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad U7-26(6416mil,10435mil) on Multi-Layer And Track (6373mil,10477mil)(6570mil,10477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.719mil < 10mil) Between Pad U7-26(8172mil,11935mil) on Multi-Layer And Track (8123mil,11895mil)(8322mil,11895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.719mil < 10mil) Between Pad U7-26(8272mil,11935mil) on Multi-Layer And Track (8123mil,11895mil)(8322mil,11895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.719mil]
Rule Violations :330

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.654mil < 10mil) Between Text "-   +" (5890mil,9725mil) on Top Overlay And Track (5872.362mil,9788.638mil)(6217.362mil,9788.638mil) on Top Overlay Silk Text to Silk Clearance [3.654mil]
   Violation between Silk To Silk Clearance Constraint: (4.016mil < 10mil) Between Text "+ -" (5155mil,9495mil) on Bottom Overlay And Track (5091mil,9435mil)(5091mil,9730mil) on Bottom Overlay Silk Text to Silk Clearance [4.016mil]
   Violation between Silk To Silk Clearance Constraint: (8.836mil < 10mil) Between Text "5V" (16612mil,12889mil) on Top Overlay And Track (16660.468mil,12719.098mil)(16660.468mil,12955.846mil) on Top Overlay Silk Text to Silk Clearance [8.836mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "C3" (5327mil,10926mil) on Top Overlay And Track (5345.898mil,10921.315mil)(5345.898mil,10950.252mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "C3" (5327mil,10926mil) on Top Overlay And Track (5345.898mil,10981.748mil)(5345.898mil,11010.685mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (9.05mil < 10mil) Between Text "G" (13511mil,10158mil) on Top Overlay And Track (13386mil,10185mil)(13506mil,10185mil) on Top Overlay Silk Text to Silk Clearance [9.05mil]
   Violation between Silk To Silk Clearance Constraint: (4.511mil < 10mil) Between Text "G" (13511mil,10158mil) on Top Overlay And Track (13506mil,10185mil)(13626mil,10185mil) on Top Overlay Silk Text to Silk Clearance [4.511mil]
   Violation between Silk To Silk Clearance Constraint: (8.01mil < 10mil) Between Text "G" (6078mil,11882mil) on Top Overlay And Text "RX" (6075mil,11834mil) on Top Overlay Silk Text to Silk Clearance [8.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "G" (8686mil,9957mil) on Top Overlay And Text "RX" (8678mil,9908mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (9.812mil < 10mil) Between Text "GND" (16598mil,12795mil) on Top Overlay And Track (16660.468mil,12719.098mil)(16660.468mil,12955.846mil) on Top Overlay Silk Text to Silk Clearance [9.812mil]
   Violation between Silk To Silk Clearance Constraint: (9.932mil < 10mil) Between Text "GND" (16880mil,12897mil) on Top Overlay And Track (16951.468mil,12730.098mil)(16951.468mil,12966.846mil) on Top Overlay Silk Text to Silk Clearance [9.932mil]
   Violation between Silk To Silk Clearance Constraint: (6.01mil < 10mil) Between Text "H" (13570mil,12258mil) on Top Overlay And Text "L" (13570mil,12304mil) on Top Overlay Silk Text to Silk Clearance [6.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SCL" (16599mil,12718.098mil) on Top Overlay And Track (16660.468mil,12719.098mil)(16660.468mil,12955.846mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.473mil < 10mil) Between Text "U6" (5145mil,10615mil) on Top Overlay And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay Silk Text to Silk Clearance [8.473mil]
   Violation between Silk To Silk Clearance Constraint: (8.481mil < 10mil) Between Text "USART3" (5816mil,10913mil) on Top Overlay And Track (5874.468mil,10680.098mil)(5874.468mil,10916.846mil) on Top Overlay Silk Text to Silk Clearance [8.481mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (14892mil,11864mil) on Top Overlay And Track (14768mil,11884mil)(15638mil,11884mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (14896.44mil,12591mil) on Top Overlay And Track (14772.44mil,12611mil)(15642.44mil,12611mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (9514mil,11941mil) on Top Overlay And Track (8768mil,11921mil)(9638mil,11921mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VIN+" (9505mil,12290mil) on Top Overlay And Track (8768mil,12581mil)(9638mil,12581mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.236mil < 10mil) Between Text "VO+" (8969mil,12348mil) on Top Overlay And Track (8768mil,12581mil)(9638mil,12581mil) on Top Overlay Silk Text to Silk Clearance [8.236mil]
   Violation between Silk To Silk Clearance Constraint: (9.838mil < 10mil) Between Text "姿态" (5558mil,10196mil) on Top Overlay And Track (5572.468mil,10156.098mil)(5572.468mil,10392.846mil) on Top Overlay Silk Text to Silk Clearance [9.838mil]
Rule Violations :21

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (15635.944mil,10576.874mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,10635.928mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,10694.984mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,10793.408mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,10911.52mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,11009.944mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15635.944mil,11128.054mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,10014.056mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,10112.48mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,10230.592mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,10329.016mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,10447.126mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15646.944mil,9895.946mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15695mil,10576.874mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15695mil,10694.984mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15754.056mil,10911.52mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15754.056mil,11128.054mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15765.054mil,10014.056mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15765.056mil,10230.592mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15765.056mil,10447.126mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (4922mil,10972mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (4928mil,10519mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5015mil,11667mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5024mil,11194mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5027mil,10214mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5028mil,11334mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5047mil,12263mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5213mil,12523mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5224mil,12099mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5420mil,11777mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5463mil,11653mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5505mil,10111mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5511mil,11007mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5541mil,11846mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5543mil,10474mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5595mil,10861mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5622mil,11732mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5689mil,11556mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5695mil,10588mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5701mil,10819mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5703mil,12031mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5712mil,11835mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5732mil,12147mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5752mil,12384mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5761mil,12576mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5808mil,10437mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5818mil,10121mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5917mil,10431mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5929mil,10156mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5931mil,11838mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6033mil,11205mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6085mil,12160mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6117mil,10615mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6141mil,11443mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6153mil,11551.094mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6160mil,11688mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6187mil,10977mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6249mil,12058mil) from Top Layer to Bottom Layer 
Rule Violations :58

Processing Rule : Length Constraint (Min=3908.14mil) (Max=3908.15mil) (InNetClass('ADDR'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('DL'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('DL'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02