// Seed: 2704259723
`default_nettype id_3
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  logic id_5;
  always begin
    id_0 <= 1;
  end
endmodule
