V3 40
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd 2011/12/29.18:47:09 O.87xd
EN mdm_v2_00_b/JTAG_CONTROL 1431322696 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877
AR mdm_v2_00_b/JTAG_CONTROL/IMP 1431322697 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd \
      EN mdm_v2_00_b/JTAG_CONTROL 1431322696 LB unisim PH unisim/VCOMPONENTS 1325952880 \
      LB mdm_v2_00_b CP FDC_1 CP std_logic CP signal CP LUT4 CP FDRE_1 CP SRL16E \
      CP std_logic_vector CP FDRSE CP SRL_FIFO EN mdm_v2_00_b/SRL_FIFO 1431322692
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd 2011/12/29.18:47:09 O.87xd
EN mdm_v2_00_b/MDM 1431322704 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd \
      PB ieee/std_logic_1164 1325952872 LB unisim PH unisim/VCOMPONENTS 1325952880 \
      LB mdm_v2_00_b LB proc_common_v3_00_a LB axi_lite_ipif_v1_01_a \
      PB proc_common_v3_00_a/family_support 1431322574 \
      PB proc_common_v3_00_a/ipif_pkg 1431322691 \
      EN axi_lite_ipif_v1_01_a/axi_lite_ipif 1431322700
AR mdm_v2_00_b/MDM/IMP 1431322705 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd \
      EN mdm_v2_00_b/MDM 1431322704 CP BSCAN_SPARTAN3 CP BSCAN_SPARTAN3A \
      CP BSCAN_SPARTAN6 CP BSCAN_VIRTEX4 CP BSCAN_VIRTEX5 CP BSCAN_VIRTEX6 \
      CP BSCANE2 CP BUFG CP MDM_Core CP axi_lite_ipif_v1_01_a/axi_lite_ipif
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd 2011/12/29.18:47:09 O.87xd
EN mdm_v2_00_b/MDM_Core 1431322702 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd \
      PB ieee/std_logic_1164 1325952872
AR mdm_v2_00_b/MDM_CORE/IMP 1431322703 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd \
      EN mdm_v2_00_b/MDM_Core 1431322702 LB proc_common_v3_00_a LB unisim \
      PH unisim/VCOMPONENTS 1325952880 LB mdm_v2_00_b CP pselect CP FDRE \
      CP JTAG_CONTROL EN proc_common_v3_00_a/pselect 1431322656
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd 2011/12/29.18:47:09 O.87xd
EN mdm_v2_00_b/SRL_FIFO 1431322692 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd \
      PB ieee/std_logic_1164 1325952872
AR mdm_v2_00_b/SRL_FIFO/IMP 1431322693 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd \
      EN mdm_v2_00_b/SRL_FIFO 1431322692 LB unisim PH unisim/VCOMPONENTS 1325952880 \
      CP MUXCY_L CP XORCY CP FDRE CP SRL16E
