<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style>
table {
  border-width: 0px;
  border-style: double;
  border-collapse: collapse;
}

tr {
  border-width: 10px;
}

td {
  border-width: 1px;
  border-style: solid;
}


th {
  background-color: #5085dd;
  border-width: 0em;
  border-top-width: 1em;
  border-style: none;
  color: white;
}
</style>
</head>

<body>
<h2>CGO-4 Advance Conference Program</h2> The CGO Conference and
Workshops will be held in Manhattan, New York City, New York, on the
campus of Columbia University.  Please see the <a
href="travel_guide.html">Attendee Travel Guide</a> for more
information.  Registration will be in the Schapiro Center Atrium, as
is Breakfast.  Lunch will be in the Faculty House.

<h3>Conference at a Glance</h3>
<table width = "100%">
<tr>
<th align="left" colspan="3">Sunday March 26th</th>
</tr>
<tr>
<td align="center" colspan="3"><a href="workshops.html">Workshops and Tutorials</a></td>
</tr>

<tr>
<th align="left"colspan="3">Monday March 27th</th>
</tr>
<tr>
<td>7:15-8:00</td><td>Breakfast (Provided)</td>
</tr>
<tr>
<td>8:00-8:15</td><td>Welcome</td>
</tr>
<tr>
<td>8:15-9:15</td><td>Keynote</td><td> Wei Li, Sr. Principal Engineer, Intel. <i>&quot;Parallel Programming 2.0&quot;</i> [<a href="CGO_Wei_Li_Keynote.pdf">Slides (PDF)</a>]</td>
</tr>
<tr>
<td>9:15-9:45</td><td>Break (Coffee Only)</td>
</tr>
<tr>
<td>9:45-11:45</td><td>Session 1</td><td>Dynamic Optimization</td>
</tr>
<tr>
<td>11:45-1:00</td><td>Lunch (Provided)</td>
</tr>
<tr>
<td>1:00-3:00</td><td>Session 2</td><td>Object Oriented Code Generation and Optimization</td>
</tr>
<tr>
<td>3:00-3:30</td><td>Break (Snacks and Beverages)</td>
</tr>
<tr>
<td>3:30-5:30</td><td>Session 3</td><td>Phase Detection and Profiling</td>
</tr>
<tr>
<td>6:30-8:00</td><td>Google Reception</td><td> (Hors d'oeuvres and beverages provided) <i>At Google Offices,  1440 Broadway, entrance between 40th and 41st Street.</i></td>
</tr>
<tr>
<td>8:00-9:00</td><td>Business Meeting</td><td><i>At Google Offices,  1440 Broadway, entrance between 40th and 41st Street.</i></td>
</tr>
<tr>
<td></td><td>Dinner (on your own)</td>
</tr>


<tr>
<th align="left" colspan="3">Tuesday March 28th</th>
</tr>
<tr>
<td>7:15-8:00</td><td>Breakfast (Provided)</td>
</tr>
<tr>
<td>8:00-9:00</td><td>Keynote</td><td>Kevin Stoodley, Fellow and CTO of Compilation Technology, IBM.  <i>"Productivity and Performance:  Future Directions in Compilers"</i> [<a href="StoodleyKeynote.ppt">Slides (PPT)</a>]</td>
</tr>
<tr>
<td>9:00-9:30</td><td>Break (Coffee Only)</td>
</tr>
<tr>
<td>9:30-12:00</td><td>Session 4</td><td>Tiled and Multicore Compilation</td>
</tr>
<tr>
<td>12:00-1:30</td><td>Lunch (Provided)</td>
</tr>
<tr>
<td>1:30-3:30</td><td>Session 5</td><td>Static Code Generation and Optimization Issues</td>
</tr>
<tr>
<td>3:30-4:00</td><td>Break (Snacks and Beverages)</td>
</tr>
<tr>
<td>4:00-5:00</td><td>Session 6</td><td>SIMD Compilation</td>
</tr>
<tr>
<td>5:00-6:30</td><td>Hospitality Suite</td><td>Microsoft hosted hospitality suite. Hors d'oeuvres, beer, wine and gelato will be provided. <i>Carlton Lounge, Mudd Building</i></td>
</tr>
<tr>
<td>7:30-</td><td>Outing</td><td>Spamalot show starts at 8:00, be at theater by 7:30pm.  Dinner on your own. <i>Shubert Theatre, 225 West 44th Street, bewteen Broadway and 8th Ave.</i></td>
</tr>


<tr>
<th align="left" colspan="3">Wednesday March 29th</th>
</tr>
<tr>
<td>7:45-8:30</td><td>Breakfast (Provided)</td>
</tr>
<tr>
<td>8:30-10:00</td><td>Session 7</td><td>Optimization-space Exploration</td>
</tr>
<tr>
<td>10:00-10:30</td><td>Break (Coffee Only)</td>
</tr>
<tr>
<td>10:30-12:30</td><td>Session 8</td><td>Security and Reliability</td>
</tr>
<tr>
<td>12:30-2:00</td><td>Joint CGO-<a  target="_top" href="http://www.ppopp.org/">PPoPP</a> Lunch</td><td>Keynote: Guy Steele, Fellow, Sun Microsystems.  <i>"Parallel Programming and Code Selection in Fortress"</i> (<a href="steele_abs.html">abstract</a>) - Lunch Provided</td>
</tr>
</tr>

</table>

<h3>Session Details</h3>
<table border="1">
<tr>
<th align="left">Session 1: Dynamic Optimization</th>
</tr>
<tr>
<td align="left"><b>Session Chair: Jack W. Davidson, University of Virginia</b></td>
</tr>
<tr>
<td><i>A Cross-Architectural Interface for Code Cache Manipulation</i> [<a href="progslides/session1_talk1_hazelwood.pdf">Slides (PDF)</a>]<br />
Kim Hazelwood (University of Virginia), Robert Cohn (Intel Corporation)</td>
</tr>
<tr>
<td><i>Thread-Shared Software Code Caches,</i><br />
 Derek Bruening, Vladimir Kiriansky, Tim Garnett, Sanjeev Banerji (Determina Corporation)</td>
</tr>
<tr>
<td><i>Tailoring Graph-coloring Register Allocation For Runtime Compilation,</i><br /> Keith Cooper, Anshuman Dasgupta (Rice Univ.)</td>
</tr>
<tr>
<td><i>A Self Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework,</i><br /> Weifeng Zhang, Brad Calder, Dean Tullsen (UC San Diego)</td>
</tr>

<tr><th align="left">Session 2: Object Oriented Code Generation and Optimization</th></tr>
<tr>
<td align="left"><b>Session Chair: Matthew Arnold, IBM</b></td>
</tr>
<tr><td>
<i>Java* JNI Bridge: An MRTE Framework for Mixed Native ISA Execution,</i><br />
Suresh Srinivas, Yun Wang, Miaobo Chen, Qi Zhang, Eric Lin, Valery Ushakov, Yoav Zach, Shalom Goldenberg (Intel Corporation)
</td>
</tr>
<tr>
<td><i>Space-Efficient 64-bit Java Objects through Selective Typed Virtual Addressing,</i><br /> 
Kris Venstermans, Lieven Eeckhout, Koen De Bosschere (Ghent University)
</tr>
<tr>
<td><i>Experiences with Multi-threading and Dynamic Class Loading in a Java Just-In-Time Compiler</i> [<a href="progslides/session2_talk3_maier.pdf">Slides (PDF)</a>]<br />
Daryl Maier, Pramod Ramarao, Mark Stoodley, Vijay Sundaresan (IBM Canada)
</td></tr>
<tr><td>
<i>Dynamic Class Hierarchy Mutation,</i><br />
Lixin Su, Mikko H Lipasti (University of Wisconsin  Madison)
</td></tr>

<tr>
<th align="left">Session 3: Phase Detection and Profiling
</tr>
<tr>
<!-- Format me better -->
<td><b> Session Chair: Cliff Young, D.E. Shaw</b></td>
</tr>
<tr><td><i>
Online Phase Detection Algorithms</i><br />
Priya Nagpurkar, (University of California, Santa Barbara), Michael Hind (IBM Research), Chandra Krintz, (University of California, Santa Barbara), Peter Sweeney, V.T. Rajan  (IBM Research)
</td></tr>
<tr><td><i>
Region Monitoring for Local Phase Detection in Dynamic Optimization Systems,</i><br />
 Abhinav Das (U. of Minnesota), Jiwei Lu (U. of Minnesota), Wei-Chung Hsu (U. of Minnesota)
</td></tr>
<tr><td><i>
Selecting Software Phase Markers with Code Structure Analysis,</i><br /> Jeremy Lau, Erez Perelman, Brad Calder (UC San Diego)
</td></tr>
<tr><td><i>
Profiling over Adaptive Ranges</i> [<a href="progslides/session3_talk4_mysore.pdf">Slides (PDF)</a>]<br /> 
Shashidhar Mysore, Banit Agrawal, Timothy Sherwood, Nisheeth Shrivastava, Subhash Suri (UC Santa Barbara)
</td></tr>

<tr>
<th align="left">Session 4: Tiled and Multicore Compilation</th>
</tr>
<tr>
<td><b>Session Chair: Jeff Collard, HP Labs</b></td>
</tr>
<tr><td><i>
2D-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set</i> [<a href="progslides/session4_talk1_kim.pdf">Slides (PDF)</a>]<br />
Hyesoon Kim, Muhammad Aater Suleman, Onur Mutlu, Yale N. Patt (UT-Austin)
</td></tr>
<tr><td><i>
Constructing Virtual Architectures on a Tiled Processor,</i><br /> David Wentzlaff, Anant Agarwal (MIT)
</td></tr>
<tr><td><i>
Compiling for EDGE Architectures,</i><br /> Aaron Smith, (UT-Austin), J. Burrill, (UMass at Amherst), J. Gibson, B. Maher, N. Nethercote, B. Yoder, D. Burger, K. S. McKinley (UT-Austin)
</td></tr>
<tr><td><i>
Data and Computation Transformations for Brook Streaming Applications on Multiprocessors,</i><br /> Shih-wei Liao, Zhaohui Du, Gansha Wu, Guei-Yuan Lueh (Intel)
</td></tr>
<tr><td><i>
Compiler-directed Object Partitioning for Multicluster Processors,</i><br /> Michael L. Chu, Scott A. Mahlke (University of Michigan)
</td></tr>


<tr>
<th align="left">Session 5: Static Code Generation and Optimization Issues</th>
</tr>
<tr>
<td align="left"><b>Session Chair: Scott Mahlke, University of Michigan</b></th>
</tr>
<tr><td><i>
Inline Analysis: Beyond Selection Heuristics,</i><br /> Dhruva R. Chakrabarti, Shin-Ming Liu (Hewlett-Packard)
</td></tr>
<tr><td><i>
Practical Structure Layout Optimization and Advice,</i><br /> Robert Hundt, Dhruva R. Chakrabarti, Sandya S. Mannarswamy (Hewlett-Packard)
</td></tr>
<tr><td><i>
Post Register Allocation Spill Code Optimization,</i><br /> Chris Lupo, Kent Wilken (University of California, Davis)
</td></tr>
<tr><td><i>
A Compiler-Guided Approach for Reducing Disk Power Consumption by Exploiting Disk Access Locality</i> [<a href="progslides/session5_talk4_son.pdf">Slides (PDF)</a>]<br /> 
Seung Woo Son, Guangyu Chen, Mahmut Kandemir (Pennsylvania State University)
</td></tr>


<tr>
<th align="left">Session 6: SIMD Compilation</th>
</tr>
<tr>
<td align="left"><b>Session Chair: Kim Hazelwood, University of Virginia</td>
</tr>
<tr><td><i>
Optimizing Dynamic Binary Translation for SIMD Instructions</i> [<a href="progslides/session6_talk1_li.pdf">Slides (PDF)</a>]<br />
Jianhui Li, Qi Zhang, Shu Xu, Bo Huang (Intel China Software Center)
</td></tr>
<tr><td><i>
Multi-Platform Auto-Vectorization</i>[<a href="progslides/session6_talk2_nuzman.pdf">Slides (PDF)</a>]<br />
Dorit Nuzman, Richard Henderson (IBM)
</td></tr>

<tr>
<th align="left">Session 7: Optimization-space Exploration</th>
</tr>
<tr>
<td align="left"><b>Session Chair: Manish Vachharajani, University of Colorado</b></td>
</tr>
<tr><td><i>
Using Machine Learning to Focus Iterative Optimization,</i><br /> Felix Agakov, Edwin Bonilla, John Cavazos, Bjoern Franke, Grigori Fursin, Michael O'Boyle, Marc Toussaint, John Thomson, Chris Williams (Edinburgh U)
</td></tr>
<tr><td><i>
Exhaustive Optimization Phase Order Space Exploration,</i><br /> Prasad Kulkarni, David Whalley, Gary Tyson, (Florida State University), Jack Davidson (University of Virginia)
</td></tr>
<tr><td><i>
Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning,</i><br /> Zhelong Pan, Rudolf Eigenmann (Purdue University)
</td></tr>

<tr>
<th align="left">Session 8: Security and Reliability</th>
</tr>
<tr>
<td align="left"><b>Session Chair: Sanjeev Banerji, Determina</b></td>
</tr>
<tr><td><i>
Software-Based Transparent and Comprehensive Control-Flow Error Detection,</i><br /> Edson Borin, (UNICAMP), Cheng Wang, Youfeng Wu (Intel), Guido Araujo (UNICAMP)
</td></tr>
<tr><td><i>
Compiler Optimizations to Reduce Security Overheads,</i><br /> Tao Zhang, Xiaotong Zhuang, Santosh Pande (Georgia Tech)
</td></tr>
<tr><td><i>
BIRD: Binary Interpretation using Runtime Disassembly,</i><br /> Susanta Nanda, Wei Li, Tzi-cker Chiueh (SUNY at Stony Brook)
</td></tr>
</table>



</body>
</html>

