Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 17 19:45:04 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               55          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/sumturno2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.159      -28.276                      4                  369        0.074        0.000                      0                  369        4.020        0.000                       0                   294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.159      -28.276                      4                  365        0.074        0.000                      0                  365        4.020        0.000                       0                   294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.535        0.000                      0                    4        0.311        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.159ns,  Total Violation      -28.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.159ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.056ns  (logic 7.876ns (46.177%)  route 9.180ns (53.823%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.619     5.221    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.677 r  dados_aleatorios/dados_i_reg[0][1]_replica_2/Q
                         net (fo=26, routed)          0.855     6.533    dados_aleatorios/dados[0][1]_repN_2
    SLICE_X42Y100        LUT4 (Prop_lut4_I2_O)        0.124     6.657 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.657    dados_aleatorios/resultado[4]_i_104__0_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.115 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=27, routed)          0.599     7.714    dados_aleatorios/resultado_reg[4]_i_66_n_2
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.332     8.046 r  dados_aleatorios/resultado[4]_i_106_comp/O
                         net (fo=1, routed)           0.484     8.531    dados_aleatorios/resultado[4]_i_106_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.996 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=19, routed)          0.736     9.731    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.329    10.060 r  dados_aleatorios/resultado[4]_i_37_replica/O
                         net (fo=7, routed)           0.445    10.505    dados_aleatorios/puntuaciones1/instance_caso_ep/p_1_in__0[1]_repN
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.124    10.629 r  dados_aleatorios/resultado[4]_i_71/O
                         net (fo=1, routed)           0.000    10.629    dados_aleatorios/resultado[4]_i_71_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.086 r  dados_aleatorios/resultado_reg[4]_i_35/CO[1]
                         net (fo=35, routed)          0.477    11.563    dados_aleatorios/puntuaciones1/instance_caso_ep/p_0_in
    SLICE_X39Y98         LUT3 (Prop_lut3_I2_O)        0.329    11.892 f  dados_aleatorios/resultado[4]_i_119/O
                         net (fo=2, routed)           0.411    12.303    dados_aleatorios/resultado[4]_i_119_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.427 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.189    12.616    dados_aleatorios/resultado[4]_i_110_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.104 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=12, routed)          0.488    13.592    dados_aleatorios/resultado_reg[4]_i_81_n_2
    SLICE_X44Y99         LUT5 (Prop_lut5_I4_O)        0.332    13.924 r  dados_aleatorios/resultado[4]_i_43/O
                         net (fo=9, routed)           0.835    14.759    dados_aleatorios/resultado[4]_i_43_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.124    14.883 r  dados_aleatorios/resultado[4]_i_79/O
                         net (fo=1, routed)           0.000    14.883    dados_aleatorios/resultado[4]_i_79_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.341 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=22, routed)          0.386    15.727    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X42Y99         LUT3 (Prop_lut3_I2_O)        0.325    16.052 f  dados_aleatorios/resultado[4]_i_52_replica/O
                         net (fo=2, routed)           0.445    16.496    dados_aleatorios/resultado[4]_i_52_n_0_repN
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.331    16.827 r  dados_aleatorios/resultado[4]_i_85/O
                         net (fo=1, routed)           0.336    17.164    dados_aleatorios/resultado[4]_i_85_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.652 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.552    18.204    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.332    18.536 r  dados_aleatorios/resultado[4]_i_94_comp_1/O
                         net (fo=1, routed)           0.324    18.860    dados_aleatorios/resultado[4]_i_94_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.325 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.503    19.828    dados_aleatorios/resultado_reg[4]_i_56_n_2
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.329    20.157 r  dados_aleatorios/resultado[4]_i_20/O
                         net (fo=1, routed)           0.000    20.157    dados_aleatorios/resultado[4]_i_20_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.737 f  dados_aleatorios/resultado_reg[4]_i_7/O[2]
                         net (fo=1, routed)           0.428    21.164    dados_aleatorios/resultado_reg[4]_i_7_n_5
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.302    21.466 f  dados_aleatorios/resultado[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.687    22.154    dados_aleatorios/resultado[4]_i_3_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.278 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.278    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X35Y99         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.520    14.943    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.031    15.118    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -22.278    
  -------------------------------------------------------------------
                         slack                                 -7.159    

Slack (VIOLATED) :        -7.101ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.959ns  (logic 7.474ns (44.071%)  route 9.485ns (55.929%))
  Logic Levels:           21  (CARRY4=8 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[1][1]_replica/Q
                         net (fo=23, routed)          0.785     6.480    dados_aleatorios/dados[1][1]_repN
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     6.604 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.604    dados_aleatorios/resultado[4]_i_104__1_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.061 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=26, routed)          0.750     7.811    dados_aleatorios/resultado_reg[4]_i_66__0_n_2
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.329     8.140 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.324     8.464    dados_aleatorios/resultado[4]_i_106__0_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.929 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=19, routed)          0.652     9.581    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.329     9.910 r  dados_aleatorios/resultado[4]_i_37__0/O
                         net (fo=9, routed)           0.462    10.372    dados_aleatorios/puntuaciones1/instance_caso_eg/p_1_in__0[1]
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.496 r  dados_aleatorios/resultado[4]_i_71__0/O
                         net (fo=1, routed)           0.000    10.496    dados_aleatorios/resultado[4]_i_71__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.953 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=33, routed)          0.414    11.367    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.329    11.696 f  dados_aleatorios/resultado[4]_i_119__0/O
                         net (fo=2, routed)           0.638    12.334    dados_aleatorios/resultado[4]_i_119__0_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I4_O)        0.124    12.458 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.323    12.781    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.269 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=11, routed)          0.585    13.854    dados_aleatorios/resultado_reg[4]_i_81__0_n_2
    SLICE_X39Y101        LUT5 (Prop_lut5_I4_O)        0.332    14.186 r  dados_aleatorios/resultado[4]_i_41__0/O
                         net (fo=9, routed)           0.191    14.377    dados_aleatorios/resultado[4]_i_41__0_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.501 r  dados_aleatorios/resultado[4]_i_76__0/O
                         net (fo=1, routed)           0.520    15.021    dados_aleatorios/resultado[4]_i_76__0_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    15.466 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=21, routed)          0.415    15.882    dados_aleatorios/resultado_reg[4]_i_39__0_n_2
    SLICE_X38Y103        LUT3 (Prop_lut3_I2_O)        0.329    16.211 f  dados_aleatorios/resultado[4]_i_52__0/O
                         net (fo=6, routed)           0.672    16.883    dados_aleatorios/resultado[4]_i_52__0_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.007 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.330    17.337    dados_aleatorios/resultado[4]_i_85__0_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.802 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.936    18.737    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X41Y105        LUT6 (Prop_lut6_I4_O)        0.329    19.066 r  dados_aleatorios/resultado[4]_i_96__0_comp_1/O
                         net (fo=1, routed)           0.000    19.066    dados_aleatorios/resultado[4]_i_96__0_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.523 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.335    19.858    dados_aleatorios/resultado_reg[4]_i_56__0_n_2
    SLICE_X43Y105        LUT3 (Prop_lut3_I2_O)        0.329    20.187 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.344    20.531    dados_aleatorios/resultado[4]_i_24__0_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    21.087 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[2]
                         net (fo=1, routed)           0.808    21.896    dados_aleatorios/resultado_reg[4]_i_8__0_n_5
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.302    22.198 r  dados_aleatorios/resultado[4]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    22.198    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X43Y105        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.499    14.921    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X43Y105        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X43Y105        FDCE (Setup_fdce_C_D)        0.031    15.097    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 -7.101    

Slack (VIOLATED) :        -7.095ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 7.587ns (44.626%)  route 9.414ns (55.374%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[1][1]_replica/Q
                         net (fo=23, routed)          0.870     6.564    dados_aleatorios/dados[1][1]_repN
    SLICE_X48Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.688 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.688    dados_aleatorios/resultado[4]_i_104_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.145 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=27, routed)          0.529     7.674    dados_aleatorios/resultado_reg[4]_i_66__2_n_2
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.329     8.003 r  dados_aleatorios/resultado[4]_i_106__2_comp/O
                         net (fo=1, routed)           0.190     8.193    dados_aleatorios/resultado[4]_i_106__2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.658 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=21, routed)          0.671     9.329    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X51Y101        LUT5 (Prop_lut5_I4_O)        0.329     9.658 r  dados_aleatorios/resultado[4]_i_38__2_replica/O
                         net (fo=6, routed)           0.639    10.297    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]_repN
    SLICE_X48Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.421    dados_aleatorios/resultado[4]_i_71__2_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.878 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=34, routed)          0.618    11.496    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X49Y101        LUT3 (Prop_lut3_I2_O)        0.329    11.825 f  dados_aleatorios/resultado[4]_i_119__2/O
                         net (fo=2, routed)           0.466    12.291    dados_aleatorios/resultado[4]_i_119__2_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    12.415 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.195    12.610    dados_aleatorios/resultado[4]_i_110__2_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.075 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=11, routed)          0.659    13.733    dados_aleatorios/resultado_reg[4]_i_81__2_n_2
    SLICE_X47Y104        LUT5 (Prop_lut5_I4_O)        0.329    14.062 r  dados_aleatorios/resultado[4]_i_45__2/O
                         net (fo=6, routed)           0.685    14.747    dados_aleatorios/resultado[4]_i_45__2_n_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.124    14.871 r  dados_aleatorios/resultado[4]_i_79__2/O
                         net (fo=1, routed)           0.000    14.871    dados_aleatorios/resultado[4]_i_79__2_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.329 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=21, routed)          0.609    15.939    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X42Y104        LUT3 (Prop_lut3_I2_O)        0.332    16.271 f  dados_aleatorios/resultado[4]_i_55__2/O
                         net (fo=3, routed)           0.577    16.847    dados_aleatorios/resultado[4]_i_55__2_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.971 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.323    17.294    dados_aleatorios/resultado[4]_i_85__2_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.759 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.371    18.130    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X44Y104        LUT5 (Prop_lut5_I4_O)        0.329    18.459 r  dados_aleatorios/resultado[4]_i_61__2/O
                         net (fo=2, routed)           0.462    18.921    dados_aleatorios/resultado[4]_i_61__2_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.045 r  dados_aleatorios/resultado[4]_i_96__2/O
                         net (fo=1, routed)           0.000    19.045    dados_aleatorios/resultado[4]_i_96__2_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.502 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.363    19.866    dados_aleatorios/resultado_reg[4]_i_56__2_n_2
    SLICE_X46Y105        LUT6 (Prop_lut6_I0_O)        0.329    20.195 r  dados_aleatorios/resultado[4]_i_21__2/O
                         net (fo=1, routed)           0.000    20.195    dados_aleatorios/resultado[4]_i_21__2_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.622 f  dados_aleatorios/resultado_reg[4]_i_7__2/O[1]
                         net (fo=1, routed)           0.454    21.076    dados_aleatorios/resultado_reg[4]_i_7__2_n_6
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.306    21.382 r  dados_aleatorios/resultado[4]_i_3__2_comp/O
                         net (fo=1, routed)           0.734    22.116    dados_aleatorios/resultado[4]_i_3__2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I3_O)        0.124    22.240 r  dados_aleatorios/resultado[4]_i_1__2_comp_1/O
                         net (fo=1, routed)           0.000    22.240    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X46Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.497    14.919    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.081    15.145    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 -7.095    

Slack (VIOLATED) :        -6.921ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.808ns  (logic 7.148ns (42.528%)  route 9.660ns (57.472%))
  Logic Levels:           21  (CARRY4=8 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.619     5.221    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.677 r  dados_aleatorios/dados_i_reg[0][1]_replica_2/Q
                         net (fo=26, routed)          0.809     6.486    dados_aleatorios/dados[0][1]_repN_2
    SLICE_X45Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.610 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.610    dados_aleatorios/resultado[4]_i_104__2_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.067 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=25, routed)          0.768     7.835    dados_aleatorios/resultado_reg[4]_i_66__1_n_2
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.329     8.164 r  dados_aleatorios/resultado[4]_i_106__1_comp/O
                         net (fo=1, routed)           0.195     8.359    dados_aleatorios/resultado[4]_i_106__1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.824 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.507     9.331    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.329     9.660 r  dados_aleatorios/resultado[4]_i_38__1/O
                         net (fo=11, routed)          0.636    10.297    dados_aleatorios/puntuaciones2/instance_caso_ep/p_1_in__0[0]
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.124    10.421 r  dados_aleatorios/resultado[4]_i_71__1/O
                         net (fo=1, routed)           0.000    10.421    dados_aleatorios/resultado[4]_i_71__1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.878 r  dados_aleatorios/resultado_reg[4]_i_35__1/CO[1]
                         net (fo=32, routed)          1.095    11.973    dados_aleatorios/puntuaciones2/instance_caso_ep/p_0_in
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.329    12.302 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.189    12.491    dados_aleatorios/resultado[4]_i_110__1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    12.979 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=10, routed)          0.349    13.328    dados_aleatorios/resultado_reg[4]_i_81__1_n_2
    SLICE_X49Y99         LUT5 (Prop_lut5_I4_O)        0.332    13.660 r  dados_aleatorios/resultado[4]_i_54__1/O
                         net (fo=7, routed)           0.764    14.424    dados_aleatorios/resultado[4]_i_54__1_n_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.124    14.548 r  dados_aleatorios/resultado[4]_i_92__1/O
                         net (fo=1, routed)           0.000    14.548    dados_aleatorios/resultado[4]_i_92__1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.005 r  dados_aleatorios/resultado_reg[4]_i_51__1/CO[1]
                         net (fo=21, routed)          0.407    15.412    dados_aleatorios/resultado_reg[4]_i_51__1_n_2
    SLICE_X46Y98         LUT6 (Prop_lut6_I5_O)        0.329    15.741 r  dados_aleatorios/resultado[4]_i_65__1/O
                         net (fo=5, routed)           0.801    16.541    dados_aleatorios/resultado[4]_i_65__1_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124    16.665 r  dados_aleatorios/resultado[4]_i_87__1/O
                         net (fo=1, routed)           0.000    16.665    dados_aleatorios/resultado[4]_i_87__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.122 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.598    17.720    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X49Y99         LUT5 (Prop_lut5_I4_O)        0.329    18.049 r  dados_aleatorios/resultado[4]_i_117__1/O
                         net (fo=1, routed)           0.449    18.498    dados_aleatorios/resultado[4]_i_117__1_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    18.622 r  dados_aleatorios/resultado[4]_i_96__1_comp/O
                         net (fo=1, routed)           0.000    18.622    dados_aleatorios/resultado[4]_i_96__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.079 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.660    19.739    dados_aleatorios/resultado_reg[4]_i_56__1_n_2
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.329    20.068 r  dados_aleatorios/resultado[4]_i_22__1/O
                         net (fo=1, routed)           0.473    20.541    dados_aleatorios/resultado[4]_i_22__1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.945 r  dados_aleatorios/resultado_reg[4]_i_8__1/CO[3]
                         net (fo=1, routed)           0.959    21.905    dados_aleatorios/resultado_reg[4]_i_8__1_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    22.029 r  dados_aleatorios/resultado[4]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.029    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.512    14.935    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.029    15.108    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -22.029    
  -------------------------------------------------------------------
                         slack                                 -6.921    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 1.200ns (15.915%)  route 6.340ns (84.085%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[2][1]/Q
                         net (fo=65, routed)          1.780     7.462    dados_aleatorios/dados[2][1]
    SLICE_X33Y103        LUT3 (Prop_lut3_I2_O)        0.124     7.586 r  dados_aleatorios/resultado[4]_i_16/O
                         net (fo=3, routed)           1.218     8.804    dados_aleatorios/resultado[4]_i_16_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.807     9.735    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.856    10.715    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.839 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.801    11.640    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    11.764 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.878    12.642    puntuaciones2/instance_case_t/p_0_in
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.766 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    12.766    puntuaciones2/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.504    14.926    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.079    15.229    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.914ns (26.131%)  route 5.411ns (73.869%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.620     5.222    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=28, routed)          2.396     8.074    dados_aleatorios/dados[1][0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.198 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.613     8.812    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.150     8.962 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.901     9.862    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.328    10.190 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.774    10.965    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.089 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.726    11.815    dados_aleatorios/resultado_i[3]_i_3__0_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.213 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.547 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.547    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X31Y104        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.504    14.926    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.212    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.803ns (24.995%)  route 5.411ns (75.005%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.620     5.222    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=28, routed)          2.396     8.074    dados_aleatorios/dados[1][0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.198 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.613     8.812    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.150     8.962 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.901     9.862    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.328    10.190 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.774    10.965    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.089 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.726    11.815    dados_aleatorios/resultado_i[3]_i_3__0_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.213 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.436 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    12.436    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X31Y104        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.504    14.926    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.212    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.200ns (16.701%)  route 5.985ns (83.299%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[2][1]/Q
                         net (fo=65, routed)          1.780     7.462    dados_aleatorios/dados[2][1]
    SLICE_X33Y103        LUT3 (Prop_lut3_I2_O)        0.124     7.586 r  dados_aleatorios/resultado[4]_i_16/O
                         net (fo=3, routed)           1.218     8.804    dados_aleatorios/resultado[4]_i_16_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.807     9.735    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.859 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.856    10.715    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.839 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.801    11.640    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    11.764 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.523    12.287    puntuaciones1/instance_case_t/p_0_in
    SLICE_X34Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.411 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    12.411    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.504    14.926    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)        0.081    15.231    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.909ns (26.773%)  route 5.221ns (73.227%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.620     5.222    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=28, routed)          2.396     8.074    dados_aleatorios/dados[1][0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.198 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.613     8.812    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.150     8.962 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.901     9.862    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.328    10.190 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.774    10.965    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.089 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.537    11.626    dados_aleatorios/resultado_i[3]_i_3__0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.030 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.353 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.353    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X30Y104        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.504    14.926    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)        0.109    15.259    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 2.505ns (35.889%)  route 4.475ns (64.111%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.518     5.756 r  dados_aleatorios/dados_i_reg[3][0]/Q
                         net (fo=83, routed)          2.556     8.312    dados_aleatorios/dados[3][0]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.150     8.462 r  dados_aleatorios/resultado[3]_i_11/O
                         net (fo=4, routed)           0.477     8.939    puntuaciones2/instance_caso_m/DI[0]
    SLICE_X36Y104        LUT4 (Prop_lut4_I0_O)        0.328     9.267 r  puntuaciones2/instance_caso_m/resultado[3]_i_12/O
                         net (fo=1, routed)           0.000     9.267    puntuaciones2/instance_caso_m/resultado[3]_i_12_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.494 r  puntuaciones2/instance_caso_m/resultado_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.581    10.075    puntuaciones2/instance_caso_m/resultado_reg[3]_i_2_n_6
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.329    10.404 r  puntuaciones2/instance_caso_m/resultado[3]_i_3/O
                         net (fo=2, routed)           0.860    11.265    puntuaciones2/instance_caso_m/resultado[3]_i_3_n_0
    SLICE_X37Y104        LUT4 (Prop_lut4_I0_O)        0.332    11.597 r  puntuaciones2/instance_caso_m/resultado[3]_i_6/O
                         net (fo=1, routed)           0.000    11.597    puntuaciones2/instance_caso_m/resultado[3]_i_6_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.995 r  puntuaciones2/instance_caso_m/resultado_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.995    puntuaciones2/instance_caso_m/resultado_reg[3]_i_1_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.217 r  puntuaciones2/instance_caso_m/resultado_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.217    puntuaciones2/instance_caso_m/p_0_in[4]
    SLICE_X37Y105        FDRE                                         r  puntuaciones2/instance_caso_m/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.503    14.925    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X37Y105        FDRE                                         r  puntuaciones2/instance_caso_m/resultado_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.062    15.132    puntuaciones2/instance_caso_m/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.247ns (55.674%)  route 0.197ns (44.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[0].LFSR_inst/clk_IBUF_BUFG
    SLICE_X46Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDPE (Prop_fdpe_C_Q)         0.148     1.628 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[2]/Q
                         net (fo=4, routed)           0.197     1.825    dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg_n_0_[2]
    SLICE_X44Y99         LUT6 (Prop_lut6_I2_O)        0.099     1.924 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/dados_i[0][1]_i_1/O
                         net (fo=5, routed)           0.000     1.924    dados_aleatorios/lfsr_generators[0].LFSR_inst_n_1
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDPE (Hold_fdpe_C_D)         0.092     1.850    dados_aleatorios/dados_i_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fsm/habilitador_dados_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.978%)  route 0.247ns (57.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X36Y94         FDPE                                         r  fsm/habilitador_dados_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  fsm/habilitador_dados_reg/Q
                         net (fo=14, routed)          0.247     1.877    dados_aleatorios/lfsr_generators[2].LFSR_inst/habilitador_dados
    SLICE_X41Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.922 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_0
    SLICE_X41Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.835     2.000    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y100        FDPE (Hold_fdpe_C_D)         0.092     1.846    dados_aleatorios/dados_i_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][2]_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.428%)  route 0.286ns (60.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.563     1.482    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=26, routed)          0.123     1.746    dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i_reg[1][2]
    SLICE_X43Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][2]_i_1/O
                         net (fo=3, routed)           0.163     1.954    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_0
    SLICE_X45Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]_replica/C
                         clock pessimism             -0.245     1.758    
    SLICE_X45Y98         FDPE (Hold_fdpe_C_D)         0.070     1.828    dados_aleatorios/dados_i_reg[1][2]_replica
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.684%)  route 0.308ns (62.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.569     1.488    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.308     1.937    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X43Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][2]_i_1/O
                         net (fo=3, routed)           0.000     1.982    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_0
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDPE (Hold_fdpe_C_D)         0.092     1.844    dados_aleatorios/dados_i_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.569     1.488    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.079     1.708    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X43Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.839     2.004    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y97         FDPE (Hold_fdpe_C_D)         0.075     1.563    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fsm/habilitador_dados_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.500%)  route 0.324ns (63.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X36Y94         FDPE                                         r  fsm/habilitador_dados_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  fsm/habilitador_dados_reg/Q
                         net (fo=14, routed)          0.324     1.954    dados_aleatorios/lfsr_generators[2].LFSR_inst/habilitador_dados
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.999 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.999    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_2
    SLICE_X44Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDPE (Hold_fdpe_C_D)         0.091     1.843    dados_aleatorios/dados_i_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.088%)  route 0.172ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.570     1.489    down/U1/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.172     1.802    down/U2/sreg_reg[0]
    SLICE_X30Y88         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.840     2.005    down/U2/clk_IBUF_BUFG
    SLICE_X30Y88         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.642    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.342%)  route 0.170ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.570     1.489    enter/U1/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.170     1.800    enter/U2/sreg_reg[0]
    SLICE_X30Y88         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.840     2.005    enter/U2/clk_IBUF_BUFG
    SLICE_X30Y88         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.640    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.773%)  route 0.334ns (64.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.334     1.962    puntuaciones2/sumturno2
    SLICE_X37Y101        LUT4 (Prop_lut4_I2_O)        0.045     2.007 r  puntuaciones2/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    puntuaciones2/instance_caso_fullh/resultado_reg[4]_0
    SLICE_X37Y101        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.836     2.001    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.092     1.847    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fsm/habilitador_dados_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.784%)  route 0.334ns (64.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X36Y94         FDPE                                         r  fsm/habilitador_dados_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.630 r  fsm/habilitador_dados_reg/Q
                         net (fo=14, routed)          0.334     1.964    dados_aleatorios/lfsr_generators[3].LFSR_inst/habilitador_dados
    SLICE_X41Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.009 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][2]_i_1/O
                         net (fo=1, routed)           0.000     2.009    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_0
    SLICE_X41Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.835     2.000    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y100        FDPE (Hold_fdpe_C_D)         0.092     1.846    dados_aleatorios/dados_i_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X46Y100   dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y99    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y100   dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X47Y98    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y97    dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X48Y100   dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X51Y101   dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y99    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y101   dados_aleatorios/dados_i_reg[0][1]_replica/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y100   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y100   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y99    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y99    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y100   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X46Y100   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y99    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y99    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.456ns (24.205%)  route 1.428ns (75.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           1.428     7.126    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X43Y105        FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.499    14.921    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X43Y105        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.405    14.661    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.456ns (29.188%)  route 1.106ns (70.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           1.106     6.804    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X35Y99         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.520    14.943    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.456ns (29.457%)  route 1.092ns (70.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           1.092     6.790    puntuaciones2/instance_caso_ep/sumturno2
    SLICE_X51Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.512    14.935    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.240%)  route 0.958ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.958     6.656    puntuaciones2/instance_caso_eg/sumturno2
    SLICE_X46Y103        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.497    14.919    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Recov_fdce_C_CLR)     -0.319    14.745    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  8.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.843%)  route 0.365ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.365     1.994    puntuaciones2/instance_caso_eg/sumturno2
    SLICE_X46Y103        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.831     1.996    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.683    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.379%)  route 0.551ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           0.551     2.179    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X43Y105        FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.831     1.997    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X43Y105        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X43Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.659    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.764%)  route 0.406ns (74.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  fsm/sumturno1_reg/Q
                         net (fo=8, routed)           0.406     2.035    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X35Y99         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.842     2.007    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X35Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 fsm/sumturno2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.102%)  route 0.444ns (75.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  fsm/sumturno2_reg/Q
                         net (fo=8, routed)           0.444     2.072    puntuaciones2/instance_caso_ep/sumturno2
    SLICE_X51Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.836     2.001    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.643    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 3.254ns (29.305%)  route 7.850ns (70.695%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.430     9.357    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.495     9.976    fsm/segmentos[5]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.642    10.742    fsm/segmentos[5]_i_4_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.866    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    11.104 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.104    display/segmentos_vector[7]__0[5]
    SLICE_X31Y109        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 3.228ns (29.788%)  route 7.609ns (70.212%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.922     8.849    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.973 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.425     9.398    fsm/segmentos[3]_i_11_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.978    10.501    fsm/segmentos[3]_i_4_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    10.625 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.625    fsm/segmentos[3]_i_2_n_0
    SLICE_X31Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    10.837 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.837    display/segmentos_vector[7]__0[3]
    SLICE_X31Y111        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 3.225ns (30.098%)  route 7.490ns (69.902%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.202     9.129    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.253 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.433     9.686    fsm/segmentos[4]_i_11_n_0
    SLICE_X35Y112        LUT6 (Prop_lut6_I4_O)        0.124     9.810 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.572    10.382    fsm/segmentos[4]_i_4_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.506    fsm/segmentos[4]_i_2_n_0
    SLICE_X34Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    10.715 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.715    display/segmentos_vector[7]__0[4]
    SLICE_X34Y110        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 3.228ns (30.317%)  route 7.420ns (69.683%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.975     8.902    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.495     9.521    fsm/segmentos[6]_i_12_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.667    10.312    fsm/segmentos[6]_i_4_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I0_O)        0.124    10.436 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.436    fsm/segmentos[6]_i_2_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    10.648 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.648    display/segmentos_vector[7]__0[6]
    SLICE_X35Y110        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.605ns  (logic 3.254ns (30.684%)  route 7.351ns (69.316%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.971     8.898    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.297     9.319    fsm/segmentos[1]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.443 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.800    10.243    fsm/segmentos[1]_i_4_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.367 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.367    fsm/segmentos[1]_i_2_n_0
    SLICE_X33Y108        MUXF7 (Prop_muxf7_I0_O)      0.238    10.605 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.605    display/segmentos_vector[7]__0[1]
    SLICE_X33Y108        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 3.254ns (30.742%)  route 7.331ns (69.258%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.036     8.963    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124     9.087 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.433     9.520    fsm/segmentos[0]_i_11_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.644 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.579    10.223    fsm/segmentos[0]_i_4_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.347 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.347    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y108        MUXF7 (Prop_muxf7_I0_O)      0.238    10.585 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.585    display/segmentos_vector[7]__0[0]
    SLICE_X32Y108        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 3.254ns (32.556%)  route 6.741ns (67.444%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance1/resultado_reg[0]/G
    SLICE_X32Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance1/resultado_reg[0]/Q
                         net (fo=1, routed)           0.862     1.421    puntuaciones1/instancia_demux/centenas0_carry_i_19_0[0]
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     1.545 r  puntuaciones1/instancia_demux/centenas0_carry_i_51/O
                         net (fo=1, routed)           0.280     1.825    puntuaciones1/instancia_demux/centenas0_carry_i_51_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     1.949 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     2.824    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     2.948 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245     4.192    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.316 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.316    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.866 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.866    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.980 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.980    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.202 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486     6.688    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299     6.987 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536     7.523    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.927 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.643     8.570    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.694 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.412     9.106    fsm/segmentos[2]_i_11_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.230 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.403     9.633    fsm/segmentos[2]_i_4_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000     9.757    fsm/segmentos[2]_i_2_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     9.995 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.995    display/segmentos_vector[7]__0[2]
    SLICE_X33Y109        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.505ns (47.202%)  route 5.039ns (52.798%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDPE                         0.000     0.000 r  display/digictrl_reg[7]_P/C
    SLICE_X31Y112        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  display/digictrl_reg[7]_P/Q
                         net (fo=1, routed)           0.812     1.231    display/digictrl_reg[7]_P_n_0
    SLICE_X31Y112        LUT3 (Prop_lut3_I0_O)        0.325     1.556 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.228     5.783    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.545 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.545    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.530ns (48.800%)  route 4.753ns (51.200%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X30Y112        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.555     1.387    display/digictrl_reg[7]_LDC_n_0
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124     1.511 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.198     5.709    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.284 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.284    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.986ns  (logic 4.736ns (52.703%)  route 4.250ns (47.297%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X30Y112        LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.676     1.508    display/digictrl_reg[7]_LDC_n_0
    SLICE_X29Y112        LUT3 (Prop_lut3_I1_O)        0.150     1.658 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.574     5.232    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.986 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.986    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    display/ROTATE_LEFT[4]
    SLICE_X32Y112        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.140     0.268    display/ROTATE_LEFT[5]
    SLICE_X32Y112        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.385%)  route 0.135ns (47.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.135     0.283    display/ROTATE_LEFT[7]
    SLICE_X30Y111        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.162     0.303    display/ROTATE_LEFT[1]
    SLICE_X32Y112        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.770%)  route 0.178ns (58.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.178     0.306    display/ROTATE_LEFT[6]
    SLICE_X30Y111        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.184%)  route 0.219ns (60.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.219     0.360    display/ROTATE_LEFT[3]
    SLICE_X32Y112        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.271ns (69.754%)  route 0.118ns (30.246%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.118     0.282    fsm/segmentos_reg[0][1]
    SLICE_X31Y111        LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.327    fsm/segmentos[3]_i_2_n_0
    SLICE_X31Y111        MUXF7 (Prop_muxf7_I0_O)      0.062     0.389 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.389    display/segmentos_vector[7]__0[3]
    SLICE_X31Y111        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.198     0.362    display/Q[1]
    SLICE_X30Y111        LUT3 (Prop_lut3_I1_O)        0.043     0.405 r  display/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    display/p_1_in[2]
    SLICE_X30Y111        FDRE                                         r  display/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.198     0.362    display/Q[1]
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  display/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    display/p_1_in[1]
    SLICE_X30Y111        FDRE                                         r  display/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.164ns (39.969%)  route 0.246ns (60.031%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.246     0.410    display/ROTATE_LEFT[0]
    SLICE_X32Y112        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.649ns  (logic 3.027ns (23.930%)  route 9.622ns (76.070%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.430    16.145    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124    16.269 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.495    16.764    fsm/segmentos[5]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    16.888 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.642    17.530    fsm/segmentos[5]_i_4_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    17.654 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    17.654    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    17.892 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.892    display/segmentos_vector[7]__0[5]
    SLICE_X31Y109        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.382ns  (logic 3.001ns (24.237%)  route 9.381ns (75.763%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.922    15.637    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y112        LUT6 (Prop_lut6_I5_O)        0.124    15.761 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.425    16.186    fsm/segmentos[3]_i_11_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I4_O)        0.124    16.310 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.978    17.289    fsm/segmentos[3]_i_4_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    17.413 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.413    fsm/segmentos[3]_i_2_n_0
    SLICE_X31Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    17.625 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.625    display/segmentos_vector[7]__0[3]
    SLICE_X31Y111        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 2.998ns (24.453%)  route 9.262ns (75.547%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.202    15.917    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.041 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.433    16.474    fsm/segmentos[4]_i_11_n_0
    SLICE_X35Y112        LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.572    17.170    fsm/segmentos[4]_i_4_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.294 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    17.294    fsm/segmentos[4]_i_2_n_0
    SLICE_X34Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    17.503 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.503    display/segmentos_vector[7]__0[4]
    SLICE_X34Y110        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.193ns  (logic 3.001ns (24.612%)  route 9.192ns (75.388%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.975    15.690    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.814 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.495    16.309    fsm/segmentos[6]_i_12_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    16.433 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.667    17.100    fsm/segmentos[6]_i_4_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.224    fsm/segmentos[6]_i_2_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    17.436 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.436    display/segmentos_vector[7]__0[6]
    SLICE_X35Y110        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.150ns  (logic 3.027ns (24.913%)  route 9.123ns (75.087%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.971    15.686    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.297    16.107    fsm/segmentos[1]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124    16.231 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.800    17.031    fsm/segmentos[1]_i_4_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    17.155 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    17.155    fsm/segmentos[1]_i_2_n_0
    SLICE_X33Y108        MUXF7 (Prop_muxf7_I0_O)      0.238    17.393 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.393    display/segmentos_vector[7]__0[1]
    SLICE_X33Y108        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.130ns  (logic 3.027ns (24.954%)  route 9.103ns (75.046%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.036    15.751    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.875 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.433    16.308    fsm/segmentos[0]_i_11_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I4_O)        0.124    16.432 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.579    17.011    fsm/segmentos[0]_i_4_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    17.135 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    17.135    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y108        MUXF7 (Prop_muxf7_I0_O)      0.238    17.373 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.373    display/segmentos_vector[7]__0[0]
    SLICE_X32Y108        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 3.027ns (26.229%)  route 8.514ns (73.771%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.914     8.613    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  puntuaciones1/instancia_demux/centenas0_carry_i_45/O
                         net (fo=1, routed)           0.875     9.612    mux_fin/segmentos[6]_i_6_2
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.245    10.981    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X36Y107        LUT2 (Prop_lut2_I1_O)        0.124    11.105 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.105    display/UTB1/S[1]
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.655 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.655    display/UTB1/centenas0_carry_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    display/UTB1/centenas0_carry__0_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.991 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.486    13.476    fsm/O[0]
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.299    13.775 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.536    14.311    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.715 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.643    15.358    fsm/segmentos[3]_i_4_0[0]
    SLICE_X33Y112        LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.412    15.894    fsm/segmentos[2]_i_11_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I4_O)        0.124    16.018 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.403    16.421    fsm/segmentos[2]_i_4_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    16.545 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    16.545    fsm/segmentos[2]_i_2_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    16.783 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.783    display/segmentos_vector[7]__0[2]
    SLICE_X33Y109        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 4.447ns (48.201%)  route 4.779ns (51.799%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     5.762 f  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.497     7.258    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y83         LUT4 (Prop_lut4_I3_O)        0.152     7.410 r  fsm/leds_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.282    10.693    leds_OBUF[16]
    V11                  OBUF (Prop_obuf_I_O)         3.777    14.470 r  leds_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.470    leds[16]
    V11                                                               r  leds[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.427ns (49.135%)  route 4.583ns (50.865%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.518     5.762 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.504     7.266    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y83         LUT4 (Prop_lut4_I1_O)        0.152     7.418 r  fsm/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.079    10.497    leds_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         3.757    14.254 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.254    leds[8]
    U16                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.196ns (46.867%)  route 4.757ns (53.133%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X30Y94         FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDPE (Prop_fdpe_C_Q)         0.518     5.762 f  fsm/etapa_reg[0]/Q
                         net (fo=26, routed)          1.466     7.227    fsm/etapa_reg_n_0_[0]
    SLICE_X28Y83         LUT4 (Prop_lut4_I2_O)        0.124     7.351 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.291    10.643    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.197 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.197    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.565     1.484    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  puntuaciones2/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.113     1.738    puntuaciones2/instance3/resultado_i_reg_n_0_[2]
    SLICE_X31Y102        LDCE                                         r  puntuaciones2/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.566     1.485    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance5/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.116     1.743    puntuaciones1/instance5/resultado_i_reg_n_0_[4]
    SLICE_X30Y100        LDCE                                         r  puntuaciones1/instance5/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.566     1.485    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones2/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.116     1.743    puntuaciones2/instance5/resultado_i_reg_n_0_[3]
    SLICE_X32Y100        LDCE                                         r  puntuaciones2/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.806%)  route 0.129ns (50.194%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.567     1.486    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  puntuaciones1/instance2/resultado_i_reg[3]/Q
                         net (fo=2, routed)           0.129     1.743    puntuaciones1/instance2/resultado_i_reg[3]_0[2]
    SLICE_X28Y100        LDCE                                         r  puntuaciones1/instance2/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.565     1.484    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  puntuaciones1/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.744    puntuaciones1/instance6/resultado_i_reg_n_0_[9]
    SLICE_X34Y105        LDCE                                         r  puntuaciones1/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.565     1.484    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  puntuaciones1/instance6/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.120     1.746    puntuaciones1/instance6/resultado_i_reg_n_0_[5]
    SLICE_X34Y105        LDCE                                         r  puntuaciones1/instance6/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.158%)  route 0.119ns (45.842%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.566     1.485    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.119     1.746    puntuaciones1/instance5/resultado_i_reg_n_0_[3]
    SLICE_X28Y100        LDCE                                         r  puntuaciones1/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.029%)  route 0.133ns (50.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.567     1.486    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  puntuaciones1/instance2/resultado_i_reg[3]/Q
                         net (fo=2, routed)           0.133     1.747    puntuaciones2/instance2/centenas0_carry_i_34[2]
    SLICE_X30Y102        LDCE                                         r  puntuaciones2/instance2/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.744%)  route 0.135ns (51.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.567     1.486    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  puntuaciones1/instance1/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.135     1.749    puntuaciones2/instance1/D[2]
    SLICE_X31Y102        LDCE                                         r  puntuaciones2/instance1/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.305%)  route 0.124ns (46.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.566     1.485    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones2/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.124     1.750    puntuaciones2/instance5/resultado_i_reg_n_0_[2]
    SLICE_X32Y100        LDCE                                         r  puntuaciones2/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_4/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.631ns (22.343%)  route 5.669ns (77.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.491     7.300    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X48Y100        FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.498     4.920    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X48Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][0]_replica_4/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.631ns (22.343%)  route 5.669ns (77.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.491     7.300    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X48Y100        FDPE                                         f  dados_aleatorios/dados_i_reg[1][0]_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.498     4.920    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X48Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.631ns (23.321%)  route 5.363ns (76.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.185     6.994    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X51Y100        FDPE                                         f  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.496     4.918    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X51Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.631ns (23.321%)  route 5.363ns (76.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.185     6.994    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X50Y100        FDPE                                         f  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.496     4.918    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.631ns (23.321%)  route 5.363ns (76.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.185     6.994    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X50Y100        FDPE                                         f  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.496     4.918    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.631ns (23.321%)  route 5.363ns (76.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.185     6.994    dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X50Y100        FDPE                                         f  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.496     4.918    dados_aleatorios/lfsr_generators[2].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[2].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][2]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.631ns (23.573%)  route 5.288ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.110     6.919    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X49Y101        FDPE                                         f  dados_aleatorios/dados_i_reg[1][2]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.498     4.920    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]_replica_1/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.891ns  (logic 2.112ns (30.647%)  route 4.779ns (69.353%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           3.479     4.989    fsm/sw_enclave_IBUF[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     5.141 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           0.620     5.761    fsm/flag_sw
    SLICE_X30Y94         LUT6 (Prop_lut6_I4_O)        0.326     6.087 r  fsm/etapa[0]_i_4/O
                         net (fo=1, routed)           0.680     6.767    fsm/etapa[0]_i_4_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.891 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     6.891    fsm/etapa[0]
    SLICE_X30Y94         FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.520     4.943    fsm/clk_IBUF_BUFG
    SLICE_X30Y94         FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.835%)  route 5.212ns (76.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.034     6.843    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X44Y99         FDPE                                         f  dados_aleatorios/dados_i_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.516     4.939    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][1]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.835%)  route 5.212ns (76.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           3.178     4.685    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.809 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         2.034     6.843    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X44Y99         FDPE                                         f  dados_aleatorios/dados_i_reg[1][1]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.516     4.939    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.254ns (25.312%)  route 0.748ns (74.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.748     1.002    up/U1/boton_arriba_IBUF
    SLICE_X31Y90         FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    up/U1/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.244ns (22.467%)  route 0.844ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.088    enter/U1/boton_enter_IBUF
    SLICE_X28Y88         FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.840     2.005    enter/U1/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.248ns (21.434%)  route 0.908ns (78.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.156    down/U1/boton_abajo_IBUF
    SLICE_X28Y88         FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.840     2.005    down/U1/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.280ns (17.906%)  route 1.282ns (82.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.282     1.516    fsm/sw_enclave_IBUF[1]
    SLICE_X37Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.561 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.561    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.315ns (20.088%)  route 1.252ns (79.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.252     1.522    fsm/sw_enclave_IBUF[0]
    SLICE_X36Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.567 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.567    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.336ns (21.028%)  route 1.261ns (78.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.261     1.552    fsm/sw_enclave_IBUF[2]
    SLICE_X36Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.597 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.000     1.597    fsm/tirar_dados[2]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[2]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/tirar_dados_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.337ns (19.330%)  route 1.404ns (80.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.404     1.696    fsm/sw_enclave_IBUF[4]
    SLICE_X36Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  fsm/tirar_dados[4]_i_3/O
                         net (fo=1, routed)           0.000     1.741    fsm/tirar_dados[4]_i_3_n_0
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.322ns (18.183%)  route 1.451ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.451     1.728    fsm/sw_enclave_IBUF[3]
    SLICE_X36Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.773 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.320ns (17.393%)  route 1.518ns (82.607%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.518     1.792    fsm/reset_IBUF
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  fsm/sumturno2_i_1/O
                         net (fo=1, routed)           0.000     1.837    fsm/sumturno2_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.840     2.005    fsm/clk_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  fsm/sumturno2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.320ns (17.059%)  route 1.554ns (82.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.391     1.665    fsm/reset_IBUF
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=106, routed)         0.163     1.873    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X37Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[4][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.841     2.006    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C





