$date
	Mon Sep 13 22:25:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module example_A20 $end
$var wire 1 ! clk $end
$var wire 4 " d [3:0] $end
$var wire 1 # reset $end
$var reg 4 $ q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
z#
b0 "
1!
$end
#5000000
b1 "
0!
#10000000
b1 $
1!
#15000000
0!
#20000000
1!
#25000000
b0 "
0!
#30000000
b0 $
1!
#35000000
0!
#40000000
1!
#45000000
0!
#50000000
1!
#55000000
0!
#60000000
1!
#65000000
0!
#70000000
1!
#75000000
0!
#80000000
1!
#85000000
b1 "
0!
#90000000
b1 $
1!
#95000000
0!
#95000001
