********************************************************************************
pvs 15.17-s604 64 bit (Fri Jun 24 15:14:35 PDT 2016)
Build Ref No.: 604 Production (06-24-2016) [pvs_1517]

Copyright 2016 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     bwrcr720-13.EECS.Berkeley.EDU (Linux x86_64 2.6.32-696.el6.x86_64)
Starting Time:   Wed Aug 23 22:41:43 2017 (Thu Aug 24 05:41:43 2017 GMT)
With parameters: -perc -lvs -qrc_data -control /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/_20170823_224143pixkf6bl -gds /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.calibre.db -layout_top_cell sarabe_dualdelay -source_cdl /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.src.net -source_top_cell sarabe_dualdelay /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Xeon(R) CPU E5-2643 v2 @ 3.50GHz
    cpu MHz         :  3499.804
    cache size      :  25600 KB
    physical cores  :  12
    logical cores   :  24
    hyper-threading on

Memory info:
    177488M physical memory installed.

    MemTotal:       181750204 kB
    MemFree:        157786676 kB
    Buffers:          251500 kB
    Cached:         15670532 kB
    SwapCached:            0 kB
    Active:          9594892 kB
    Inactive:       11993080 kB
    Active(anon):    5663604 kB
    Inactive(anon):     3764 kB
    Active(file):    3931288 kB
    Inactive(file): 11989316 kB
    Unevictable:           0 kB
    Mlocked:               0 kB
    SwapTotal:      134217724 kB
    SwapFree:       134217724 kB
    Dirty:               292 kB
    Writeback:             0 kB
    AnonPages:       5666776 kB
    Mapped:           971184 kB
    Shmem:              1432 kB
    Slab:            1046068 kB
    SReclaimable:     884616 kB
    SUnreclaim:       161452 kB
    KernelStack:       14528 kB
    PageTables:        49144 kB
    NFS_Unstable:          0 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    225092824 kB
    Committed_AS:    6280900 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:      729572 kB
    VmallocChunk:   34259163844 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:   2988032 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    DirectMap4k:        5056 kB
    DirectMap2M:     2045952 kB
    DirectMap1G:    182452224 kB


########################################################################
Parsing Control File /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/_20170823_224143pixkf6bl ...
########################################################################
KEEP_LAYERS -none;
LVS_GROUND_NAME "VSS";
LVS_RECOGNIZE_GATES -none;
LVS_BREAK_AMBIG_MAX 32;
ABORT_ON_LAYOUT_ERROR yes;
TEXT_DEPTH -primary;
LVS_FIND_SHORTS no;
LVS_ABORT -softchk no;
LVS_ABORT -supply_error no;
LVS_REPORT_MAX 50 -mismatched_net_limit 100;
RESULTS_DB -erc "/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.erc_errors.ascii" -ascii;
LVS_REPORT_FILE "sarabe_dualdelay.rep";
REPORT_SUMMARY -erc "sarabe_dualdelay.sum" -replace;
VIRTUAL_CONNECT -colon yes;
VIRTUAL_CONNECT -semicolon_as_colon no;
VIRTUAL_CONNECT -report no;
VIRTUAL_CONNECT -depth -primary;
LVS_COMPARE_PORT_NAMES yes;
LVS_EXPAND_CELL_ON_ERROR no;
MASK_SVDB_DIR /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb;
LVS_IGNORE_PORTS no;
LVS_POWER_NAME "VDD";
MAX_RESULTS -erc 1000;
SCONNECT_UPPER_SHAPE_COUNT no;
LVS_RUN_ERC_CHECKS yes;
LVS_REPORT_OPT -none;

########################################################################
Parsing Rule File /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules ...
########################################################################
variable finWidth 1.4e-08;
variable finPitch 4.8e-08;
MASK_SVDB_DIR svdb;
[WARN]: MASK_SVDB_DIR at line 5 in file /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules is skipped. It is set in control file.
INPUT_SCALE 2000;
GRID 1;
UNIT -length U;
LVS_WRITE_NETLIST -layout "lvs.sp";
LVS_WRITE_NETLIST -source "sch.sp";
KEEP_LAYERS
[WARN] Only the first KEEP_LAYERS command is honored.  KEEP_LAYERS at line 11 in file /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules is ignored.
VIRTUAL_CONNECT -colon yes;
[WARN]: VIRTUAL_CONNECT -colon at line 12 in file '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules' is skipped. It is set in control file.
LVS_COMPARE_PORT_NAMES yes;
[WARN]: LVS_COMPARE_PORT_NAMES at line 13 in file /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules is skipped. It is set in control file.
LAYER_DEF Active 1001;
LAYER_MAP 10 -datatype eq 0 1001;
LAYER_DEF Active_dummy 1002;
LAYER_MAP 10 -datatype eq 10 1002;
LAYER_DEF Active_fin 1003;
LAYER_MAP 10 -datatype eq 5 1003;
LAYER_DEF Active_label 1004;
LAYER_MAP 10 -datatype eq 46 1004;
LAYER_DEF Active_pin 1005;
LAYER_MAP 10 -texttype eq 45 1005;
LAYER_DEF BuriedNWell 1006;
LAYER_MAP 3 -datatype eq 0 1006;
LAYER_DEF CMT 1007;
LAYER_MAP 60 -datatype eq 0 1007;
LAYER_DEF CutActive 1008;
LAYER_MAP 10 -datatype eq 20 1008;
LAYER_DEF CutPoly 1009;
LAYER_MAP 21 -datatype eq 0 1009;
LAYER_DEF FinArea_fin48 1010;
LAYER_MAP 300 -datatype eq 0 1010;
LAYER_DEF FinArea_type2 1011;
LAYER_MAP 350 -datatype eq 0 1011;
LAYER_DEF FinArea_type3 1012;
LAYER_MAP 400 -datatype eq 0 1012;
LAYER_DEF LiAct 1013;
LAYER_MAP 22 -datatype eq 0 1013;
LAYER_DEF LiPo 1014;
LAYER_MAP 24 -datatype eq 0 1014;
LAYER_DEF M1 1015;
LAYER_MAP 30 -datatype eq 0 1015;
LAYER_DEF M1_fill 1016;
LAYER_MAP 30 -datatype eq 11 1016;
LAYER_DEF M1_label 1017;
LAYER_MAP 30 -datatype eq 46 1017;
LAYER_DEF M1_mask1_unlock 1018;
LAYER_MAP 30 -datatype eq 1 1018;
LAYER_DEF M1_mask1_lock 1019;
LAYER_MAP 30 -datatype eq 2 1019;
LAYER_DEF M1_mask2_unlock 1020;
LAYER_MAP 30 -datatype eq 3 1020;
LAYER_DEF M1_mask2_lock 1021;
LAYER_MAP 30 -datatype eq 4 1021;
LAYER_DEF M1_pin 1022;
LAYER_MAP 30 -texttype eq 45 1022;
LAYER_DEF M2 1028;
LAYER_MAP 34 -datatype eq 0 1028;
LAYER_DEF M2_fill 1030;
LAYER_MAP 34 -datatype eq 11 1030;
LAYER_DEF M2_label 1031;
LAYER_MAP 34 -datatype eq 46 1031;
LAYER_DEF M2_mask1_unlock 1032;
LAYER_MAP 34 -datatype eq 1 1032;
LAYER_DEF M2_mask1_lock 1033;
LAYER_MAP 34 -datatype eq 2 1033;
LAYER_DEF M2_mask2_unlock 1034;
LAYER_MAP 34 -datatype eq 3 1034;
LAYER_DEF M2_mask2_lock 1035;
LAYER_MAP 34 -datatype eq 4 1035;
LAYER_DEF M2_pin 1036;
LAYER_MAP 34 -texttype eq 45 1036;
LAYER_DEF M3 1040;
LAYER_MAP 38 -datatype eq 0 1040;
LAYER_DEF M3_fill 1041;
LAYER_MAP 38 -datatype eq 11 1041;
LAYER_DEF M3_label 1042;
LAYER_MAP 38 -datatype eq 46 1042;
LAYER_DEF M3_mask1_unlock 1043;
LAYER_MAP 38 -datatype eq 1 1043;
LAYER_DEF M3_mask1_lock 1044;
LAYER_MAP 38 -datatype eq 2 1044;
LAYER_DEF M3_mask2_unlock 1045;
LAYER_MAP 38 -datatype eq 3 1045;
LAYER_DEF M3_mask2_lock 1046;
LAYER_MAP 38 -datatype eq 4 1046;
LAYER_DEF M3_pin 1047;
LAYER_MAP 38 -texttype eq 45 1047;
LAYER_DEF M4 1054;
LAYER_MAP 42 -datatype eq 0 1054;
LAYER_DEF M4_fill 1062;
LAYER_MAP 42 -datatype eq 11 1062;
LAYER_DEF M4_label 1063;
LAYER_MAP 42 -datatype eq 46 1063;
LAYER_DEF M4_pin 1066;
LAYER_MAP 42 -texttype eq 45 1066;
LAYER_DEF M5 1067;
LAYER_MAP 46 -datatype eq 0 1067;
LAYER_DEF M5_fill 1075;
LAYER_MAP 46 -datatype eq 11 1075;
LAYER_DEF M5_label 1076;
LAYER_MAP 46 -datatype eq 46 1076;
LAYER_DEF M5_mask1 1077;
LAYER_MAP 46 -datatype eq 1 1077;
LAYER_DEF M5_mask2 1078;
LAYER_MAP 46 -datatype eq 2 1078;
LAYER_DEF M5_pin 1079;
LAYER_MAP 46 -texttype eq 45 1079;
LAYER_DEF M6 1080;
LAYER_MAP 50 -datatype eq 0 1080;
LAYER_DEF M6_fill 1088;
LAYER_MAP 50 -datatype eq 11 1088;
LAYER_DEF M6_label 1089;
LAYER_MAP 50 -datatype eq 46 1089;
LAYER_DEF M6_mask1 1090;
LAYER_MAP 50 -datatype eq 1 1090;
LAYER_DEF M6_mask2 1091;
LAYER_MAP 50 -datatype eq 2 1091;
LAYER_DEF M6_pin 1092;
LAYER_MAP 50 -texttype eq 45 1092;
LAYER_DEF M7 1093;
LAYER_MAP 54 -datatype eq 0 1093;
LAYER_DEF M7_fill 1101;
LAYER_MAP 54 -datatype eq 11 1101;
LAYER_DEF M7_label 1102;
LAYER_MAP 54 -datatype eq 46 1102;
LAYER_DEF M7_mask1 1103;
LAYER_MAP 54 -datatype eq 1 1103;
LAYER_DEF M7_mask2 1104;
LAYER_MAP 54 -datatype eq 2 1104;
LAYER_DEF M7_pin 1105;
LAYER_MAP 54 -texttype eq 45 1105;
LAYER_DEF MT 1106;
LAYER_MAP 64 -datatype eq 0 1106;
LAYER_DEF MT_fill 1114;
LAYER_MAP 64 -datatype eq 11 1114;
LAYER_DEF MT_label 1115;
LAYER_MAP 64 -datatype eq 46 1115;
LAYER_DEF MT_pin 1116;
LAYER_MAP 64 -texttype eq 45 1116;
LAYER_DEF Nsvt 1117;
LAYER_MAP 16 -datatype eq 0 1117;
LAYER_DEF NPNdmy 1118;
LAYER_MAP 154 -datatype eq 0 1118;
LAYER_DEF NWell 1119;
LAYER_MAP 5 -datatype eq 0 1119;
LAYER_DEF NWell_label 1120;
LAYER_MAP 5 -texttype eq 46 1120;
LAYER_DEF NWell_pin 1121;
LAYER_MAP 5 -texttype eq 45 1121;
LAYER_DEF Nhvt 1122;
LAYER_MAP 16 -datatype eq 2 1122;
LAYER_DEF Nlvt 1123;
LAYER_MAP 16 -datatype eq 1 1123;
LAYER_DEF Psvt 1124;
LAYER_MAP 15 -datatype eq 0 1124;
LAYER_DEF PPitch_poly102 1125;
LAYER_MAP 130 -datatype eq 4 1125;
LAYER_DEF PPitch_poly104 1126;
LAYER_MAP 130 -datatype eq 5 1126;
LAYER_DEF PPitch_poly86 1127;
LAYER_MAP 130 -datatype eq 1 1127;
LAYER_DEF PPitch_poly90 1128;
LAYER_MAP 130 -datatype eq 2 1128;
LAYER_DEF PPitch_poly94 1129;
LAYER_MAP 130 -datatype eq 3 1129;
LAYER_DEF Phvt 1130;
LAYER_MAP 15 -datatype eq 2 1130;
LAYER_DEF Plvt 1131;
LAYER_MAP 15 -datatype eq 1 1131;
LAYER_DEF Poly 1132;
LAYER_MAP 20 -datatype eq 0 1132;
LAYER_DEF Poly_dummy 1133;
LAYER_MAP 20 -datatype eq 10 1133;
LAYER_DEF Poly_edge 1134;
LAYER_MAP 20 -datatype eq 30 1134;
LAYER_DEF Poly_label 1135;
LAYER_MAP 20 -datatype eq 46 1135;
LAYER_DEF Poly_pin 1136;
LAYER_MAP 20 -texttype eq 45 1136;
LAYER_DEF SaB 1137;
LAYER_MAP 6 -datatype eq 0 1137;
LAYER_DEF ThickOx 1138;
LAYER_MAP 11 -datatype eq 0 1138;
LAYER_DEF TrimFin 1139;
LAYER_MAP 120 -datatype eq 0 1139;
LAYER_DEF V0 1140;
LAYER_MAP 25 -datatype eq 0 1140;
LAYER_DEF V1_nomask 1150;
LAYER_MAP 32 -datatype eq 0 1150;
LAYER_DEF V1_mask1_unlock 1151;
LAYER_MAP 32 -datatype eq 1 1151;
LAYER_DEF V1_mask1_lock 1152;
LAYER_MAP 32 -datatype eq 2 1152;
LAYER_DEF V1_mask2_unlock 1153;
LAYER_MAP 32 -datatype eq 3 1153;
LAYER_DEF V1_mask2_lock 1154;
LAYER_MAP 32 -datatype eq 4 1154;
LAYER_DEF V1_mask3_unlock 1155;
LAYER_MAP 32 -datatype eq 5 1155;
LAYER_DEF V1_mask3_lock 1156;
LAYER_MAP 32 -datatype eq 6 1156;
LAYER_DEF V1_mask4_unlock 1157;
LAYER_MAP 32 -datatype eq 7 1157;
LAYER_DEF V1_mask4_lock 1158;
LAYER_MAP 32 -datatype eq 8 1158;
LAYER_DEF V2_nomask 1160;
LAYER_MAP 36 -datatype eq 0 1160;
LAYER_DEF V2_mask1_unlock 1161;
LAYER_MAP 36 -datatype eq 1 1161;
LAYER_DEF V2_mask1_lock 1162;
LAYER_MAP 36 -datatype eq 2 1162;
LAYER_DEF V2_mask2_unlock 1163;
LAYER_MAP 36 -datatype eq 3 1163;
LAYER_DEF V2_mask2_lock 1164;
LAYER_MAP 36 -datatype eq 4 1164;
LAYER_DEF V2_mask3_unlock 1165;
LAYER_MAP 36 -datatype eq 5 1165;
LAYER_DEF V2_mask3_lock 1166;
LAYER_MAP 36 -datatype eq 6 1166;
LAYER_DEF V2_mask4_unlock 1167;
LAYER_MAP 36 -datatype eq 7 1167;
LAYER_DEF V2_mask4_lock 1168;
LAYER_MAP 36 -datatype eq 8 1168;
LAYER_DEF V3_nomask 1170;
LAYER_MAP 40 -datatype eq 0 1170;
LAYER_DEF V3_mask1_unlock 1171;
LAYER_MAP 40 -datatype eq 1 1171;
LAYER_DEF V3_mask1_lock 1172;
LAYER_MAP 40 -datatype eq 2 1172;
LAYER_DEF V3_mask2_unlock 1173;
LAYER_MAP 40 -datatype eq 3 1173;
LAYER_DEF V3_mask2_lock 1174;
LAYER_MAP 40 -datatype eq 4 1174;
LAYER_DEF V3_mask3_unlock 1175;
LAYER_MAP 40 -datatype eq 5 1175;
LAYER_DEF V3_mask3_lock 1176;
LAYER_MAP 40 -datatype eq 6 1176;
LAYER_DEF V3_mask4_unlock 1177;
LAYER_MAP 40 -datatype eq 7 1177;
LAYER_DEF V3_mask4_lock 1178;
LAYER_MAP 40 -datatype eq 8 1178;
LAYER_DEF V4 1180;
LAYER_MAP 44 -datatype eq 0 1180;
LAYER_DEF V5 1186;
LAYER_MAP 48 -datatype eq 0 1186;
LAYER_DEF V6 1188;
LAYER_MAP 52 -datatype eq 0 1188;
LAYER_DEF VT 1196;
LAYER_MAP 62 -datatype eq 0 1196;
LAYER_DEF VT_fill 1204;
LAYER_MAP 62 -datatype eq 11 1204;
LAYER_DEF diffres 1205;
LAYER_MAP 10 -datatype eq 12 1205;
LAYER_DEF diodmy 1206;
LAYER_MAP 153 -datatype eq 0 1206;
LAYER_DEF m1res 1207;
LAYER_MAP 30 -datatype eq 12 1207;
LAYER_DEF m2res 1208;
LAYER_MAP 34 -datatype eq 12 1208;
LAYER_DEF m3res 1209;
LAYER_MAP 38 -datatype eq 12 1209;
LAYER_DEF m4res 1210;
LAYER_MAP 42 -datatype eq 12 1210;
LAYER_DEF m5res 1211;
LAYER_MAP 46 -datatype eq 12 1211;
LAYER_DEF m6res 1212;
LAYER_MAP 50 -datatype eq 12 1212;
LAYER_DEF m7res 1213;
LAYER_MAP 54 -datatype eq 12 1213;
LAYER_DEF mtres 1214;
LAYER_MAP 64 -datatype eq 12 1214;
LAYER_DEF nwodres 1215;
LAYER_MAP 5 -datatype eq 13 1215;
LAYER_DEF nwstires 1216;
LAYER_MAP 5 -datatype eq 12 1216;
LAYER_DEF pcres 1217;
LAYER_MAP 20 -datatype eq 12 1217;
LAYER_DEF mimW 1218;
LAYER_MAP 155 -datatype eq 0 1218;
LAYER_DEF mimL 1219;
LAYER_MAP 156 -datatype eq 0 1219;
LAYER_DEF LiAct_text 1220;
LAYER_MAP 22 -texttype eq 0 1220;
LAYER_DEF Poly_text 1221;
LAYER_MAP 20 -texttype eq 0 1221;
LAYER_DEF NWell_text 1222;
LAYER_MAP 5 -texttype eq 0 1222;
LAYER_DEF M1_text 1223;
LAYER_MAP 30 -texttype eq 0 1223;
LAYER_DEF M2_text 1224;
LAYER_MAP 34 -texttype eq 0 1224;
LAYER_DEF M3_text 1225;
LAYER_MAP 38 -texttype eq 0 1225;
LAYER_DEF M4_text 1226;
LAYER_MAP 42 -texttype eq 0 1226;
LAYER_DEF M5_text 1227;
LAYER_MAP 46 -texttype eq 0 1227;
LAYER_DEF M6_text 1228;
LAYER_MAP 50 -texttype eq 0 1228;
LAYER_DEF M7_text 1229;
LAYER_MAP 54 -texttype eq 0 1229;
LAYER_DEF MT_text 1230;
LAYER_MAP 64 -texttype eq 0 1230;
LAYER_DEF CutM1 1231;
LAYER_MAP 31 -datatype eq 0 1231;
LAYER_DEF CutM1Mask1 1232;
LAYER_MAP 31 -datatype eq 10 1232;
LAYER_DEF CutM1Mask2 1233;
LAYER_MAP 31 -datatype eq 20 1233;
LAYER_DEF CutM2 1241;
LAYER_MAP 35 -datatype eq 0 1241;
LAYER_DEF CutM2Mask1 1242;
LAYER_MAP 35 -datatype eq 10 1242;
LAYER_DEF CutM2Mask2 1243;
LAYER_MAP 35 -datatype eq 20 1243;
LAYER_DEF CutM3 1251;
LAYER_MAP 39 -datatype eq 0 1251;
LAYER_DEF CutM3Mask1 1252;
LAYER_MAP 39 -datatype eq 10 1252;
LAYER_DEF CutM3Mask2 1253;
LAYER_MAP 39 -datatype eq 20 1253;
EXTENT -outputlayer psub;
AND NWell BuriedNWell -outputlayer nw_bnw;
NOT psub nw_bnw -outputlayer psub_not_nw_bnw;
SELECT -inside psub_not_nw_bnw BuriedNWell -outputLayer iso_pwell;
OR nwodres nwstires -outputlayer res_nwell;
NOT NWell res_nwell -outputlayer nw_conn;
OR Nsvt Nhvt Nlvt -outputlayer nimp;
OR Psvt Phvt Plvt -outputlayer pimp;
NOT Active CutActive -outputlayer active_noCut;
AND nimp active_noCut -outputlayer nactive;
AND pimp active_noCut -outputlayer pactive;
OR Poly Poly_dummy Poly_edge -outputlayer poly_all;
NOT poly_all CutPoly -outputlayer poly_all_not_cut;
NOT poly_all_not_cut pcres -outputlayer poly_conn;
NOT nactive poly_all -outputlayer ndiff;
NOT ndiff diffres -outputlayer ndiff_conn;
NOT pactive poly_all -outputlayer pdiff;
NOT pdiff diffres -outputlayer pdiff_conn;
OR M1_mask1_unlock M1_mask1_lock -outputlayer M1_mask1;
OR M1_mask2_unlock M1_mask2_lock -outputlayer M1_mask2;
OR M1 M1_mask1 M1_mask2 M1_fill M1_label -outputlayer allM1;
OR M1 M1_fill M1_label -outputlayer notColoredM1;
NOT notColoredM1 m1res -outputlayer m1_notColored_notRes;
NOT M1_mask1 m1res -outputlayer m1_mask1_notRes;
NOT M1_mask2 m1res -outputlayer m1_mask2_notRes;
NOT m1_notColored_notRes CutM1 -outputlayer notCutM1_1;
NOT m1_mask1_notRes CutM1 -outputlayer notCutM1_2;
NOT m1_mask2_notRes CutM1 -outputlayer notCutM1_3;
NOT notCutM1_2 CutM1Mask1 -outputlayer notCutM1_4;
NOT notCutM1_3 CutM1Mask2 -outputlayer notCutM1_5;
OR notCutM1_1 notCutM1_4 notCutM1_5 -outputlayer m1_conn;
OR V1_mask1_unlock V1_mask1_lock -outputlayer V1_mask1;
OR V1_mask2_unlock V1_mask2_lock -outputlayer V1_mask2;
OR V1_mask3_unlock V1_mask3_lock -outputlayer V1_mask3;
OR V1_mask4_unlock V1_mask4_lock -outputlayer V1_mask4;
OR V1_nomask V1_mask1 V1_mask2 V1_mask3 V1_mask4 -outputlayer V1;
OR M2_mask1_unlock M2_mask1_lock -outputlayer M2_mask1;
OR M2_mask2_unlock M2_mask2_lock -outputlayer M2_mask2;
OR M2 M2_mask1 M2_mask2 M2_fill M2_label -outputlayer allM2;
OR M2 M2_fill M2_label -outputlayer notColoredM2;
NOT notColoredM2 m2res -outputlayer m2_notColored_notRes;
NOT M2_mask1 m2res -outputlayer m2_mask1_notRes;
NOT M2_mask2 m2res -outputlayer m2_mask2_notRes;
NOT m2_notColored_notRes CutM2 -outputlayer notCutM2_1;
NOT m2_mask1_notRes CutM2 -outputlayer notCutM2_2;
NOT m2_mask2_notRes CutM2 -outputlayer notCutM2_3;
NOT notCutM2_2 CutM2Mask1 -outputlayer notCutM2_4;
NOT notCutM2_3 CutM2Mask2 -outputlayer notCutM2_5;
OR notCutM2_1 notCutM2_4 notCutM2_5 -outputlayer m2_conn;
OR V2_mask1_unlock V2_mask1_lock -outputlayer V2_mask1;
OR V2_mask2_unlock V2_mask2_lock -outputlayer V2_mask2;
OR V2_mask3_unlock V2_mask3_lock -outputlayer V2_mask3;
OR V2_mask4_unlock V2_mask4_lock -outputlayer V2_mask4;
OR V2_nomask V2_mask1 V2_mask2 V2_mask3 V2_mask4 -outputlayer V2;
OR M3_mask1_unlock M3_mask1_lock -outputlayer M3_mask1;
OR M3_mask2_unlock M3_mask2_lock -outputlayer M3_mask2;
OR M3 M3_mask1 M3_mask2 M3_fill M3_label -outputlayer allM3;
OR M3 M3_fill M3_label -outputlayer notColoredM3;
NOT notColoredM3 m3res -outputlayer m3_notColored_notRes;
NOT M3_mask1 m3res -outputlayer m3_mask1_notRes;
NOT M3_mask2 m3res -outputlayer m3_mask2_notRes;
NOT m3_notColored_notRes CutM3 -outputlayer notCutM3_1;
NOT m3_mask1_notRes CutM3 -outputlayer notCutM3_2;
NOT m3_mask2_notRes CutM3 -outputlayer notCutM3_3;
NOT notCutM3_2 CutM3Mask1 -outputlayer notCutM3_4;
NOT notCutM3_3 CutM3Mask2 -outputlayer notCutM3_5;
OR notCutM3_1 notCutM3_4 notCutM3_5 -outputlayer m3_conn;
OR V3_mask1_unlock V3_mask1_lock -outputlayer V3_mask1;
OR V3_mask2_unlock V3_mask2_lock -outputlayer V3_mask2;
OR V3_mask3_unlock V3_mask3_lock -outputlayer V3_mask3;
OR V3_mask4_unlock V3_mask4_lock -outputlayer V3_mask4;
OR V3_nomask V3_mask1 V3_mask2 V3_mask3 V3_mask4 -outputlayer V3;
NOT M4 m4res -outputlayer m4_conn;
NOT M5 m5res -outputlayer m5_conn;
NOT M6 m6res -outputlayer m6_conn;
NOT M7 m7res -outputlayer m7_conn;
NOT MT mtres -outputlayer mt_conn;
AND ndiff_conn NWell -outputlayer ntap;
NOT pdiff_conn NWell -outputlayer ptap;
AND LiAct ndiff_conn -outputlayer cont_ndiff;
AND LiAct pdiff_conn -outputlayer cont_pdiff;
AND LiPo poly_conn -outputlayer cont_poly;
PORT -text_layer Poly_pin Active_pin NWell_pin M1_pin M2_pin M3_pin M4_pin M5_pin M6_pin M7_pin MT_pin LiAct_text Poly_text NWell_text;
PORT -text_layer M1_text M2_text M3_text M4_text M5_text M6_text M7_text MT_text;
TEXT_LAYER Poly_pin Active_pin NWell_pin M1_pin M2_pin M3_pin M4_pin M5_pin M6_pin M7_pin MT_pin LiAct_text Poly_text NWell_text;
TEXT_LAYER M1_text M2_text M3_text M4_text M5_text M6_text M7_text MT_text;
ATTACH Poly_pin poly_conn;
ATTACH M1_pin m1_conn;
ATTACH M2_pin m2_conn;
ATTACH M3_pin m3_conn;
ATTACH M4_pin m4_conn;
ATTACH M5_pin m5_conn;
ATTACH M6_pin m6_conn;
ATTACH M7_pin m7_conn;
ATTACH MT_pin mt_conn;
ATTACH M1_text m1_conn;
ATTACH M2_text m2_conn;
ATTACH M3_text m3_conn;
ATTACH M4_text m4_conn;
ATTACH M5_text m5_conn;
ATTACH M6_text m6_conn;
ATTACH M7_text m7_conn;
ATTACH MT_text mt_conn;
ATTACH NWell_pin nw_conn;
ATTACH LiAct_text LiAct;
ATTACH Poly_text poly_conn;
ATTACH NWell_text nw_conn;
CONNECT m1_conn LiAct -by V0;
CONNECT LiAct ndiff_conn -by cont_ndiff;
CONNECT LiAct npn_emit -by cont_ndiff;
CONNECT LiAct pdiff_conn -by cont_pdiff;
CONNECT m1_conn LiPo -by V0;
CONNECT LiPo poly_conn -by cont_poly;
CONNECT m2_conn m1_conn -by V1;
CONNECT m3_conn m2_conn -by V2;
CONNECT m4_conn m3_conn -by V3;
CONNECT m5_conn m4_conn -by V4;
CONNECT m6_conn m5_conn -by V5;
CONNECT m7_conn m6_conn -by V6;
CONNECT mt_conn CMT m7_conn -by VT;
SCONNECT ndiff_conn nw_conn -by ntap;
SCONNECT pdiff_conn iso_pwell psub -by ptap;
SCONNECT nw_conn BuriedNWell;
OR V0 V1 -outputlayer m1_via_all;
AND allM1 m1res m1res_dev1;
SELECT -interact -not m1res_dev1 m1_via_all -outputlayer m1res_dev;
DEVICE R ( resm1 ) m1res_dev m1_conn ( PLUS ) m1_conn ( MINUS ) -model cds_ff_mpt_resm1 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m1res_dev ) - PERIMETER_COINCIDE ( m1res_dev , m1_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m1res_dev , m1_conn ) / 2 
 m = 1 
 r = 0.0736 * ( l / w ) * m 
 ];
OR V1 V2 -outputlayer m2_via_all;
AND M2 m2res m2res_dev1;
SELECT -interact -not m2res_dev1 m2_via_all -outputlayer m2res_dev;
DEVICE R ( resm2 ) m2res_dev m2_conn ( PLUS ) m2_conn ( MINUS ) -model cds_ff_mpt_resm2 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m2res_dev ) - PERIMETER_COINCIDE ( m2res_dev , m2_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m2res_dev , m2_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
OR V2 V3 -outputlayer m3_via_all;
AND M3 m3res m3res_dev1;
SELECT -interact -not m3res_dev1 m3_via_all -outputlayer m3res_dev;
DEVICE R ( resm3 ) m3res_dev m3_conn ( PLUS ) m3_conn ( MINUS ) -model cds_ff_mpt_resm3 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m3res_dev ) - PERIMETER_COINCIDE ( m3res_dev , m3_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m3res_dev , m3_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
OR V3 V4 -outputlayer m4_via_all;
AND M4 m4res m4res_dev1;
SELECT -interact -not m4res_dev1 m4_via_all -outputlayer m4res_dev;
DEVICE R ( resm4 ) m4res_dev m4_conn ( PLUS ) m4_conn ( MINUS ) -model cds_ff_mpt_resm4 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m4res_dev ) - PERIMETER_COINCIDE ( m4res_dev , m4_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m4res_dev , m4_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
OR V4 V5 -outputlayer m5_via_all;
AND M5 m5res m5res_dev1;
SELECT -interact -not m5res_dev1 m5_via_all -outputlayer m5res_dev;
DEVICE R ( resm5 ) m5res_dev m5_conn ( PLUS ) m5_conn ( MINUS ) -model cds_ff_mpt_resm5 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m5res_dev ) - PERIMETER_COINCIDE ( m5res_dev , m5_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m5res_dev , m5_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
OR V5 V6 -outputlayer m6_via_all;
AND M6 m6res m6res_dev1;
SELECT -interact -not m6res_dev1 m6_via_all -outputlayer m6res_dev;
DEVICE R ( resm6 ) m6res_dev m6_conn ( PLUS ) m6_conn ( MINUS ) -model cds_ff_mpt_resm6 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m6res_dev ) - PERIMETER_COINCIDE ( m6res_dev , m6_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m6res_dev , m6_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
OR V6 VT -outputlayer m7_via_all;
AND M7 m7res m7res_dev1;
SELECT -interact -not m7res_dev1 m7_via_all -outputlayer m7res_dev;
DEVICE R ( resm7 ) m7res_dev m7_conn ( PLUS ) m7_conn ( MINUS ) -model cds_ff_mpt_resm7 [ 
 property m , l , w , r 
 l = ( PERIMETER ( m7res_dev ) - PERIMETER_COINCIDE ( m7res_dev , m7_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( m7res_dev , m7_conn ) / 2 
 m = 1 
 r = 0.0604 * ( l / w ) * m 
 ];
COPY VT mt_via_all;
AND MT mtres mtres_dev1;
SELECT -interact -not mtres_dev1 mt_via_all -outputlayer mtres_dev;
DEVICE R ( resmt ) mtres_dev mt_conn ( PLUS ) mt_conn ( MINUS ) -model cds_ff_mpt_resm8 [ 
 property m , l , w , r 
 l = ( PERIMETER ( mtres_dev ) - PERIMETER_COINCIDE ( mtres_dev , mt_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( mtres_dev , mt_conn ) / 2 
 m = 1 
 r = 0.0214 * ( l / w ) * m 
 ];
AND Poly pcres -outputlayer pcres_poly;
AND pcres_poly Nsvt -outputlayer pcres_npoly;
NOT pcres_npoly Sab -outputlayer rsnp_dev;
DEVICE R ( rsnp ) rsnp_dev poly_conn ( PLUS ) poly_conn ( MINUS ) -model cds_ff_mpt_rsnp [ 
 property m , l , w , r 
 l = ( PERIMETER ( rsnp_dev ) - PERIMETER_COINCIDE ( rsnp_dev , poly_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rsnp_dev , poly_conn ) / 2 
 m = 1 
 r = 15 * ( l / w ) * m 
 ];
AND pcres_npoly Sab -outputlayer rnsnp_dev;
DEVICE R ( rnsnp ) rnsnp_dev poly_conn ( PLUS ) poly_conn ( MINUS ) -model cds_ff_mpt_rnsnp [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnsnp_dev ) - PERIMETER_COINCIDE ( rnsnp_dev , poly_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnsnp_dev , poly_conn ) / 2 
 m = 1 
 r = 200 * ( l / w ) * m 
 ];
AND pcres_poly Psvt -outputlayer pcres_ppoly;
NOT pcres_ppoly Sab -outputlayer rspp_dev;
DEVICE R ( rspp ) rspp_dev poly_conn ( PLUS ) poly_conn ( MINUS ) -model cds_ff_mpt_rspp [ 
 property m , l , w , r 
 l = ( PERIMETER ( rspp_dev ) - PERIMETER_COINCIDE ( rspp_dev , poly_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rspp_dev , poly_conn ) / 2 
 m = 1 
 r = 15 * ( l / w ) * m 
 ];
AND pcres_ppoly SaB -outputlayer rnspp_dev;
DEVICE R ( rnspp ) rnspp_dev poly_conn ( PLUS ) poly_conn ( MINUS ) -model cds_ff_mpt_rnspp [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnspp_dev ) - PERIMETER_COINCIDE ( rnspp_dev , poly_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnspp_dev , poly_conn ) / 2 
 m = 1 
 r = 600 * ( l / w ) * m 
 ];
AND ndiff diffres -outputlayer ndiff_res;
AND ndiff_res FinArea_fin48 -outputlayer ndiff_res_dev;
AND ndiff_res_dev Nsvt -outputlayer nsvt_res_dev;
AND nsvt_res_dev SaB -outputlayer rnsnd_dev;
DEVICE R ( rnsnd ) rnsnd_dev ndiff_conn ( PLUS ) ndiff_conn ( MINUS ) -model cds_ff_mpt_rnsnd [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnsnd_dev ) - PERIMETER_COINCIDE ( rnsnd_dev , ndiff_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnsnd_dev , ndiff_conn ) / 2 
 m = 1 
 r = ( 100 * ( l / w ) + 2*8.46*w*1e6 ) * m 
 ];
NOT nsvt_res_dev SaB -outputlayer rsnd_dev;
DEVICE R ( rsnd ) rsnd_dev ndiff_conn ( PLUS ) ndiff_conn ( MINUS ) -model cds_ff_mpt_rsnd [ 
 property m , l , w , r 
 l = ( PERIMETER ( rsnd_dev ) - PERIMETER_COINCIDE ( rsnd_dev , ndiff_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rsnd_dev , ndiff_conn ) / 2 
 m = 1 
 r = 18 * ( l / w ) * m 
 ];
AND pdiff diffres -outputlayer pdiff_res;
AND pdiff_res FinArea_fin48 -outputlayer pdiff_res_dev;
AND pdiff_res_dev Psvt -outputlayer psvt_res_dev;
AND psvt_res_dev SaB -outputlayer rnspd_dev;
DEVICE R ( rnspd ) rnspd_dev pdiff_conn ( PLUS ) pdiff_conn ( MINUS ) -model cds_ff_mpt_rnspd [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnspd_dev ) - PERIMETER_COINCIDE ( rnspd_dev , pdiff_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnspd_dev , pdiff_conn ) / 2 
 m = 1 
 r = ( 200 * ( l / w ) + 2*29.5*w*1e6 ) * m 
 ];
NOT psvt_res_dev SaB -outputlayer rspd_dev;
DEVICE R ( rspd ) rspd_dev pdiff_conn ( PLUS ) pdiff_conn ( MINUS ) -model cds_ff_mpt_rspd [ 
 property m , l , w , r 
 l = ( PERIMETER ( rspd_dev ) - PERIMETER_COINCIDE ( rspd_dev , pdiff_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rspd_dev , pdiff_conn ) / 2 
 m = 1 
 r = 15 * ( l / w ) * m 
 ];
SELECT -inside NWell FinArea_fin48 NWell_inside_fin;
AND NWell_inside_fin Active -outputlayer rnw_diff;
AND rnw_diff nwodres -outputlayer rnwo_dev1;
AND rnwo_dev1 SaB -outputlayer rnwo_dev;
DEVICE R ( rnwo ) rnwo_dev nw_conn ( PLUS ) nw_conn ( MINUS ) -model cds_ff_mpt_rnwo [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnwo_dev ) - PERIMETER_COINCIDE ( rnwo_dev , nw_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnwo_dev , nw_conn ) / 2 
 m = 1 
 r = 450 * ( l / ( w - 1.4e-09 ) ) * m 
 ];
AND NWell_inside_fin nwstires -outputlayer rnws_dev1;
NOT rnws_dev1 SaB -outputlayer rnws_dev;
DEVICE R ( rnws ) rnws_dev nw_conn ( PLUS ) nw_conn ( MINUS ) -model cds_ff_mpt_rnws [ 
 property m , l , w , r 
 l = ( PERIMETER ( rnws_dev ) - PERIMETER_COINCIDE ( rnws_dev , nw_conn ) ) / 2 
 w = PERIMETER_COINCIDE ( rnws_dev , nw_conn ) / 2 
 m = 1 
 r = 1000 * ( l / ( w - 2e-09 ) ) * m 
 ];
LVS_CHECK_PROPERTY R r r -tolerance 0;
LVS_CHECK_PROPERTY R l l -tolerance 0 -absolute;
LVS_CHECK_PROPERTY R w w -tolerance 0 -absolute;
AND CMT M7 -outputlayer _mim_cap_1;
SELECT -interact _mim_cap_1 MT -outputlayer mim_cap_dev;
DEVICE C ( cmim ) mim_cap_dev CMT ( PLUS ) m7_conn ( MINUS ) < mimW > < mimL > -model cds_ff_mpt_cmim [ 
 property l , w , c , area , pj 
 m = 1 
 w = PERIMETER_INSIDE ( mimW , CMT ) 
 l = PERIMETER_INSIDE ( mimL , CMT ) 
 c = area ( mim_cap_dev ) *1.025e-3 + perimeter ( mim_cap_dev ) *2.425e-10 
 area = area ( mim_cap_dev ) 
 pj = perimeter ( mim_cap_dev ) 
 ];
LVS_CHECK_PROPERTY C ( cmim ) w w -absolute -tolerance 0;
LVS_CHECK_PROPERTY C ( cmim ) l l -absolute -tolerance 0;
LVS_CHECK_PROPERTY C ( cmim ) c c -tolerance 0;
LVS_REDUCE_DEVICE C ( cmim ) -series PLUS MINUS no;
LVS_REDUCE_DEVICE C ( cmim ) -parallel yes [ tolerance l 0 w 0 
 effective l , w , c 
 l = sum ( l ) / count ( ) 
 w = sum ( w ) 
 c = sum ( c ) 
 ];
SELECT -inside nactive NPNdmy -outputlayer npn_nactive;
NOT npn_nactive NWell -outputlayer npn_dev;
NOT ndiff_conn NWell -outputlayer npn_emit;
SIZE npn_dev -by 1.5 -underover -outputlayer npn_dev_2x2;
NOT npn_dev npn_dev_2x2 -outputlayer npn_dev_1x1;
DEVICE Q ( npn ) npn_dev_1x1 BuriedNWell ( C ) iso_pwell ( B ) npn_emit ( E ) psub ( S ) < Poly_dummy > -model cds_ff_mpt_npn1 [ 
 property A 
 A = area ( npn_dev_1x1 ) 
 ];
DEVICE Q ( npn ) npn_dev_2x2 BuriedNWell ( C ) iso_pwell ( B ) npn_emit ( E ) psub ( S ) < Poly_dummy > -model cds_ff_mpt_npn2 [ 
 property A 
 A = area ( npn_dev_2x2 ) 
 ];
LVS_CHECK_PROPERTY Q ( npn ) A A -absolute -tolerance 0;
SELECT -inside nactive diodmy -outputlayer nd_active_2;
SELECT -inside nd_active_2 FinArea_fin48 -outputlayer nd_active;
AND nd_active Nhvt -outputlayer nd1hvt_dev;
DEVICE D ( nd1hvt ) nd1hvt_dev psub ( PLUS ) ndiff_conn ( MINUS ) < nd_active > -model cds_ff_mpt_nd1hvt [ 
 property A , P 
 A = area ( nd_active ) 
 P = perim ( nd_active ) 
 ];
AND nd_active Nlvt -outputlayer nd1lvt_dev;
DEVICE D ( nd1lvt ) nd1lvt_dev psub ( PLUS ) ndiff_conn ( MINUS ) < nd_active > -model cds_ff_mpt_nd1lvt [ 
 property A , P 
 A = area ( nd_active ) 
 P = perim ( nd_active ) 
 ];
AND nd_active Nsvt -outputlayer ndsvt;
NOT ndsvt ThickOx -outputlayer nd1svt_dev;
DEVICE D ( nd1svt ) nd1svt_dev psub ( PLUS ) ndiff_conn ( MINUS ) < nd_active > -model cds_ff_mpt_nd1svt [ 
 property A , P 
 A = area ( nd_active ) 
 P = perim ( nd_active ) 
 ];
AND ndsvt ThickOx -outputlayer nd2svt_dev;
DEVICE D ( nd2svt ) nd2svt_dev psub ( PLUS ) ndiff_conn ( MINUS ) < nd_active > -model cds_ff_mpt_nd2svt [ 
 property A , P 
 A = area ( nd_active ) 
 P = perim ( nd_active ) 
 ];
SELECT -inside pactive diodmy -outputlayer pd_active_2;
SELECT -inside pd_active_2 FinArea_fin48 -outputlayer pd_active;
AND pd_active Phvt -outputlayer pd1hvt_dev;
DEVICE D ( pd1hvt ) pd1hvt_dev pdiff_conn ( PLUS ) nw_conn ( MINUS ) < pd_active > -model cds_ff_mpt_pd1hvt [ 
 property A , P 
 A = area ( pd_active ) 
 P = perim ( pd_active ) 
 ];
AND pd_active Plvt -outputlayer pd1lvt_dev;
DEVICE D ( pd1lvt ) pd1lvt_dev pdiff_conn ( PLUS ) nw_conn ( MINUS ) < pd_active > -model cds_ff_mpt_pd1lvt [ 
 property A , P 
 A = area ( pd_active ) 
 P = perim ( pd_active ) 
 ];
AND pd_active Psvt -outputlayer pdsvt;
NOT pdsvt ThickOx -outputlayer pd1svt_dev;
DEVICE D ( pd1svt ) pd1svt_dev pdiff_conn ( PLUS ) nw_conn ( MINUS ) < pd_active > -model cds_ff_mpt_pd1svt [ 
 property A , P 
 A = area ( pd_active ) 
 P = perim ( pd_active ) 
 ];
AND pdsvt ThickOx -outputlayer pd2svt_dev;
DEVICE D ( pd2svt ) pd2svt_dev pdiff_conn ( PLUS ) nw_conn ( MINUS ) < pd_active > -model cds_ff_mpt_pd2svt [ 
 property A , P 
 A = area ( pd_active ) 
 P = perim ( pd_active ) 
 ];
LVS_CHECK_PROPERTY D A A -tolerance 0 -absolute;
LVS_CHECK_PROPERTY D P P -tolerance 0 -absolute;
AND Poly active_noCut -outputlayer poly_act;
AND poly_act FinArea_fin48 -outputlayer poly_act_fin;
NOT poly_act_fin diodmy -outputlayer gate;
NOT gate NWell -outputlayer ngate;
AND gate NWell -outputlayer pgate;
AND ngate Nhvt -outputlayer n1hvt_dev;
DEVICE MN ( n1hvt ) n1hvt_dev poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psub ( B ) < nactive > -model cds_ff_mpt_n1hvt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( n1hvt_dev , nactive ) / 2 
 w = perim_in ( n1hvt_dev , nactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND ngate Nlvt -outputlayer n1lvt_dev;
DEVICE MN ( n1lvt ) n1lvt_dev poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psub ( B ) < nactive > -model cds_ff_mpt_n1lvt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( n1lvt_dev , nactive ) / 2 
 w = perim_in ( n1lvt_dev , nactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND ngate Nsvt -outputlayer ngate_svt;
NOT ngate_svt ThickOx -outputlayer n1svt_dev;
DEVICE MN ( n1svt ) n1svt_dev poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psub ( B ) < nactive > -model cds_ff_mpt_n1svt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( n1svt_dev , nactive ) / 2 
 w = perim_in ( n1svt_dev , nactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND ngate_svt ThickOx -outputlayer n2svt_dev;
DEVICE MN ( n2svt ) n2svt_dev poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psub ( B ) < nactive > -model cds_ff_mpt_n2svt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( n2svt_dev , nactive ) / 2 
 w = perim_in ( n2svt_dev , nactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND pgate Phvt -outputlayer p1hvt_dev;
DEVICE MP ( p1hvt ) p1hvt_dev poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nw_conn ( B ) < pactive > -model cds_ff_mpt_p1hvt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( p1hvt_dev , pactive ) / 2 
 w = perim_in ( p1hvt_dev , pactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND pgate Plvt -outputlayer p1lvt_dev;
DEVICE MP ( p1lvt ) p1lvt_dev poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nw_conn ( B ) < pactive > -model cds_ff_mpt_p1lvt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( p1lvt_dev , pactive ) / 2 
 w = perim_in ( p1lvt_dev , pactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND pgate Psvt -outputlayer pgate_svt;
NOT pgate_svt ThickOx -outputlayer p1svt_dev;
DEVICE MP ( p1svt ) p1svt_dev poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nw_conn ( B ) < pactive > -model cds_ff_mpt_p1svt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( p1svt_dev , pactive ) / 2 
 w = perim_in ( p1svt_dev , pactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
AND pgate_svt ThickOx -outputlayer p2svt_dev;
DEVICE MP ( p2svt ) p2svt_dev poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nw_conn ( B ) < pactive > -model cds_ff_mpt_p2svt [ 
 property l , nf , nfin 
 nf = 1 
 l = perim_co ( p2svt_dev , pactive ) / 2 
 w = perim_in ( p2svt_dev , pactive ) / 2 
 nfin = ( ( w - finWidth ) / finPitch ) + 1 
 ];
LVS_REDUCE yes -parallel_mos [ tolerance l 0 nfin 0 
 effective nf , nfin , l 
 nf = sum ( nf ) 
 nfin = sum ( nfin ) / count ( ) 
 l = sum ( l ) / count ( ) 
 ];
LVS_REDUCE_SPLIT_GATES yes [ tolerance l 0 nfin 0 
 effective nf , nfin , l 
 nf = sum ( nf ) 
 nfin = sum ( nfin ) / count ( ) 
 l = sum ( l ) / count ( ) 
 ];
LVS_CHECK_PROPERTY MN l l -absolute -tolerance 0;
LVS_CHECK_PROPERTY MN nf nf -absolute -tolerance 0;
LVS_CHECK_PROPERTY MN nfin nfin -absolute -tolerance 0;
LVS_CHECK_PROPERTY MP l l -absolute -tolerance 0;
LVS_CHECK_PROPERTY MP nf nf -absolute -tolerance 0;
LVS_CHECK_PROPERTY MP nfin nfin -absolute -tolerance 0;

########################################################################
checkout PVS license ...
########################################################################
This mode requires 1 primary license.
Checking out SoftShare license Phys_Ver_Sys_LVS_XL 15.1 ... succeeded (1s).



########################################################################
Optimizing Rules ...
########################################################################
[WARN] Neither hcell nor -automatch option is specified.
Operation 'OR' at line 388 in file /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules is not selected for executing, remove it.
Operation 'OR' at line 418 in file /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds_ff_mpt/pvs_setup/pvs_rules is not selected for executing, remove it.

Time: cpu=0.05/0.05  real=0.09/0.09  Memory: 5.02/5.05/5.05


########################################################################
Loading Layout Data ...
########################################################################
Parsing Layer Mapping File sarabe_dualdelay.lmap ...

GDSII Input Summary

Date: Wed Aug 23 22:41:43 2017
GDSII file: /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.calibre.db
GDSII size: 276480
GDSII version: 5.0
GDSII library name: adc_sar_generated
Last Modified: 22:41:13 8/23/2017
Last Accessed: 22:41:42 8/23/2017
data base unit in user units    : 0.0005
physical size of data base unit : 5e-10
magnification: 1

loading cell via_M3_M4_1 ...
loading cell via_M5_M6_2 ...
loading cell via_M4_M5_2 ...
loading cell _pmos4_fast_space_base_nf1 ...
loading cell pmos4_fast_right ...
loading cell via_M5_M6_0 ...
loading cell _nmos4_fast_space_base_nf1 ...
loading cell nmos4_fast_right ...
loading cell nmos4_fast_left ...
loading cell via_M2_M3_1 ...
loading cell via_M1_M2_1 ...
loading cell _sd_base ...
loading cell _nmos4_fast_base_tap_base ...
loading cell nmos4_fast_tap ...
loading cell _pmos4_fast_base_tap_base ...
loading cell pmos4_fast_tap ...
loading cell tap ...
loading cell nmos4_fast_space_nf4 ...
loading cell pmos4_fast_space_nf4 ...
loading cell space_4x ...
loading cell nmos4_fast_space_2x ...
loading cell pmos4_fast_space_2x ...
loading cell space_2x ...
loading cell space ...
loading cell via_M4_M5_0 ...
loading cell via_M3_M4_0 ...
loading cell via_M2_M3_0 ...
loading cell via_M1_M2_0 ...
loading cell via_M1_M2_2 ...
loading cell pmos4_fast_space ...
loading cell nmos4_fast_space ...
loading cell _pmos4_fast_boundary_base ...
loading cell pmos4_fast_boundary ...
loading cell _nmos4_fast_boundary_base ...
loading cell nmos4_fast_boundary ...
loading cell p1lvt_CDNS_503553301930 ...
loading cell _pmos4_fast_base_nf1 ...
loading cell _gate_base_nf1_left ...
loading cell _gate_base_nf1_right ...
loading cell pmos4_fast_center_2stack ...
loading cell n1lvt_CDNS_503553301931 ...
loading cell _nmos4_fast_base_nf1 ...
loading cell nmos4_fast_center_2stack ...
loading cell tinv_small_1x ...
loading cell _gate_base_nf2 ...
loading cell pmos4_fast_center_nf2 ...
loading cell nmos4_fast_center_nf2 ...
loading cell inv_2x ...
loading cell tinv_2x ...
loading cell nand_2x ...
loading cell dff_rsth_2x ...
loading cell space_1x ...
loading cell tie_2x ...
loading cell sarfsm ...
loading cell pmos4_fast_left ...
loading cell boundary_bottomleft ...
boundary_bottomleft : cell is empty.
loading cell boundary_top ...
boundary_top : cell is empty.
loading cell boundary_topleft ...
boundary_topleft : cell is empty.
loading cell nor_4x ...
loading cell pmos4_fast_center_nf1_left ...
loading cell nmos4_fast_center_nf1_left ...
loading cell inv_1x ...
loading cell inv_4x ...
loading cell nmos4_fast_center_nf1_right ...
loading cell oai22_skewed_1x ...
loading cell tinv_1x ...
loading cell latch_2ck_1x ...
loading cell sarlogic_wret_v2 ...
loading cell sarlogic_wret_v2_array ...
loading cell sarretslice ...
loading cell inv_8x ...
loading cell sarret_wckbuf ...
loading cell boundary_bottom ...
boundary_bottom : cell is empty.
loading cell boundary_bottomright ...
boundary_bottomright : cell is empty.
loading cell nor_2x ...
loading cell mux2to1_1x ...
loading cell sarclkdelayslice_compact ...
loading cell sarclkdelay_compact_dual ...
loading cell inv_16x ...
loading cell nmos4_fast_space_nf2 ...
loading cell sarclkgen_core_static2 ...
loading cell nand_4x ...
loading cell sarclkgen_static ...
loading cell boundary_topright ...
boundary_topright : cell is empty.
loading cell sarabe_dualdelay ...

Cell Summary:
----------------------------------------------------------------------------
    CELL                           INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
via_M3_M4_1                               0           3           0         324         324
via_M5_M6_2                               0           3           0         390         390
via_M4_M5_2                               0           3           0         270         270
_pmos4_fast_space_base_nf1                0           9           0          15        2601
pmos4_fast_right                          2           1           0          18          18
via_M5_M6_0                               0           3           0          36          36
_nmos4_fast_space_base_nf1                0           7           0          20        2787
nmos4_fast_right                          2           0           0          18          18
nmos4_fast_left                           2           0           0          18          18
via_M2_M3_1                               0           3           0         168         216
via_M1_M2_1                               0           3           0         121        1206
_sd_base                                  0           3           0          20        2395
_nmos4_fast_base_tap_base                 0          22           0           1          36
nmos4_fast_tap                            7           0           2           1          36
_pmos4_fast_base_tap_base                 3           2           0           1          36
pmos4_fast_tap                            7           0           2           1          36
tap                                       6           8           2          28          36
nmos4_fast_space_nf4                      4           0           0           1         540
pmos4_fast_space_nf4                      4           1           0           1         540
space_4x                                  2           4           2         320         540
nmos4_fast_space_2x                       2           0           0           1          12
pmos4_fast_space_2x                       2           0           0           1          12
space_2x                                  2           4           2           8          12
space                                    68          36          12           5           5
via_M4_M5_0                               0           3           0          99          99
via_M3_M4_0                               0           3           0         188         989
via_M2_M3_0                               0           3           0          79        1091
via_M1_M2_0                               0           3           0         146        1163
via_M1_M2_2                               0           3           0          61         554
_pmos4_fast_boundary_base                 0          11           0           1         730
pmos4_fast_boundary                       1           0           0          54         730
_nmos4_fast_boundary_base                 0          10           0           1         694
nmos4_fast_boundary                       1           0           0          52         694
p1lvt_CDNS_503553301930                   0          11           0           1         793
_pmos4_fast_base_nf1                      1           3           0           5         793
_gate_base_nf2                            0           3           0           2         481
pmos4_fast_center_nf2                     6           1           4          42         242
n1lvt_CDNS_503553301931                   0          10           0           1         751
_nmos4_fast_base_nf1                      1           3           0           6         751
nmos4_fast_center_nf2                     6           0           4          39         239
inv_2x                                   16          16           4           8          43
pmos4_fast_space                          1           0           0           7         201
nmos4_fast_space                          1           0           0          11         273
_gate_base_nf1_left                       0           3           0           5         582
_gate_base_nf1_right                      1           0           0           3         214
pmos4_fast_center_2stack                  6           0           4           7         116
nmos4_fast_center_2stack                  6           0           4           4          62
tinv_small_1x                            22          20           6           3          38
tinv_2x                                  32          24           6           2          20
nand_2x                                  30          23           5           2          20
dff_rsth_2x                              39          44           6          10          10
space_1x                                  2           4           2          12          12
tie_2x                                   16          16           4           1           1
sarfsm                                  207         146          24           1           1
pmos4_fast_left                           2           1           0          18          18
boundary_bottomleft                       0           0           0           1           1
boundary_topleft                          0           0           0           1           1
nor_4x                                   47          31           5           1           9
pmos4_fast_center_nf1_left                4           0           3           2          77
nmos4_fast_center_nf1_left                4           0           3           4         113
inv_1x                                   16          14           4          14          74
inv_4x                                   23          19           4           2          18
nmos4_fast_center_nf1_right               4           0           3           2          36
oai22_skewed_1x                          46          32           7           2          18
tinv_1x                                  22          20           6           1          18
latch_2ck_1x                             12          17           6           2          18
sarlogic_wret_v2                         45          61          13           9           9
sarlogic_wret_v2_array                  214         240          60           1           1
sarretslice                              15          19           5           9           9
inv_8x                                   37          25           4           3           3
sarret_wckbuf                           181         141          33           1           1
boundary_bottomright                      0           0           0           1           1
nor_2x                                   30          23           5           1           1
mux2to1_1x                               55          45           7           2           3
sarclkdelayslice_compact                 14          18           5           2           2
sarclkdelay_compact_dual                 19          32           9           1           1
inv_16x                                  65          37           4           2           2
nmos4_fast_space_nf2                      2           0           0           3           3
sarclkgen_core_static2                  124          48           6           1           1
nand_4x                                  47          31           5           1           1
sarclkgen_static                         63          98          25           1           1
boundary_topright                         0           0           0           1           1
sarabe_dualdelay                       1130         522          81           1           1
----------------------------------------------------------------------------
TOTAL CELL = 83;  INSTANCE = 2729;  GEOMETRY = 1952;  LABEL = 398

Layer Summary:
----------------------------------------------------------------------------
    LAYER                   ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
Active                    1001         8         0      4704         0
Active_pin                1005         0         0         0         0
BuriedNWell               1006         0         0         0         0
CMT                       1007         0         0         0         0
CutActive                 1008         2         0      1424         0
CutPoly                   1009        18         0     16928         0
FinArea_fin48             1010         9         0      8464         0
LiAct                     1013        22         0     19776         0
LiPo                      1014         2         0      1063         0
M1                        1015       177         0      8036         0
M1_fill                   1016         0         0         0         0
M1_label                  1017         0         0         0         0
M1_mask1_unlock           1018         0         0         0         0
M1_mask1_lock             1019         0         0         0         0
M1_mask2_unlock           1020         0         0         0         0
M1_mask2_lock             1021         0         0         0         0
M1_pin                    1022         0        29         0      3458
M2                        1028       184         0      9006         0
M2_fill                   1030         0         0         0         0
M2_label                  1031         0         0         0         0
M2_mask1_unlock           1032         0         0         0         0
M2_mask1_lock             1033         0         0         0         0
M2_mask2_unlock           1034         0         0         0         0
M2_mask2_lock             1035         0         0         0         0
M2_pin                    1036         0        52         0      1838
M3                        1040       589         0      5532         0
M3_fill                   1041         0         0         0         0
M3_label                  1042         0         0         0         0
M3_mask1_unlock           1043         0         0         0         0
M3_mask1_lock             1044         0         0         0         0
M3_mask2_unlock           1045         0         0         0         0
M3_mask2_lock             1046         0         0         0         0
M3_pin                    1047         0       125         0       991
M4                        1054       368         0      2608         0
M4_pin                    1066         0        42         0       181
M5                        1067       309         0      1100         0
M5_pin                    1079         0       130         0       130
M6                        1080       216         0       640         0
M6_pin                    1092         0        20         0        20
M7                        1093         0         0         0         0
M7_pin                    1105         0         0         0         0
MT                        1106         0         0         0         0
MT_pin                    1116         0         0         0         0
Nsvt                      1117         0         0         0         0
NPNdmy                    1118         0         0         0         0
NWell                     1119         9         0      7579         0
NWell_pin                 1121         0         0         0         0
Nhvt                      1122         0         0         0         0
Nlvt                      1123         3         0      4232         0
Psvt                      1124         0         0         0         0
Phvt                      1130         0         0         0         0
Plvt                      1131         6         0      4232         0
Poly                      1132        15         0     13096         0
Poly_dummy                1133         0         0         0         0
Poly_edge                 1134         0         0         0         0
Poly_pin                  1136         0         0         0         0
SaB                       1137         0         0         0         0
ThickOx                   1138         0         0         0         0
V0                        1140         4         0      5853         0
V1_nomask                 1150         3         0      2923         0
V1_mask1_unlock           1151         0         0         0         0
V1_mask1_lock             1152         0         0         0         0
V1_mask2_unlock           1153         0         0         0         0
V1_mask2_lock             1154         0         0         0         0
V1_mask3_unlock           1155         0         0         0         0
V1_mask3_lock             1156         0         0         0         0
V1_mask4_unlock           1157         0         0         0         0
V1_mask4_lock             1158         0         0         0         0
V2_nomask                 1160         2         0      1307         0
V2_mask1_unlock           1161         0         0         0         0
V2_mask1_lock             1162         0         0         0         0
V2_mask2_unlock           1163         0         0         0         0
V2_mask2_lock             1164         0         0         0         0
V2_mask3_unlock           1165         0         0         0         0
V2_mask3_lock             1166         0         0         0         0
V2_mask4_unlock           1167         0         0         0         0
V2_mask4_lock             1168         0         0         0         0
V3_nomask                 1170         2         0      1313         0
V3_mask1_unlock           1171         0         0         0         0
V3_mask1_lock             1172         0         0         0         0
V3_mask2_unlock           1173         0         0         0         0
V3_mask2_lock             1174         0         0         0         0
V3_mask3_unlock           1175         0         0         0         0
V3_mask3_lock             1176         0         0         0         0
V3_mask4_unlock           1177         0         0         0         0
V3_mask4_lock             1178         0         0         0         0
V4                        1180         2         0       369         0
V5                        1186         2         0       426         0
V6                        1188         0         0         0         0
VT                        1196         0         0         0         0
diffres                   1205         0         0         0         0
diodmy                    1206         0         0         0         0
m1res                     1207         0         0         0         0
m2res                     1208         0         0         0         0
m3res                     1209         0         0         0         0
m4res                     1210         0         0         0         0
m5res                     1211         0         0         0         0
m6res                     1212         0         0         0         0
m7res                     1213         0         0         0         0
mtres                     1214         0         0         0         0
nwodres                   1215         0         0         0         0
nwstires                  1216         0         0         0         0
pcres                     1217         0         0         0         0
mimW                      1218         0         0         0         0
mimL                      1219         0         0         0         0
LiAct_text                1220         0         0         0         0
Poly_text                 1221         0         0         0         0
NWell_text                1222         0         0         0         0
M1_text                   1223         0         0         0         0
M2_text                   1224         0         0         0         0
M3_text                   1225         0         0         0         0
M4_text                   1226         0         0         0         0
M5_text                   1227         0         0         0         0
M6_text                   1228         0         0         0         0
M7_text                   1229         0         0         0         0
MT_text                   1230         0         0         0         0
CutM1                     1231         0         0         0         0
CutM1Mask1                1232         0         0         0         0
CutM1Mask2                1233         0         0         0         0
CutM2                     1241         0         0         0         0
CutM2Mask1                1242         0         0         0         0
CutM2Mask2                1243         0         0         0         0
CutM3                     1251         0         0         0         0
CutM3Mask1                1252         0         0         0         0
CutM3Mask2                1253         0         0         0         0
----------------------------------------------------------------------------

CHIP EXTENT: 0 0 41280 38400


Time: cpu=0.01/0.06  real=0.02/0.11  Memory: 11.17/11.25/11.25


########################################################################
Preparing Hierarchical Database ...
########################################################################

Constructing Hierarchical Database ...
========================================================================
    boundary_bottomleft is expanded.
    boundary_topleft is expanded.
    boundary_bottomright is expanded.
    boundary_topright is expanded.

    2 duplicated instances of via_M1_M2_1 in tap are removed.
    5 duplicated instances of via_M3_M4_0 in dff_rsth_2x are removed.
    18 duplicated instances of via_M2_M3_1 in sarfsm are removed.
    4 duplicated instances of via_M3_M4_0 in sarfsm are removed.
    3 duplicated instances of via_M1_M2_1 in nor_4x are removed.
    1 duplicated instances of via_M1_M2_0 in oai22_skewed_1x are removed.
    8 duplicated instances of via_M3_M4_0 in sarlogic_wret_v2 are removed.
    24 duplicated instances of via_M2_M3_1 in sarlogic_wret_v2_array are removed.
    1 duplicated instances of via_M3_M4_0 in sarretslice are removed.
    12 duplicated instances of via_M2_M3_1 in sarret_wckbuf are removed.
    3 duplicated instances of via_M3_M4_0 in sarret_wckbuf are removed.
    1 duplicated instances of via_M3_M4_0 in sarclkdelay_compact_dual are removed.
    6 duplicated instances of via_M1_M2_1 in sarclkgen_core_static2 are removed.
    9 duplicated instances of via_M1_M2_0 in sarclkgen_core_static2 are removed.
    4 duplicated instances of via_M1_M2_2 in sarclkgen_core_static2 are removed.
    3 duplicated instances of via_M1_M2_1 in nand_4x are removed.
    1 duplicated instances of via_M3_M4_0 in sarclkgen_static are removed.
    4 duplicated instances of via_M4_M5_0 in sarabe_dualdelay are removed.
    n1lvt_CDNS_503553301931 is expanded.
    p1lvt_CDNS_503553301930 is expanded.
    _nmos4_fast_boundary_base is expanded.
    _pmos4_fast_boundary_base is expanded.
    sarclkgen_static is expanded.

Time: cpu=0.00/0.06  real=0.00/0.11  Memory: 13.19/13.27/13.27


  REORGANIZE HIERARCHIES (1)...


Time: cpu=0.00/0.06  real=0.00/0.11  Memory: 13.19/13.27/13.27

  REORGANIZE HIERARCHIES (2)...


Time: cpu=0.01/0.07  real=0.01/0.11  Memory: 13.19/13.27/13.27


Cell Summary:
----------------------------------------------------------------------------
    CELL                           INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
via_M5_M6_2                               0           3           0         390         390
via_M4_M5_2                               0           3           0         270         270
_pmos4_fast_space_base_nf1                0           9           0          15        2601
pmos4_fast_right                          2           1           0          18          18
via_M5_M6_0                               0           3           0          36          36
_nmos4_fast_space_base_nf1                0           7           0          20        2787
nmos4_fast_right                          2           0           0          18          18
nmos4_fast_left                           2           0           0          18          18
via_M2_M3_1                               0           3           0         114         162
via_M1_M2_1                               0           3           0         107        1098
_sd_base                                  0           3           0          20        2395
_nmos4_fast_base_tap_base                 0          22           0           1          36
nmos4_fast_tap                            7           0           2           1          36
_pmos4_fast_base_tap_base                 3           2           0           1          36
pmos4_fast_tap                            7           0           2           1          36
tap                                       4           8           2          28          36
nmos4_fast_space_nf4                      4           0           0           1         540
pmos4_fast_space_nf4                      4           1           0           1         540
space_4x                                  2           4           2         320         540
nmos4_fast_space_2x                       2           0           0           1          12
pmos4_fast_space_2x                       2           0           0           1          12
space_2x                                  2           4           2           8          12
space                                    68          36          12           5           5
via_M4_M5_0                               0           3           0          95          95
via_M3_M4_0                               0           3           0         165         849
via_M2_M3_0                               0           3           0          79        1091
via_M1_M2_0                               0           3           0         116        1136
via_M1_M2_2                               0           3           0          57         550
pmos4_fast_boundary                       0          11           0          54         730
nmos4_fast_boundary                       0          10           0          52         694
_pmos4_fast_base_nf1                      0          14           0           5         793
_gate_base_nf2                            0           3           0           2         481
pmos4_fast_center_nf2                     6           1           4          42         242
_nmos4_fast_base_nf1                      0          13           0           6         751
nmos4_fast_center_nf2                     6           0           4          39         239
inv_2x                                   16          16           4           8          43
pmos4_fast_space                          1           0           0           7         201
nmos4_fast_space                          1           0           0          11         273
_gate_base_nf1_left                       0           3           0           5         582
_gate_base_nf1_right                      1           0           0           3         214
pmos4_fast_center_2stack                  6           0           4           7         116
nmos4_fast_center_2stack                  6           0           4           4          62
tinv_small_1x                            22          20           6           3          38
tinv_2x                                  32          24           6           2          20
nand_2x                                  30          23           5           2          20
dff_rsth_2x                              34          44           6          10          10
space_1x                                  2           4           2          12          12
tie_2x                                   16          16           4           1           1
sarfsm                                  185         146          24           1           1
pmos4_fast_left                           2           1           0          18          18
pmos4_fast_center_nf1_left                4           0           3           2          77
nmos4_fast_center_nf1_left                4           0           3           4         113
inv_1x                                   16          14           4          14          74
nor_4x                                   44          31           5           1           9
inv_4x                                   23          19           4           2          18
nmos4_fast_center_nf1_right               4           0           3           2          36
oai22_skewed_1x                          45          32           7           2          18
tinv_1x                                  22          20           6           1          18
latch_2ck_1x                             12          17           6           2          18
sarlogic_wret_v2                         37          61          13           9           9
sarlogic_wret_v2_array                  190         240          60           1           1
inv_8x                                   37          25           4           3           3
sarretslice                              14          19           5           9           9
sarret_wckbuf                           166         141          33           1           1
nor_2x                                   30          23           5           1           1
mux2to1_1x                               55          45           7           2           3
sarclkdelayslice_compact                 14          18           5           2           2
sarclkdelay_compact_dual                 18          32           9           1           1
inv_16x                                  65          37           4           2           2
nmos4_fast_space_nf2                      2           0           0           3           3
MASCO__Y6                                 4           0           0           6           6
sarclkgen_core_static2                   87          48           6           1           1
nand_4x                                  44          31           5           1           1
via_M3_M4_1                               0           3           0          81         324
MASCO__X7                                81           0           0           4           4
sarabe_dualdelay                        863         620         106           1           1
----------------------------------------------------------------------------
TOTAL CELL = 76;  INSTANCE = 2358;  GEOMETRY = 1952;  LABEL = 398

Layer Summary:
----------------------------------------------------------------------------
    LAYER                   ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
Active                    1001         8         0      4704         0
Active_pin                1005         0         0         0         0
BuriedNWell               1006         0         0         0         0
CMT                       1007         0         0         0         0
CutActive                 1008         2         0      1424         0
CutPoly                   1009        18         0     16928         0
FinArea_fin48             1010         9         0      8464         0
LiAct                     1013        22         0     19776         0
LiPo                      1014         2         0      1063         0
M1                        1015       177         0      7897         0
M1_fill                   1016         0         0         0         0
M1_label                  1017         0         0         0         0
M1_mask1_unlock           1018         0         0         0         0
M1_mask1_lock             1019         0         0         0         0
M1_mask2_unlock           1020         0         0         0         0
M1_mask2_lock             1021         0         0         0         0
M1_pin                    1022         0        29         0      3458
M2                        1028       184         0      8813         0
M2_fill                   1030         0         0         0         0
M2_label                  1031         0         0         0         0
M2_mask1_unlock           1032         0         0         0         0
M2_mask1_lock             1033         0         0         0         0
M2_mask2_unlock           1034         0         0         0         0
M2_mask2_lock             1035         0         0         0         0
M2_pin                    1036         0        52         0      1838
M3                        1040       589         0      5338         0
M3_fill                   1041         0         0         0         0
M3_label                  1042         0         0         0         0
M3_mask1_unlock           1043         0         0         0         0
M3_mask1_lock             1044         0         0         0         0
M3_mask2_unlock           1045         0         0         0         0
M3_mask2_lock             1046         0         0         0         0
M3_pin                    1047         0       125         0       991
M4                        1054       368         0      2464         0
M4_pin                    1066         0        42         0       181
M5                        1067       309         0      1096         0
M5_pin                    1079         0       130         0       130
M6                        1080       216         0       640         0
M6_pin                    1092         0        20         0        20
M7                        1093         0         0         0         0
M7_pin                    1105         0         0         0         0
MT                        1106         0         0         0         0
MT_pin                    1116         0         0         0         0
Nsvt                      1117         0         0         0         0
NPNdmy                    1118         0         0         0         0
NWell                     1119         9         0      7579         0
NWell_pin                 1121         0         0         0         0
Nhvt                      1122         0         0         0         0
Nlvt                      1123         3         0      4232         0
Psvt                      1124         0         0         0         0
Phvt                      1130         0         0         0         0
Plvt                      1131         6         0      4232         0
Poly                      1132        15         0     13096         0
Poly_dummy                1133         0         0         0         0
Poly_edge                 1134         0         0         0         0
Poly_pin                  1136         0         0         0         0
SaB                       1137         0         0         0         0
ThickOx                   1138         0         0         0         0
V0                        1140         4         0      5853         0
V1_nomask                 1150         3         0      2784         0
V1_mask1_unlock           1151         0         0         0         0
V1_mask1_lock             1152         0         0         0         0
V1_mask2_unlock           1153         0         0         0         0
V1_mask2_lock             1154         0         0         0         0
V1_mask3_unlock           1155         0         0         0         0
V1_mask3_lock             1156         0         0         0         0
V1_mask4_unlock           1157         0         0         0         0
V1_mask4_lock             1158         0         0         0         0
V2_nomask                 1160         2         0      1253         0
V2_mask1_unlock           1161         0         0         0         0
V2_mask1_lock             1162         0         0         0         0
V2_mask2_unlock           1163         0         0         0         0
V2_mask2_lock             1164         0         0         0         0
V2_mask3_unlock           1165         0         0         0         0
V2_mask3_lock             1166         0         0         0         0
V2_mask4_unlock           1167         0         0         0         0
V2_mask4_lock             1168         0         0         0         0
V3_nomask                 1170         2         0      1173         0
V3_mask1_unlock           1171         0         0         0         0
V3_mask1_lock             1172         0         0         0         0
V3_mask2_unlock           1173         0         0         0         0
V3_mask2_lock             1174         0         0         0         0
V3_mask3_unlock           1175         0         0         0         0
V3_mask3_lock             1176         0         0         0         0
V3_mask4_unlock           1177         0         0         0         0
V3_mask4_lock             1178         0         0         0         0
V4                        1180         2         0       365         0
V5                        1186         2         0       426         0
V6                        1188         0         0         0         0
VT                        1196         0         0         0         0
diffres                   1205         0         0         0         0
diodmy                    1206         0         0         0         0
m1res                     1207         0         0         0         0
m2res                     1208         0         0         0         0
m3res                     1209         0         0         0         0
m4res                     1210         0         0         0         0
m5res                     1211         0         0         0         0
m6res                     1212         0         0         0         0
m7res                     1213         0         0         0         0
mtres                     1214         0         0         0         0
nwodres                   1215         0         0         0         0
nwstires                  1216         0         0         0         0
pcres                     1217         0         0         0         0
mimW                      1218         0         0         0         0
mimL                      1219         0         0         0         0
LiAct_text                1220         0         0         0         0
Poly_text                 1221         0         0         0         0
NWell_text                1222         0         0         0         0
M1_text                   1223         0         0         0         0
M2_text                   1224         0         0         0         0
M3_text                   1225         0         0         0         0
M4_text                   1226         0         0         0         0
M5_text                   1227         0         0         0         0
M6_text                   1228         0         0         0         0
M7_text                   1229         0         0         0         0
MT_text                   1230         0         0         0         0
CutM1                     1231         0         0         0         0
CutM1Mask1                1232         0         0         0         0
CutM1Mask2                1233         0         0         0         0
CutM2                     1241         0         0         0         0
CutM2Mask1                1242         0         0         0         0
CutM2Mask2                1243         0         0         0         0
CutM3                     1251         0         0         0         0
CutM3Mask1                1252         0         0         0         0
CutM3Mask2                1253         0         0         0         0
----------------------------------------------------------------------------

Layer Summary(Texts For Connectivity):
----------------------------------------------------------------------------
    LAYER                   ID       TEXTS
----------------------------------------------------------------------------
M1_pin                    1022        29
M2_pin                    1036        52
M3_pin                    1047       125
M4_pin                    1066        42
M5_pin                    1079       130
M6_pin                    1092        20
----------------------------------------------------------------------------

Layer Summary(Texts For With Text):
----------------------------------------------------------------------------
    LAYER                   ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For Expand Text):
----------------------------------------------------------------------------
    LAYER                   ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Time: cpu=0.00/0.07  real=0.00/0.11  Memory: 13.19/13.27/13.27


Compacting Hierarchy Library ...
========================================================================

Time: cpu=0.00/0.07  real=0.00/0.11  Memory: 7.16/7.23/13.27


Analyzing Cell Overlapings ...
========================================================================

Time: cpu=0.00/0.07  real=0.00/0.11  Memory: 7.16/7.23/13.27


Merge Layers ...
========================================================================
    Active = OR Active
    generate layer Active, TYP = P, HPN = 4, FPN = 1616, HEN = 16, FEN = 6464

    CutActive = OR CutActive
    generate layer CutActive, TYP = P, HPN = 2, FPN = 1424, HEN = 8, FEN = 5696

    CutPoly = OR CutPoly
    generate layer CutPoly, TYP = P, HPN = 14, FPN = 16784, HEN = 56, FEN = 67136

    FinArea_fin48 = OR FinArea_fin48
    generate layer FinArea_fin48, TYP = P, HPN = 7, FPN = 8392, HEN = 28, FEN = 33568

    LiAct = OR LiAct
    generate layer LiAct, TYP = P, HPN = 16, FPN = 16856, HEN = 64, FEN = 67424

    LiPo = OR LiPo
    generate layer LiPo, TYP = P, HPN = 2, FPN = 1063, HEN = 8, FEN = 4252

    M1 = OR M1
    generate layer M1, TYP = P, HPN = 163, FPN = 7789, HEN = 652, FEN = 31156

    M2 = OR M2
    generate layer M2, TYP = P, HPN = 141, FPN = 7052, HEN = 564, FEN = 28208

    M3 = OR M3
    generate layer M3, TYP = P, HPN = 264, FPN = 4073, HEN = 1144, FEN = 16380

    M4 = OR M4
    generate layer M4, TYP = P, HPN = 330, FPN = 2311, HEN = 1320, FEN = 9244

    M5 = OR M5
    generate layer M5, TYP = P, HPN = 172, FPN = 959, HEN = 688, FEN = 3836

    M6 = OR M6
    generate layer M6, TYP = P, HPN = 156, FPN = 580, HEN = 624, FEN = 2320

    NWell = OR NWell
    generate layer NWell, TYP = P, HPN = 8, FPN = 4978, HEN = 32, FEN = 19912

    Nlvt = OR Nlvt
    generate layer Nlvt, TYP = P, HPN = 3, FPN = 4232, HEN = 12, FEN = 16928

    Plvt = OR Plvt
    generate layer Plvt, TYP = P, HPN = 4, FPN = 4160, HEN = 16, FEN = 16640

    Poly = OR Poly
    generate layer Poly, TYP = P, HPN = 9, FPN = 8464, HEN = 36, FEN = 33856

    V0 = OR V0
    generate layer V0, TYP = P, HPN = 4, FPN = 5853, HEN = 16, FEN = 23412

    V1_nomask = OR V1_nomask
    generate layer V1_nomask, TYP = P, HPN = 3, FPN = 2784, HEN = 12, FEN = 11136

    V2_nomask = OR V2_nomask
    generate layer V2_nomask, TYP = P, HPN = 2, FPN = 1253, HEN = 8, FEN = 5012

    V3_nomask = OR V3_nomask
    generate layer V3_nomask, TYP = P, HPN = 2, FPN = 1173, HEN = 8, FEN = 4692

    V4 = OR V4
    generate layer V4, TYP = P, HPN = 2, FPN = 365, HEN = 8, FEN = 1460

    V5 = OR V5
    generate layer V5, TYP = P, HPN = 2, FPN = 426, HEN = 8, FEN = 1704


Time: cpu=0.01/0.08  real=0.01/0.12  Memory: 7.16/7.23/13.27


Ports ...
========================================================================

Texts For Connectivity ...
========================================================================
UP (8.514, 16.640) 1066 sarabe_dualdelay
SARCLKB (16.168, 16.320) 1066 sarabe_dualdelay
SARCLK (16.168, 16.704) 1066 sarabe_dualdelay
PHI0 (10.750, 16.576) 1066 sarabe_dualdelay
DONE (2.666, 16.768) 1066 sarabe_dualdelay
ZP<8> (5.160, 14.656) 1079 sarabe_dualdelay
ZP<7> (12.126, 14.656) 1079 sarabe_dualdelay
ZP<6> (5.246, 14.656) 1079 sarabe_dualdelay
ZP<5> (12.212, 14.656) 1079 sarabe_dualdelay
ZP<4> (5.332, 14.656) 1079 sarabe_dualdelay
ZP<3> (12.298, 14.656) 1079 sarabe_dualdelay
ZP<2> (5.418, 14.656) 1079 sarabe_dualdelay
ZP<1> (12.384, 14.656) 1079 sarabe_dualdelay
ZP<0> (5.504, 14.656) 1079 sarabe_dualdelay
ZMID<8> (4.128, 14.656) 1079 sarabe_dualdelay
ZMID<7> (11.094, 14.656) 1079 sarabe_dualdelay
ZMID<6> (4.214, 14.656) 1079 sarabe_dualdelay
ZMID<5> (11.180, 14.656) 1079 sarabe_dualdelay
ZMID<4> (4.300, 14.656) 1079 sarabe_dualdelay
ZMID<3> (11.266, 14.656) 1079 sarabe_dualdelay
ZMID<2> (4.386, 14.656) 1079 sarabe_dualdelay
ZMID<1> (11.352, 14.656) 1079 sarabe_dualdelay
ZMID<0> (4.472, 14.656) 1079 sarabe_dualdelay
ZM<8> (4.644, 14.656) 1079 sarabe_dualdelay
ZM<7> (11.610, 14.656) 1079 sarabe_dualdelay
ZM<6> (4.730, 14.656) 1079 sarabe_dualdelay
ZM<5> (11.696, 14.656) 1079 sarabe_dualdelay
ZM<4> (4.816, 14.656) 1079 sarabe_dualdelay
ZM<3> (11.782, 14.656) 1079 sarabe_dualdelay
ZM<2> (4.902, 14.656) 1079 sarabe_dualdelay
ZM<1> (11.868, 14.656) 1079 sarabe_dualdelay
ZM<0> (4.988, 14.656) 1079 sarabe_dualdelay
SB<8> (2.064, 10.752) 1079 sarabe_dualdelay
SB<7> (8.858, 10.752) 1079 sarabe_dualdelay
SB<6> (1.978, 10.752) 1079 sarabe_dualdelay
SB<5> (8.772, 10.752) 1079 sarabe_dualdelay
SB<4> (1.892, 10.752) 1079 sarabe_dualdelay
SB<3> (8.686, 10.752) 1079 sarabe_dualdelay
SB<2> (1.806, 10.752) 1079 sarabe_dualdelay
SB<1> (8.600, 10.752) 1079 sarabe_dualdelay
SB<0> (1.720, 10.752) 1079 sarabe_dualdelay
SAOP (1.118, 16.640) 1079 sarabe_dualdelay
SAOM (1.204, 16.640) 1079 sarabe_dualdelay
RSTOUT (2.150, 0.192) 1079 sarabe_dualdelay
RSTOUT (1.978, 0.192) 1079 sarabe_dualdelay
RST (1.462, 16.384) 1079 sarabe_dualdelay
RST (1.290, 16.384) 1079 sarabe_dualdelay
EXTSEL_CLK (0.946, 0.192) 1079 sarabe_dualdelay
CKDSEL1<1> (17.200, 0.192) 1079 sarabe_dualdelay
CKDSEL1<0> (17.114, 0.192) 1079 sarabe_dualdelay
CKDSEL0<1> (16.942, 0.192) 1079 sarabe_dualdelay
CKDSEL0<0> (16.856, 0.192) 1079 sarabe_dualdelay
ADCOUT<8> (4.644, 0.192) 1079 sarabe_dualdelay
ADCOUT<7> (11.696, 0.192) 1079 sarabe_dualdelay
ADCOUT<6> (9.288, 0.192) 1079 sarabe_dualdelay
ADCOUT<5> (6.880, 0.192) 1079 sarabe_dualdelay
ADCOUT<4> (4.472, 0.192) 1079 sarabe_dualdelay
ADCOUT<3> (11.524, 0.192) 1079 sarabe_dualdelay
ADCOUT<2> (9.116, 0.192) 1079 sarabe_dualdelay
ADCOUT<1> (6.708, 0.192) 1079 sarabe_dualdelay
ADCOUT<0> (4.300, 0.192) 1079 sarabe_dualdelay
VSS (10.320, 13.440) 1092 sarabe_dualdelay
VSS (10.320, 12.960) 1092 sarabe_dualdelay
VSS (10.320, 12.480) 1092 sarabe_dualdelay
VSS (10.320, 12.000) 1092 sarabe_dualdelay
VSS (10.320, 11.520) 1092 sarabe_dualdelay
VSS (10.320, 11.040) 1092 sarabe_dualdelay
VSS (10.320, 9.120) 1092 sarabe_dualdelay
VSS (10.320, 8.640) 1092 sarabe_dualdelay
VSS (10.320, 8.160) 1092 sarabe_dualdelay
VSS (10.320, 7.680) 1092 sarabe_dualdelay
VDD (10.320, 13.200) 1092 sarabe_dualdelay
VDD (10.320, 12.720) 1092 sarabe_dualdelay
VDD (10.320, 12.240) 1092 sarabe_dualdelay
VDD (10.320, 11.760) 1092 sarabe_dualdelay
VDD (10.320, 11.280) 1092 sarabe_dualdelay
VDD (10.320, 10.800) 1092 sarabe_dualdelay
VDD (10.320, 8.880) 1092 sarabe_dualdelay
VDD (10.320, 8.400) 1092 sarabe_dualdelay
VDD (10.320, 7.920) 1092 sarabe_dualdelay
VDD (10.320, 7.440) 1092 sarabe_dualdelay
VSS (0.516, 0.000) 1036 nand_4x
VDD (0.516, 0.960) 1036 nand_4x
O (0.860, 0.480) 1047 nand_4x
B (0.172, 0.480) 1047 nand_4x
A (0.688, 0.480) 1047 nand_4x
VSS (1.290, 0.000) 1036 sarclkgen_core_static2
VDD (1.290, 0.960) 1036 sarclkgen_core_static2
UPB (0.946, 0.480) 1047 sarclkgen_core_static2
RST (0.172, 0.480) 1047 sarclkgen_core_static2
PHI0 (1.548, 0.480) 1047 sarclkgen_core_static2
DONE (1.892, 0.480) 1047 sarclkgen_core_static2
VSS (0.774, 0.000) 1036 inv_16x
VDD (0.774, 0.960) 1036 inv_16x
O (1.376, 0.480) 1047 inv_16x
I (0.172, 0.480) 1047 inv_16x
VSS (3.096, 0.000) 1036 sarclkdelay_compact_dual
VDD (3.096, 0.960) 1036 sarclkdelay_compact_dual
SHORTB (5.590, 0.480) 1047 sarclkdelay_compact_dual
O (4.988, 0.480) 1047 sarclkdelay_compact_dual
I (0.430, 0.480) 1047 sarclkdelay_compact_dual
ENB (5.246, 0.480) 1047 sarclkdelay_compact_dual
SEL<2> (5.934, 0.192) 1066 sarclkdelay_compact_dual
SEL<1> (5.934, 0.128) 1066 sarclkdelay_compact_dual
SEL<0> (5.934, 0.064) 1066 sarclkdelay_compact_dual
VSS (1.032, 0.000) 1036 sarclkdelayslice_compact
VDD (1.032, 0.960) 1036 sarclkdelayslice_compact
SEL (0.086, 0.480) 1047 sarclkdelayslice_compact
O (1.892, 0.480) 1047 sarclkdelayslice_compact
I (0.430, 0.480) 1047 sarclkdelayslice_compact
VSS (0.516, 0.000) 1036 mux2to1_1x
VDD (0.516, 0.960) 1036 mux2to1_1x
O (0.860, 0.480) 1047 mux2to1_1x
I1 (0.602, 0.480) 1047 mux2to1_1x
I0 (0.086, 0.480) 1047 mux2to1_1x
EN1 (0.258, 0.480) 1047 mux2to1_1x
EN0 (0.172, 0.480) 1047 mux2to1_1x
VSS (0.344, 0.000) 1036 nor_2x
VDD (0.344, 0.960) 1036 nor_2x
O (0.516, 0.480) 1047 nor_2x
B (0.086, 0.480) 1047 nor_2x
A (0.430, 0.480) 1047 nor_2x
VSS (19.522, 1.440) 1047 sarret_wckbuf
VSS (19.350, 1.440) 1047 sarret_wckbuf
VSS (19.178, 1.440) 1047 sarret_wckbuf
VSS (0.430, 1.440) 1047 sarret_wckbuf
VSS (0.258, 1.440) 1047 sarret_wckbuf
VSS (0.086, 1.440) 1047 sarret_wckbuf
VDD (19.608, 1.440) 1047 sarret_wckbuf
VDD (19.436, 1.440) 1047 sarret_wckbuf
VDD (19.264, 1.440) 1047 sarret_wckbuf
VDD (0.344, 1.440) 1047 sarret_wckbuf
VDD (0.172, 1.440) 1047 sarret_wckbuf
VDD (0.000, 1.440) 1047 sarret_wckbuf
CLK (0.946, 2.624) 1066 sarret_wckbuf
OUT<8> (4.128, 0.320) 1079 sarret_wckbuf
OUT<7> (11.180, 0.320) 1079 sarret_wckbuf
OUT<6> (8.772, 0.320) 1079 sarret_wckbuf
OUT<5> (6.364, 0.320) 1079 sarret_wckbuf
OUT<4> (3.956, 0.320) 1079 sarret_wckbuf
OUT<3> (11.008, 0.320) 1079 sarret_wckbuf
OUT<2> (8.600, 0.320) 1079 sarret_wckbuf
OUT<1> (6.192, 0.320) 1079 sarret_wckbuf
OUT<0> (3.784, 0.320) 1079 sarret_wckbuf
IN<8> (2.408, 2.560) 1079 sarret_wckbuf
IN<7> (9.460, 2.560) 1079 sarret_wckbuf
IN<6> (7.052, 2.560) 1079 sarret_wckbuf
IN<5> (4.644, 2.560) 1079 sarret_wckbuf
IN<4> (2.236, 2.560) 1079 sarret_wckbuf
IN<3> (9.288, 2.560) 1079 sarret_wckbuf
IN<2> (6.880, 2.560) 1079 sarret_wckbuf
IN<1> (4.472, 2.560) 1079 sarret_wckbuf
IN<0> (2.064, 2.560) 1079 sarret_wckbuf
CLKO (1.634, 2.560) 1079 sarret_wckbuf
CLKO (1.462, 2.560) 1079 sarret_wckbuf
VSS (1.204, 0.000) 1036 sarretslice
VDD (1.204, 0.960) 1036 sarretslice
O (2.064, 0.192) 1066 sarretslice
I (0.344, 0.640) 1066 sarretslice
CLK (0.344, 0.512) 1066 sarretslice
VSS (0.430, 0.000) 1036 inv_8x
VDD (0.430, 0.960) 1036 inv_8x
O (0.688, 0.480) 1047 inv_8x
I (0.172, 0.480) 1047 inv_8x
VSS (19.522, 2.400) 1047 sarlogic_wret_v2_array
VSS (19.350, 2.400) 1047 sarlogic_wret_v2_array
VSS (19.178, 2.400) 1047 sarlogic_wret_v2_array
VSS (0.430, 2.400) 1047 sarlogic_wret_v2_array
VSS (0.258, 2.400) 1047 sarlogic_wret_v2_array
VSS (0.086, 2.400) 1047 sarlogic_wret_v2_array
VDD (19.608, 2.400) 1047 sarlogic_wret_v2_array
VDD (19.436, 2.400) 1047 sarlogic_wret_v2_array
VDD (19.264, 2.400) 1047 sarlogic_wret_v2_array
VDD (0.344, 2.400) 1047 sarlogic_wret_v2_array
VDD (0.172, 2.400) 1047 sarlogic_wret_v2_array
VDD (0.000, 2.400) 1047 sarlogic_wret_v2_array
SAOP (0.946, 0.512) 1066 sarlogic_wret_v2_array
SAOM (0.946, 0.576) 1066 sarlogic_wret_v2_array
RST (0.946, 0.704) 1066 sarlogic_wret_v2_array
ZP<8> (4.730, 4.224) 1079 sarlogic_wret_v2_array
ZP<7> (11.696, 4.224) 1079 sarlogic_wret_v2_array
ZP<6> (4.816, 4.224) 1079 sarlogic_wret_v2_array
ZP<5> (11.782, 4.224) 1079 sarlogic_wret_v2_array
ZP<4> (4.902, 4.224) 1079 sarlogic_wret_v2_array
ZP<3> (11.868, 4.224) 1079 sarlogic_wret_v2_array
ZP<2> (4.988, 4.224) 1079 sarlogic_wret_v2_array
ZP<1> (11.954, 4.224) 1079 sarlogic_wret_v2_array
ZP<0> (5.074, 4.224) 1079 sarlogic_wret_v2_array
ZMID<8> (3.698, 4.224) 1079 sarlogic_wret_v2_array
ZMID<7> (10.664, 4.224) 1079 sarlogic_wret_v2_array
ZMID<6> (3.784, 4.224) 1079 sarlogic_wret_v2_array
ZMID<5> (10.750, 4.224) 1079 sarlogic_wret_v2_array
ZMID<4> (3.870, 4.224) 1079 sarlogic_wret_v2_array
ZMID<3> (10.836, 4.224) 1079 sarlogic_wret_v2_array
ZMID<2> (3.956, 4.224) 1079 sarlogic_wret_v2_array
ZMID<1> (10.922, 4.224) 1079 sarlogic_wret_v2_array
ZMID<0> (4.042, 4.224) 1079 sarlogic_wret_v2_array
ZM<8> (4.214, 4.224) 1079 sarlogic_wret_v2_array
ZM<7> (11.180, 4.224) 1079 sarlogic_wret_v2_array
ZM<6> (4.300, 4.224) 1079 sarlogic_wret_v2_array
ZM<5> (11.266, 4.224) 1079 sarlogic_wret_v2_array
ZM<4> (4.386, 4.224) 1079 sarlogic_wret_v2_array
ZM<3> (11.352, 4.224) 1079 sarlogic_wret_v2_array
ZM<2> (4.472, 4.224) 1079 sarlogic_wret_v2_array
ZM<1> (11.438, 4.224) 1079 sarlogic_wret_v2_array
ZM<0> (4.558, 4.224) 1079 sarlogic_wret_v2_array
SB<8> (1.634, 0.192) 1079 sarlogic_wret_v2_array
SB<7> (8.428, 0.192) 1079 sarlogic_wret_v2_array
SB<6> (1.548, 0.192) 1079 sarlogic_wret_v2_array
SB<5> (8.342, 0.192) 1079 sarlogic_wret_v2_array
SB<4> (1.462, 0.192) 1079 sarlogic_wret_v2_array
SB<3> (8.256, 0.192) 1079 sarlogic_wret_v2_array
SB<2> (1.376, 0.192) 1079 sarlogic_wret_v2_array
SB<1> (8.170, 0.192) 1079 sarlogic_wret_v2_array
SB<0> (1.290, 0.192) 1079 sarlogic_wret_v2_array
RETO<8> (7.482, 0.192) 1079 sarlogic_wret_v2_array
RETO<7> (14.276, 0.192) 1079 sarlogic_wret_v2_array
RETO<6> (7.396, 0.192) 1079 sarlogic_wret_v2_array
RETO<5> (14.190, 0.192) 1079 sarlogic_wret_v2_array
RETO<4> (7.310, 0.192) 1079 sarlogic_wret_v2_array
RETO<3> (14.104, 0.192) 1079 sarlogic_wret_v2_array
RETO<2> (7.224, 0.192) 1079 sarlogic_wret_v2_array
RETO<1> (14.018, 0.192) 1079 sarlogic_wret_v2_array
RETO<0> (7.138, 0.192) 1079 sarlogic_wret_v2_array
VSS (3.440, 0.000) 1036 sarlogic_wret_v2
VDD (3.440, 0.960) 1036 sarlogic_wret_v2
SAOP (0.430, 0.416) 1047 sarlogic_wret_v2
SAOM (1.806, 0.448) 1047 sarlogic_wret_v2
RST (1.548, 0.512) 1047 sarlogic_wret_v2
ZP (4.988, 0.320) 1066 sarlogic_wret_v2
ZMID (4.988, 0.448) 1066 sarlogic_wret_v2
ZM (4.988, 0.384) 1066 sarlogic_wret_v2
SB (0.344, 0.128) 1066 sarlogic_wret_v2
SAOP (0.344, 0.512) 1066 sarlogic_wret_v2
SAOM (0.344, 0.576) 1066 sarlogic_wret_v2
RST (0.344, 0.704) 1066 sarlogic_wret_v2
RETO (6.536, 0.448) 1066 sarlogic_wret_v2
VSS (0.688, 0.000) 1036 latch_2ck_1x
VDD (0.688, 0.960) 1036 latch_2ck_1x
I (0.086, 0.480) 1047 latch_2ck_1x
O (0.903, 0.320) 1066 latch_2ck_1x
CLKB (0.516, 0.128) 1066 latch_2ck_1x
CLK (0.516, 0.192) 1066 latch_2ck_1x
VSS (0.258, 0.000) 1036 tinv_1x
VDD (0.258, 0.960) 1036 tinv_1x
O (0.258, 0.480) 1047 tinv_1x
I (0.086, 0.480) 1047 tinv_1x
ENB (0.172, 0.480) 1047 tinv_1x
EN (0.344, 0.480) 1047 tinv_1x
VSS (0.344, 0.000) 1036 oai22_skewed_1x
VDD (0.516, 0.960) 1036 oai22_skewed_1x
O (0.602, 0.480) 1047 oai22_skewed_1x
D (0.516, 0.480) 1047 oai22_skewed_1x
C (0.430, 0.480) 1047 oai22_skewed_1x
B (0.172, 0.480) 1047 oai22_skewed_1x
A (0.086, 0.480) 1047 oai22_skewed_1x
S0 (0.000, 0.192) 1022 nmos4_fast_center_nf1_right
G0 (0.086, 0.384) 1022 nmos4_fast_center_nf1_right
D0 (0.086, 0.192) 1022 nmos4_fast_center_nf1_right
VSS (0.258, 0.000) 1036 inv_4x
VDD (0.258, 0.960) 1036 inv_4x
O (0.344, 0.480) 1047 inv_4x
I (0.172, 0.480) 1047 inv_4x
VSS (0.516, 0.000) 1036 nor_4x
VDD (0.516, 0.960) 1036 nor_4x
O (0.860, 0.480) 1047 nor_4x
B (0.172, 0.480) 1047 nor_4x
A (0.688, 0.480) 1047 nor_4x
VSS (0.172, 0.000) 1036 inv_1x
VDD (0.172, 0.960) 1036 inv_1x
O (0.172, 0.480) 1047 inv_1x
I (0.086, 0.480) 1047 inv_1x
S0 (0.000, 0.192) 1022 nmos4_fast_center_nf1_left
G0 (0.000, 0.384) 1022 nmos4_fast_center_nf1_left
D0 (0.086, 0.192) 1022 nmos4_fast_center_nf1_left
S0 (0.000, 0.192) 1022 pmos4_fast_center_nf1_left
G0 (0.000, 0.384) 1022 pmos4_fast_center_nf1_left
D0 (0.086, 0.192) 1022 pmos4_fast_center_nf1_left
VSS (19.522, 1.920) 1047 sarfsm
VSS (19.350, 1.920) 1047 sarfsm
VSS (19.178, 1.920) 1047 sarfsm
VSS (0.430, 1.920) 1047 sarfsm
VSS (0.258, 1.920) 1047 sarfsm
VSS (0.086, 1.920) 1047 sarfsm
VDD (19.608, 1.920) 1047 sarfsm
VDD (19.436, 1.920) 1047 sarfsm
VDD (19.264, 1.920) 1047 sarfsm
VDD (0.344, 1.920) 1047 sarfsm
VDD (0.172, 1.920) 1047 sarfsm
VDD (0.000, 1.920) 1047 sarfsm
RST_DLY (5.590, 0.320) 1066 sarfsm
RST (1.978, 1.344) 1066 sarfsm
CLK (15.222, 1.408) 1066 sarfsm
SB<8> (5.590, 3.648) 1079 sarfsm
SB<7> (10.406, 3.648) 1079 sarfsm
SB<6> (15.222, 3.648) 1079 sarfsm
SB<5> (2.064, 3.648) 1079 sarfsm
SB<4> (5.676, 3.648) 1079 sarfsm
SB<3> (10.492, 3.648) 1079 sarfsm
SB<2> (15.308, 3.648) 1079 sarfsm
SB<1> (2.150, 3.648) 1079 sarfsm
SB<0> (5.074, 3.648) 1079 sarfsm
VSS (0.172, 0.000) 1036 tie_2x
VDD (0.172, 0.960) 1036 tie_2x
VSS (0.086, 0.480) 1047 tie_2x
VDD (0.258, 0.480) 1047 tie_2x
VSS (0.043, 0.000) 1036 space_1x
VDD (0.043, 0.960) 1036 space_1x
VSS (2.408, 0.000) 1036 dff_rsth_2x
VDD (2.408, 0.960) 1036 dff_rsth_2x
RST (0.774, 0.480) 1047 dff_rsth_2x
O (4.644, 0.480) 1047 dff_rsth_2x
I (1.118, 0.480) 1047 dff_rsth_2x
CLK (0.086, 0.480) 1047 dff_rsth_2x
VSS (0.344, 0.000) 1036 nand_2x
VDD (0.344, 0.960) 1036 nand_2x
O (0.516, 0.480) 1047 nand_2x
B (0.086, 0.480) 1047 nand_2x
A (0.430, 0.480) 1047 nand_2x
VSS (0.344, 0.000) 1036 tinv_2x
VDD (0.344, 0.960) 1036 tinv_2x
O (0.516, 0.480) 1047 tinv_2x
I (0.086, 0.480) 1047 tinv_2x
ENB (0.430, 0.480) 1047 tinv_2x
EN (0.602, 0.480) 1047 tinv_2x
VSS (0.258, 0.000) 1036 tinv_small_1x
VDD (0.258, 0.960) 1036 tinv_small_1x
O (0.258, 0.480) 1047 tinv_small_1x
I (0.086, 0.480) 1047 tinv_small_1x
ENB (0.172, 0.480) 1047 tinv_small_1x
EN (0.344, 0.480) 1047 tinv_small_1x
S0 (0.000, 0.192) 1022 nmos4_fast_center_2stack
G1 (0.172, 0.384) 1022 nmos4_fast_center_2stack
G0 (0.000, 0.384) 1022 nmos4_fast_center_2stack
D0 (0.172, 0.192) 1022 nmos4_fast_center_2stack
S0 (0.000, 0.192) 1022 pmos4_fast_center_2stack
G1 (0.172, 0.384) 1022 pmos4_fast_center_2stack
G0 (0.000, 0.384) 1022 pmos4_fast_center_2stack
D0 (0.172, 0.192) 1022 pmos4_fast_center_2stack
VSS (0.172, 0.000) 1036 inv_2x
VDD (0.172, 0.960) 1036 inv_2x
O (0.172, 0.480) 1047 inv_2x
I (0.086, 0.480) 1047 inv_2x
S1 (0.172, 0.192) 1022 nmos4_fast_center_nf2
S0 (0.000, 0.192) 1022 nmos4_fast_center_nf2
G0 (0.086, 0.384) 1022 nmos4_fast_center_nf2
D0 (0.086, 0.192) 1022 nmos4_fast_center_nf2
S1 (0.172, 0.192) 1022 pmos4_fast_center_nf2
S0 (0.000, 0.192) 1022 pmos4_fast_center_nf2
G0 (0.086, 0.384) 1022 pmos4_fast_center_nf2
D0 (0.086, 0.192) 1022 pmos4_fast_center_nf2
VSS (19.522, 0.480) 1047 space
VSS (19.350, 0.480) 1047 space
VSS (19.178, 0.480) 1047 space
VSS (0.430, 0.480) 1047 space
VSS (0.258, 0.480) 1047 space
VSS (0.086, 0.480) 1047 space
VDD (19.608, 0.480) 1047 space
VDD (19.436, 0.480) 1047 space
VDD (19.264, 0.480) 1047 space
VDD (0.344, 0.480) 1047 space
VDD (0.172, 0.480) 1047 space
VDD (0.000, 0.480) 1047 space
VSS (0.086, 0.000) 1036 space_2x
VDD (0.086, 0.960) 1036 space_2x
VSS (0.172, 0.000) 1036 space_4x
VDD (0.172, 0.960) 1036 space_4x
VSS (0.301, 0.000) 1036 tap
VDD (0.301, 0.960) 1036 tap
VDD (0.344, 0.192) 1022 pmos4_fast_tap
VDD (0.258, 0.192) 1022 pmos4_fast_tap
VSS (0.344, 0.192) 1022 nmos4_fast_tap
VSS (0.258, 0.192) 1022 nmos4_fast_tap

Texts For With Text ...
========================================================================

Texts For Expand Text ...
========================================================================

Texts For Device Text Model Layer ...
========================================================================

Texts For Device Text Property Layer ...
========================================================================

Time: cpu=0.00/0.08  real=0.00/0.12  Memory: 7.16/7.23/13.27


########################################################################
Execute Operations ...
########################################################################


operation group: 1/165
    psub = EXTENT
========================================================================
    generate layer psub, TYP = P, HPN = 71, FPN = 10222, HEN = 380, FEN = 40984

Time: cpu=0.00/0.08  real=0.02/0.14  Memory: 7.17/7.34/13.37



operation group: 2/165
    notColoredM1 = OR M1 M1_fill M1_label
========================================================================
    generate layer notColoredM1, TYP = P, HPN = 163, FPN = 7789, HEN = 652, FEN = 31156

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37



operation group: 3/165
    m1_notColored_notRes = NOT notColoredM1 m1res
========================================================================
    generate layer m1_notColored_notRes, TYP = P, HPN = 163, FPN = 7789, HEN = 652, FEN = 31156

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer notColoredM1


operation group: 4/165
    notCutM1_1 = NOT m1_notColored_notRes CutM1
========================================================================
    generate layer notCutM1_1, TYP = P, HPN = 163, FPN = 7789, HEN = 652, FEN = 31156

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer m1_notColored_notRes


operation group: 5/165
    M1_mask1 = OR M1_mask1_unlock M1_mask1_lock
========================================================================
    generate layer M1_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer M1_mask1_unlock
    delete layer M1_mask1_lock


operation group: 6/165
    m1_mask1_notRes = NOT M1_mask1 m1res
========================================================================
    generate layer m1_mask1_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37



operation group: 7/165
    notCutM1_2 = NOT m1_mask1_notRes CutM1
========================================================================
    generate layer notCutM1_2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer m1_mask1_notRes


operation group: 8/165
    notCutM1_4 = NOT notCutM1_2 CutM1Mask1
========================================================================
    generate layer notCutM1_4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer notCutM1_2
    delete layer CutM1Mask1


operation group: 9/165
    M1_mask2 = OR M1_mask2_unlock M1_mask2_lock
========================================================================
    generate layer M1_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer M1_mask2_unlock
    delete layer M1_mask2_lock


operation group: 10/165
    m1_mask2_notRes = NOT M1_mask2 m1res
========================================================================
    generate layer m1_mask2_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37



operation group: 11/165
    notCutM1_3 = NOT m1_mask2_notRes CutM1
========================================================================
    generate layer notCutM1_3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer m1_mask2_notRes
    delete layer CutM1


operation group: 12/165
    notCutM1_5 = NOT notCutM1_3 CutM1Mask2
========================================================================
    generate layer notCutM1_5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer notCutM1_3
    delete layer CutM1Mask2


operation group: 13/165
    m1_conn = OR notCutM1_1 notCutM1_4 notCutM1_5
========================================================================
    generate layer m1_conn, TYP = P, HPN = 163, FPN = 7789, HEN = 652, FEN = 31156

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37

    delete layer notCutM1_1
    delete layer notCutM1_4
    delete layer notCutM1_5


operation group: 14/165
    nimp = OR Nsvt Nhvt Nlvt
========================================================================
    generate layer nimp, TYP = P, HPN = 3, FPN = 4232, HEN = 12, FEN = 16928

Time: cpu=0.00/0.08  real=0.00/0.14  Memory: 7.17/7.34/13.37



operation group: 15/165
    active_noCut = NOT Active CutActive
========================================================================
    generate layer active_noCut, TYP = P, HPN = 59, FPN = 1792, HEN = 236, FEN = 7168

Time: cpu=0.01/0.09  real=0.01/0.15  Memory: 7.17/7.34/13.37

    delete layer CutActive


operation group: 16/165
    nactive = AND nimp active_noCut
========================================================================
    generate layer nactive, TYP = P, HPN = 40, FPN = 903, HEN = 164, FEN = 3616

Time: cpu=0.00/0.09  real=0.01/0.16  Memory: 7.17/7.34/13.37

    delete layer nimp


operation group: 17/165
    poly_all = OR Poly Poly_dummy Poly_edge
========================================================================
    generate layer poly_all, TYP = P, HPN = 9, FPN = 8464, HEN = 36, FEN = 33856

Time: cpu=0.00/0.09  real=0.00/0.16  Memory: 7.17/7.34/13.37

    delete layer Poly_edge


operation group: 18/165
    ndiff = NOT nactive poly_all
========================================================================
    generate layer ndiff, TYP = P, HPN = 22, FPN = 1592, HEN = 88, FEN = 6368

Time: cpu=0.02/0.11  real=0.02/0.17  Memory: 7.17/7.34/13.37



operation group: 19/165
    ndiff_conn = NOT ndiff diffres
========================================================================
    generate layer ndiff_conn, TYP = P, HPN = 22, FPN = 1592, HEN = 88, FEN = 6368

Time: cpu=0.00/0.11  real=0.00/0.17  Memory: 7.17/7.34/13.37



operation group: 20/165
    cont_ndiff = AND LiAct ndiff_conn
========================================================================
    generate layer cont_ndiff, TYP = P, HPN = 22, FPN = 1592, HEN = 88, FEN = 6368

Time: cpu=0.00/0.11  real=0.00/0.17  Memory: 7.17/7.34/13.37



operation group: 21/165
    npn_emit = NOT ndiff_conn NWell
========================================================================
    generate layer npn_emit, TYP = P, HPN = 16, FPN = 1516, HEN = 64, FEN = 6064

Time: cpu=0.01/0.12  real=0.01/0.17  Memory: 7.17/7.34/13.37



operation group: 22/165
    pimp = OR Psvt Phvt Plvt
========================================================================
    generate layer pimp, TYP = P, HPN = 4, FPN = 4160, HEN = 16, FEN = 16640

Time: cpu=0.00/0.12  real=0.00/0.17  Memory: 7.17/7.34/13.37



operation group: 23/165
    pactive = AND pimp active_noCut
========================================================================
    generate layer pactive, TYP = P, HPN = 39, FPN = 909, HEN = 160, FEN = 3640

Time: cpu=0.00/0.12  real=0.01/0.18  Memory: 7.17/7.34/13.37

    delete layer pimp


operation group: 24/165
    pdiff = NOT pactive poly_all
========================================================================
    generate layer pdiff, TYP = P, HPN = 22, FPN = 1676, HEN = 88, FEN = 6704

Time: cpu=0.00/0.12  real=0.00/0.18  Memory: 7.17/7.34/13.37



operation group: 25/165
    pdiff_conn = NOT pdiff diffres
========================================================================
    generate layer pdiff_conn, TYP = P, HPN = 22, FPN = 1676, HEN = 88, FEN = 6704

Time: cpu=0.00/0.12  real=0.00/0.18  Memory: 7.17/7.34/13.37



operation group: 26/165
    cont_pdiff = AND LiAct pdiff_conn
========================================================================
    generate layer cont_pdiff, TYP = P, HPN = 22, FPN = 1676, HEN = 88, FEN = 6704

Time: cpu=0.01/0.13  real=0.01/0.19  Memory: 7.17/7.34/13.37



operation group: 27/165
    poly_all_not_cut = NOT poly_all CutPoly
========================================================================
    generate layer poly_all_not_cut, TYP = P, HPN = 9, FPN = 8464, HEN = 36, FEN = 33856

Time: cpu=0.00/0.13  real=0.00/0.19  Memory: 7.17/7.34/13.37

    delete layer poly_all
    delete layer CutPoly


operation group: 28/165
    poly_conn = NOT poly_all_not_cut pcres
========================================================================
    generate layer poly_conn, TYP = P, HPN = 9, FPN = 8464, HEN = 36, FEN = 33856

Time: cpu=0.00/0.13  real=0.00/0.19  Memory: 7.17/7.34/13.37

    delete layer poly_all_not_cut


operation group: 29/165
    cont_poly = AND LiPo poly_conn
========================================================================
    generate layer cont_poly, TYP = P, HPN = 11, FPN = 1544, HEN = 44, FEN = 6176

Time: cpu=0.01/0.14  real=0.01/0.20  Memory: 7.17/7.34/13.37



operation group: 30/165
    notColoredM2 = OR M2 M2_fill M2_label
========================================================================
    generate layer notColoredM2, TYP = P, HPN = 141, FPN = 7052, HEN = 564, FEN = 28208

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M2_fill
    delete layer M2_label


operation group: 31/165
    m2_notColored_notRes = NOT notColoredM2 m2res
========================================================================
    generate layer m2_notColored_notRes, TYP = P, HPN = 141, FPN = 7052, HEN = 564, FEN = 28208

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notColoredM2


operation group: 32/165
    notCutM2_1 = NOT m2_notColored_notRes CutM2
========================================================================
    generate layer notCutM2_1, TYP = P, HPN = 141, FPN = 7052, HEN = 564, FEN = 28208

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m2_notColored_notRes


operation group: 33/165
    M2_mask1 = OR M2_mask1_unlock M2_mask1_lock
========================================================================
    generate layer M2_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M2_mask1_unlock
    delete layer M2_mask1_lock


operation group: 34/165
    m2_mask1_notRes = NOT M2_mask1 m2res
========================================================================
    generate layer m2_mask1_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M2_mask1


operation group: 35/165
    notCutM2_2 = NOT m2_mask1_notRes CutM2
========================================================================
    generate layer notCutM2_2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m2_mask1_notRes


operation group: 36/165
    notCutM2_4 = NOT notCutM2_2 CutM2Mask1
========================================================================
    generate layer notCutM2_4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notCutM2_2
    delete layer CutM2Mask1


operation group: 37/165
    M2_mask2 = OR M2_mask2_unlock M2_mask2_lock
========================================================================
    generate layer M2_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M2_mask2_unlock
    delete layer M2_mask2_lock


operation group: 38/165
    m2_mask2_notRes = NOT M2_mask2 m2res
========================================================================
    generate layer m2_mask2_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M2_mask2


operation group: 39/165
    notCutM2_3 = NOT m2_mask2_notRes CutM2
========================================================================
    generate layer notCutM2_3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m2_mask2_notRes
    delete layer CutM2


operation group: 40/165
    notCutM2_5 = NOT notCutM2_3 CutM2Mask2
========================================================================
    generate layer notCutM2_5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notCutM2_3
    delete layer CutM2Mask2


operation group: 41/165
    m2_conn = OR notCutM2_1 notCutM2_4 notCutM2_5
========================================================================
    generate layer m2_conn, TYP = P, HPN = 141, FPN = 7052, HEN = 564, FEN = 28208

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notCutM2_1
    delete layer notCutM2_4
    delete layer notCutM2_5


operation group: 42/165
    V1_mask1 = OR V1_mask1_unlock V1_mask1_lock
========================================================================
    generate layer V1_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer V1_mask1_unlock
    delete layer V1_mask1_lock


operation group: 43/165
    V1_mask2 = OR V1_mask2_unlock V1_mask2_lock
========================================================================
    generate layer V1_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer V1_mask2_unlock
    delete layer V1_mask2_lock


operation group: 44/165
    V1_mask3 = OR V1_mask3_unlock V1_mask3_lock
========================================================================
    generate layer V1_mask3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer V1_mask3_unlock
    delete layer V1_mask3_lock


operation group: 45/165
    V1_mask4 = OR V1_mask4_unlock V1_mask4_lock
========================================================================
    generate layer V1_mask4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer V1_mask4_unlock
    delete layer V1_mask4_lock


operation group: 46/165
    V1 = OR V1_nomask V1_mask1 V1_mask2 V1_mask3 V1_mask4
========================================================================
    generate layer V1, TYP = P, HPN = 3, FPN = 2784, HEN = 12, FEN = 11136

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer V1_nomask
    delete layer V1_mask1
    delete layer V1_mask2
    delete layer V1_mask3
    delete layer V1_mask4


operation group: 47/165
    notColoredM3 = OR M3 M3_fill M3_label
========================================================================
    generate layer notColoredM3, TYP = P, HPN = 264, FPN = 4073, HEN = 1144, FEN = 16380

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M3_fill
    delete layer M3_label


operation group: 48/165
    m3_notColored_notRes = NOT notColoredM3 m3res
========================================================================
    generate layer m3_notColored_notRes, TYP = P, HPN = 264, FPN = 4073, HEN = 1144, FEN = 16380

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notColoredM3


operation group: 49/165
    notCutM3_1 = NOT m3_notColored_notRes CutM3
========================================================================
    generate layer notCutM3_1, TYP = P, HPN = 264, FPN = 4073, HEN = 1144, FEN = 16380

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m3_notColored_notRes


operation group: 50/165
    M3_mask1 = OR M3_mask1_unlock M3_mask1_lock
========================================================================
    generate layer M3_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M3_mask1_unlock
    delete layer M3_mask1_lock


operation group: 51/165
    m3_mask1_notRes = NOT M3_mask1 m3res
========================================================================
    generate layer m3_mask1_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M3_mask1


operation group: 52/165
    notCutM3_2 = NOT m3_mask1_notRes CutM3
========================================================================
    generate layer notCutM3_2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m3_mask1_notRes


operation group: 53/165
    notCutM3_4 = NOT notCutM3_2 CutM3Mask1
========================================================================
    generate layer notCutM3_4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notCutM3_2
    delete layer CutM3Mask1


operation group: 54/165
    M3_mask2 = OR M3_mask2_unlock M3_mask2_lock
========================================================================
    generate layer M3_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M3_mask2_unlock
    delete layer M3_mask2_lock


operation group: 55/165
    m3_mask2_notRes = NOT M3_mask2 m3res
========================================================================
    generate layer m3_mask2_notRes, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer M3_mask2


operation group: 56/165
    notCutM3_3 = NOT m3_mask2_notRes CutM3
========================================================================
    generate layer notCutM3_3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer m3_mask2_notRes
    delete layer CutM3


operation group: 57/165
    notCutM3_5 = NOT notCutM3_3 CutM3Mask2
========================================================================
    generate layer notCutM3_5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.20  Memory: 7.17/7.34/13.37

    delete layer notCutM3_3
    delete layer CutM3Mask2


operation group: 58/165
    m3_conn = OR notCutM3_1 notCutM3_4 notCutM3_5
========================================================================
    generate layer m3_conn, TYP = P, HPN = 264, FPN = 4073, HEN = 1144, FEN = 16380

Time: cpu=0.00/0.14  real=0.01/0.21  Memory: 7.17/7.34/13.37

    delete layer notCutM3_1
    delete layer notCutM3_4
    delete layer notCutM3_5


operation group: 59/165
    V2_mask1 = OR V2_mask1_unlock V2_mask1_lock
========================================================================
    generate layer V2_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V2_mask1_unlock
    delete layer V2_mask1_lock


operation group: 60/165
    V2_mask2 = OR V2_mask2_unlock V2_mask2_lock
========================================================================
    generate layer V2_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V2_mask2_unlock
    delete layer V2_mask2_lock


operation group: 61/165
    V2_mask3 = OR V2_mask3_unlock V2_mask3_lock
========================================================================
    generate layer V2_mask3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V2_mask3_unlock
    delete layer V2_mask3_lock


operation group: 62/165
    V2_mask4 = OR V2_mask4_unlock V2_mask4_lock
========================================================================
    generate layer V2_mask4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V2_mask4_unlock
    delete layer V2_mask4_lock


operation group: 63/165
    V2 = OR V2_nomask V2_mask1 V2_mask2 V2_mask3 V2_mask4
========================================================================
    generate layer V2, TYP = P, HPN = 2, FPN = 1253, HEN = 8, FEN = 5012

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V2_nomask
    delete layer V2_mask1
    delete layer V2_mask2
    delete layer V2_mask3
    delete layer V2_mask4


operation group: 64/165
    m4_conn = NOT M4 m4res
========================================================================
    generate layer m4_conn, TYP = P, HPN = 330, FPN = 2311, HEN = 1320, FEN = 9244

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 65/165
    V3_mask1 = OR V3_mask1_unlock V3_mask1_lock
========================================================================
    generate layer V3_mask1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V3_mask1_unlock
    delete layer V3_mask1_lock


operation group: 66/165
    V3_mask2 = OR V3_mask2_unlock V3_mask2_lock
========================================================================
    generate layer V3_mask2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V3_mask2_unlock
    delete layer V3_mask2_lock


operation group: 67/165
    V3_mask3 = OR V3_mask3_unlock V3_mask3_lock
========================================================================
    generate layer V3_mask3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V3_mask3_unlock
    delete layer V3_mask3_lock


operation group: 68/165
    V3_mask4 = OR V3_mask4_unlock V3_mask4_lock
========================================================================
    generate layer V3_mask4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V3_mask4_unlock
    delete layer V3_mask4_lock


operation group: 69/165
    V3 = OR V3_nomask V3_mask1 V3_mask2 V3_mask3 V3_mask4
========================================================================
    generate layer V3, TYP = P, HPN = 2, FPN = 1173, HEN = 8, FEN = 4692

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer V3_nomask
    delete layer V3_mask1
    delete layer V3_mask2
    delete layer V3_mask3
    delete layer V3_mask4


operation group: 70/165
    m5_conn = NOT M5 m5res
========================================================================
    generate layer m5_conn, TYP = P, HPN = 172, FPN = 959, HEN = 688, FEN = 3836

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 71/165
    m6_conn = NOT M6 m6res
========================================================================
    generate layer m6_conn, TYP = P, HPN = 156, FPN = 580, HEN = 624, FEN = 2320

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 72/165
    m7_conn = NOT M7 m7res
========================================================================
    generate layer m7_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 73/165
    mt_conn = NOT MT mtres
========================================================================
    generate layer mt_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 74/165
    res_nwell = OR nwodres nwstires
========================================================================
    generate layer res_nwell, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 75/165
    nw_conn = NOT NWell res_nwell
========================================================================
    generate layer nw_conn, TYP = P, HPN = 8, FPN = 4978, HEN = 32, FEN = 19912

Time: cpu=0.00/0.14  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer res_nwell


operation group: 76/165
    ntap = AND ndiff_conn NWell
========================================================================
    generate layer ntap, TYP = P, HPN = 6, FPN = 76, HEN = 24, FEN = 304

Time: cpu=0.01/0.15  real=0.01/0.21  Memory: 7.17/7.34/13.37



operation group: 77/165
    nw_bnw = AND NWell BuriedNWell
========================================================================
    generate layer nw_bnw, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.15  real=0.00/0.21  Memory: 7.17/7.34/13.37



operation group: 78/165
    psub_not_nw_bnw = NOT psub nw_bnw
========================================================================
    layer psub_not_nw_bnw not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.15  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer nw_bnw


operation group: 79/165
    iso_pwell = SELECT -inside psub_not_nw_bnw BuriedNWell
========================================================================
    generate layer iso_pwell, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.15  real=0.00/0.21  Memory: 7.17/7.34/13.37

    delete layer psub_not_nw_bnw


operation group: 80/165
    ptap = NOT pdiff_conn NWell
========================================================================
    generate layer ptap, TYP = P, HPN = 6, FPN = 76, HEN = 24, FEN = 304

Time: cpu=0.00/0.15  real=0.00/0.21  Memory: 7.16/7.34/13.37



operation group: 81/165
    CONNECT m1_conn LiAct -by V0
    CONNECT LiAct ndiff_conn -by cont_ndiff
    CONNECT LiAct npn_emit -by cont_ndiff
    CONNECT LiAct pdiff_conn -by cont_pdiff
    CONNECT m1_conn LiPo -by V0
    CONNECT LiPo poly_conn -by cont_poly
    CONNECT m2_conn m1_conn -by V1
    CONNECT m3_conn m2_conn -by V2
    CONNECT m4_conn m3_conn -by V3
    CONNECT m5_conn m4_conn -by V4
    CONNECT m6_conn m5_conn -by V5
    CONNECT m7_conn m6_conn -by V6
    CONNECT mt_conn CMT m7_conn -by VT
    SCONNECT ndiff_conn nw_conn -by ntap
    SCONNECT pdiff_conn iso_pwell psub -by ptap
    SCONNECT nw_conn BuriedNWell
========================================================================

Warnings and errors of connectivity for cell "nmos4_fast_tap"
-------------------------------------------------------------

[WARN] Same label "VSS" for multiple nets, it is assigned to net 1 :
    [1] Net 1 on layer 1022(M1_pin) at (0.258, 0.192)
    [2] Net 5 on layer 1022(M1_pin) at (0.344, 0.192)


Warnings and errors of connectivity for cell "pmos4_fast_tap"
-------------------------------------------------------------

[WARN] Same label "VDD" for multiple nets, it is assigned to net 1 :
    [1] Net 1 on layer 1022(M1_pin) at (0.258, 0.192)
    [2] Net 5 on layer 1022(M1_pin) at (0.344, 0.192)


Warnings and errors of connectivity for cell "sarfsm"
-----------------------------------------------------

[WARN] Different labels for net 1, it is assigned to "VDD":
    [1] Label "VDD" on layer 1047(M3_pin) at (0.000, 1.920)
    [2] Label "VDD" on layer 1047(M3_pin) at (0.172, 1.920)
    [3] Label "VDD" on layer 1047(M3_pin) at (0.344, 1.920)
    [4] Label "VDD" on layer 1047(M3_pin) at (19.264, 1.920)
    [5] Label "VDD" on layer 1047(M3_pin) at (19.436, 1.920)
    [6] Label "VDD" on layer 1047(M3_pin) at (19.608, 1.920)
    [7] Label "VSS" on layer 1047(M3_pin) at (0.086, 1.920)
    [8] Label "VSS" on layer 1047(M3_pin) at (0.258, 1.920)
    [9] Label "VSS" on layer 1047(M3_pin) at (0.430, 1.920)
    [10] Label "VSS" on layer 1047(M3_pin) at (19.178, 1.920)
    [11] Label "VSS" on layer 1047(M3_pin) at (19.350, 1.920)
    [12] Label "VSS" on layer 1047(M3_pin) at (19.522, 1.920)


Warnings and errors of connectivity for cell "sarabe_dualdelay"
---------------------------------------------------------------

[WARN] Different labels for net 1, it is assigned to "VDD":
    [1] Label "SB<1>" on layer 1079(M5_pin) at (8.600, 10.752)
    [2] Label "SB<5>" on layer 1079(M5_pin) at (8.772, 10.752)
    [3] Label "VDD" on layer 1092(M6_pin) at (10.320, 7.440)
    [4] Label "VDD" on layer 1092(M6_pin) at (10.320, 7.920)
    [5] Label "VDD" on layer 1092(M6_pin) at (10.320, 8.400)
    [6] Label "VDD" on layer 1092(M6_pin) at (10.320, 8.880)
    [7] Label "VDD" on layer 1092(M6_pin) at (10.320, 10.800)
    [8] Label "VDD" on layer 1092(M6_pin) at (10.320, 11.280)
    [9] Label "VDD" on layer 1092(M6_pin) at (10.320, 11.760)
    [10] Label "VDD" on layer 1092(M6_pin) at (10.320, 12.240)
    [11] Label "VDD" on layer 1092(M6_pin) at (10.320, 12.720)
    [12] Label "VDD" on layer 1092(M6_pin) at (10.320, 13.200)
    [13] Label "VSS" on layer 1092(M6_pin) at (10.320, 7.680)
    [14] Label "VSS" on layer 1092(M6_pin) at (10.320, 8.160)
    [15] Label "VSS" on layer 1092(M6_pin) at (10.320, 8.640)
    [16] Label "VSS" on layer 1092(M6_pin) at (10.320, 9.120)
    [17] Label "VSS" on layer 1092(M6_pin) at (10.320, 11.040)
    [18] Label "VSS" on layer 1092(M6_pin) at (10.320, 11.520)
    [19] Label "VSS" on layer 1092(M6_pin) at (10.320, 12.000)
    [20] Label "VSS" on layer 1092(M6_pin) at (10.320, 12.480)
    [21] Label "VSS" on layer 1092(M6_pin) at (10.320, 12.960)
    [22] Label "VSS" on layer 1092(M6_pin) at (10.320, 13.440)

[WARN] Stamping conflict in SCONNECT(Multiple source nets stamp one target net)
       Use LVS SOFTCHK or lvs_report_opt S statement to get detailed information.

Time: cpu=0.08/0.23  real=0.14/0.35  Memory: 7.18/7.34/19.41

    delete layer cont_ndiff
    delete layer LiAct
    delete layer cont_pdiff
    delete layer LiPo
    delete layer cont_poly
    delete layer ntap
    delete layer ptap


operation group: 82/165
    allM1 = OR M1 M1_mask1 M1_mask2 M1_fill M1_label
========================================================================
    layer allM1 not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer M1
    delete layer M1_mask1
    delete layer M1_mask2
    delete layer M1_fill
    delete layer M1_label


operation group: 83/165
    m1res_dev1 = AND allM1 m1res
========================================================================
    generate layer m1res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer allM1
    delete layer m1res


operation group: 84/165
    m1_via_all = OR V0 V1
========================================================================
    layer m1_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer V0


operation group: 85/165
    m1res_dev = SELECT -interact m1res_dev1 m1_via_all -not
========================================================================
    generate layer m1res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer m1res_dev1
    delete layer m1_via_all


operation group: 86/165
    m2res_dev1 = AND M2 m2res
========================================================================
    generate layer m2res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer M2
    delete layer m2res


operation group: 87/165
    m2_via_all = OR V1 V2
========================================================================
    layer m2_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.36  Memory: 7.18/7.34/19.41

    delete layer V1


operation group: 88/165
    m2res_dev = SELECT -interact m2res_dev1 m2_via_all -not
========================================================================
    generate layer m2res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer m2res_dev1
    delete layer m2_via_all


operation group: 89/165
    m3res_dev1 = AND M3 m3res
========================================================================
    generate layer m3res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer M3
    delete layer m3res


operation group: 90/165
    m3_via_all = OR V2 V3
========================================================================
    layer m3_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer V2


operation group: 91/165
    m3res_dev = SELECT -interact m3res_dev1 m3_via_all -not
========================================================================
    generate layer m3res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer m3res_dev1
    delete layer m3_via_all


operation group: 92/165
    m4res_dev1 = AND M4 m4res
========================================================================
    generate layer m4res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer M4
    delete layer m4res


operation group: 93/165
    m4_via_all = OR V3 V4
========================================================================
    layer m4_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer V3


operation group: 94/165
    m4res_dev = SELECT -interact m4res_dev1 m4_via_all -not
========================================================================
    generate layer m4res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer m4res_dev1
    delete layer m4_via_all


operation group: 95/165
    m5res_dev1 = AND M5 m5res
========================================================================
    generate layer m5res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer M5
    delete layer m5res


operation group: 96/165
    m5_via_all = OR V4 V5
========================================================================
    layer m5_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer V4


operation group: 97/165
    m5res_dev = SELECT -interact m5res_dev1 m5_via_all -not
========================================================================
    generate layer m5res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer m5res_dev1
    delete layer m5_via_all


operation group: 98/165
    m6res_dev1 = AND M6 m6res
========================================================================
    generate layer m6res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer M6
    delete layer m6res


operation group: 99/165
    m6_via_all = OR V5 V6
========================================================================
    layer m6_via_all not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.37  Memory: 7.18/7.34/19.41

    delete layer V5


operation group: 100/165
    m6res_dev = SELECT -interact m6res_dev1 m6_via_all -not
========================================================================
    generate layer m6res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer m6res_dev1
    delete layer m6_via_all


operation group: 101/165
    m7res_dev1 = AND M7 m7res
========================================================================
    generate layer m7res_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer m7res


operation group: 102/165
    m7_via_all = OR V6 VT
========================================================================
    generate layer m7_via_all, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer V6


operation group: 103/165
    m7res_dev = SELECT -interact m7res_dev1 m7_via_all -not
========================================================================
    generate layer m7res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer m7res_dev1
    delete layer m7_via_all


operation group: 104/165
    mtres_dev1 = AND MT mtres
========================================================================
    generate layer mtres_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer mtres


operation group: 105/165
    mt_via_all = COPY VT
========================================================================
    generate layer mt_via_all, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer VT


operation group: 106/165
    mtres_dev = SELECT -interact mtres_dev1 mt_via_all -not
========================================================================
    generate layer mtres_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer mtres_dev1
    delete layer mt_via_all


operation group: 107/165
    pcres_poly = AND Poly pcres
========================================================================
    generate layer pcres_poly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pcres


operation group: 108/165
    pcres_npoly = AND pcres_poly Nsvt
========================================================================
    generate layer pcres_npoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41



operation group: 109/165
    rsnp_dev = NOT pcres_npoly SaB
========================================================================
    generate layer rsnp_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41



operation group: 110/165
    rnsnp_dev = AND pcres_npoly SaB
========================================================================
    generate layer rnsnp_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pcres_npoly


operation group: 111/165
    pcres_ppoly = AND pcres_poly Psvt
========================================================================
    generate layer pcres_ppoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pcres_poly


operation group: 112/165
    rspp_dev = NOT pcres_ppoly SaB
========================================================================
    generate layer rspp_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41



operation group: 113/165
    rnspp_dev = AND pcres_ppoly SaB
========================================================================
    generate layer rnspp_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pcres_ppoly


operation group: 114/165
    ndiff_res = AND ndiff diffres
========================================================================
    generate layer ndiff_res, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer ndiff


operation group: 115/165
    ndiff_res_dev = AND ndiff_res FinArea_fin48
========================================================================
    generate layer ndiff_res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer ndiff_res


operation group: 116/165
    nsvt_res_dev = AND ndiff_res_dev Nsvt
========================================================================
    generate layer nsvt_res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer ndiff_res_dev


operation group: 117/165
    rnsnd_dev = AND nsvt_res_dev SaB
========================================================================
    generate layer rnsnd_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41



operation group: 118/165
    rsnd_dev = NOT nsvt_res_dev SaB
========================================================================
    generate layer rsnd_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer nsvt_res_dev


operation group: 119/165
    pdiff_res = AND pdiff diffres
========================================================================
    generate layer pdiff_res, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pdiff
    delete layer diffres


operation group: 120/165
    pdiff_res_dev = AND pdiff_res FinArea_fin48
========================================================================
    generate layer pdiff_res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pdiff_res


operation group: 121/165
    psvt_res_dev = AND pdiff_res_dev Psvt
========================================================================
    generate layer psvt_res_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.18/7.34/19.41

    delete layer pdiff_res_dev


operation group: 122/165
    rnspd_dev = AND psvt_res_dev SaB
========================================================================
    generate layer rnspd_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 123/165
    rspd_dev = NOT psvt_res_dev SaB
========================================================================
    generate layer rspd_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer psvt_res_dev


operation group: 124/165
    NWell_inside_fin = SELECT -inside NWell FinArea_fin48
========================================================================
    layer NWell_inside_fin not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 125/165
    rnw_diff = AND NWell_inside_fin Active
========================================================================
    layer rnw_diff not generated, operation is dynamically optimized out.

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer Active


operation group: 126/165
    rnwo_dev1 = AND rnw_diff nwodres
========================================================================
    generate layer rnwo_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer rnw_diff
    delete layer nwodres


operation group: 127/165
    rnwo_dev = AND rnwo_dev1 SaB
========================================================================
    generate layer rnwo_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer rnwo_dev1


operation group: 128/165
    rnws_dev1 = AND NWell_inside_fin nwstires
========================================================================
    generate layer rnws_dev1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer NWell_inside_fin
    delete layer nwstires


operation group: 129/165
    rnws_dev = NOT rnws_dev1 SaB
========================================================================
    generate layer rnws_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer rnws_dev1
    delete layer SaB


operation group: 130/165
    _mim_cap_1 = AND CMT M7
========================================================================
    generate layer _mim_cap_1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer M7


operation group: 131/165
    mim_cap_dev = SELECT -interact _mim_cap_1 MT
========================================================================
    generate layer mim_cap_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer _mim_cap_1
    delete layer MT


operation group: 132/165
    npn_nactive = SELECT -inside nactive NPNdmy
========================================================================
    generate layer npn_nactive, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer NPNdmy


operation group: 133/165
    npn_dev = NOT npn_nactive NWell
========================================================================
    generate layer npn_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer npn_nactive


operation group: 134/165
    npn_dev_2x2 = SIZE npn_dev -by 1.5 -underover
========================================================================
    generate layer npn_dev_2x2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 135/165
    npn_dev_1x1 = NOT npn_dev npn_dev_2x2
========================================================================
    generate layer npn_dev_1x1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer npn_dev


operation group: 136/165
    nd_active_2 = SELECT -inside nactive diodmy
========================================================================
    generate layer nd_active_2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 137/165
    nd_active = SELECT -inside nd_active_2 FinArea_fin48
========================================================================
    generate layer nd_active, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer nd_active_2


operation group: 138/165
    nd1hvt_dev = AND nd_active Nhvt
========================================================================
    generate layer nd1hvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 139/165
    nd1lvt_dev = AND nd_active Nlvt
========================================================================
    generate layer nd1lvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 140/165
    ndsvt = AND nd_active Nsvt
========================================================================
    generate layer ndsvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 141/165
    nd1svt_dev = NOT ndsvt ThickOx
========================================================================
    generate layer nd1svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 142/165
    nd2svt_dev = AND ndsvt ThickOx
========================================================================
    generate layer nd2svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer ndsvt


operation group: 143/165
    pd_active_2 = SELECT -inside pactive diodmy
========================================================================
    generate layer pd_active_2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 144/165
    pd_active = SELECT -inside pd_active_2 FinArea_fin48
========================================================================
    generate layer pd_active, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer pd_active_2


operation group: 145/165
    pd1hvt_dev = AND pd_active Phvt
========================================================================
    generate layer pd1hvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 146/165
    pd1lvt_dev = AND pd_active Plvt
========================================================================
    generate layer pd1lvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 147/165
    pdsvt = AND pd_active Psvt
========================================================================
    generate layer pdsvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 148/165
    pd1svt_dev = NOT pdsvt ThickOx
========================================================================
    generate layer pd1svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41



operation group: 149/165
    pd2svt_dev = AND pdsvt ThickOx
========================================================================
    generate layer pd2svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.23  real=0.00/0.38  Memory: 7.17/7.34/19.41

    delete layer pdsvt


operation group: 150/165
    poly_act = AND Poly active_noCut
========================================================================
    generate layer poly_act, TYP = P, HPN = 54, FPN = 1612, HEN = 216, FEN = 6448

Time: cpu=0.01/0.24  real=0.01/0.38  Memory: 7.17/7.34/19.41

    delete layer Poly
    delete layer active_noCut


operation group: 151/165
    poly_act_fin = AND poly_act FinArea_fin48
========================================================================
    generate layer poly_act_fin, TYP = P, HPN = 54, FPN = 1612, HEN = 216, FEN = 6448

Time: cpu=0.00/0.24  real=0.01/0.39  Memory: 7.17/7.34/19.41

    delete layer poly_act
    delete layer FinArea_fin48


operation group: 152/165
    gate = NOT poly_act_fin diodmy
========================================================================
    generate layer gate, TYP = P, HPN = 54, FPN = 1612, HEN = 216, FEN = 6448

Time: cpu=0.00/0.24  real=0.00/0.39  Memory: 7.17/7.34/19.41

    delete layer poly_act_fin
    delete layer diodmy


operation group: 153/165
    ngate = NOT gate NWell
========================================================================
    generate layer ngate, TYP = P, HPN = 27, FPN = 785, HEN = 108, FEN = 3140

Time: cpu=0.00/0.24  real=0.00/0.39  Memory: 7.17/7.34/19.41



operation group: 154/165
    n1hvt_dev = AND ngate Nhvt
========================================================================
    generate layer n1hvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.24  real=0.00/0.39  Memory: 7.17/7.34/19.41

    delete layer Nhvt


operation group: 155/165
    n1lvt_dev = AND ngate Nlvt
========================================================================
    generate layer n1lvt_dev, TYP = P, HPN = 7, FPN = 757, HEN = 28, FEN = 3028

Time: cpu=0.01/0.25  real=0.01/0.40  Memory: 7.17/7.34/19.41

    delete layer Nlvt


operation group: 156/165
    ngate_svt = AND ngate Nsvt
========================================================================
    generate layer ngate_svt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.25  real=0.00/0.40  Memory: 7.17/7.34/19.41

    delete layer ngate
    delete layer Nsvt


operation group: 157/165
    n1svt_dev = NOT ngate_svt ThickOx
========================================================================
    generate layer n1svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.25  real=0.00/0.40  Memory: 7.17/7.34/19.41



operation group: 158/165
    n2svt_dev = AND ngate_svt ThickOx
========================================================================
    generate layer n2svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.25  real=0.00/0.40  Memory: 7.17/7.34/19.41

    delete layer ngate_svt


operation group: 159/165
    pgate = AND gate NWell
========================================================================
    generate layer pgate, TYP = P, HPN = 27, FPN = 827, HEN = 108, FEN = 3308

Time: cpu=0.01/0.26  real=0.01/0.40  Memory: 7.17/7.34/19.41

    delete layer gate
    delete layer NWell


operation group: 160/165
    p1hvt_dev = AND pgate Phvt
========================================================================
    generate layer p1hvt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.26  real=0.00/0.40  Memory: 7.17/7.34/19.41

    delete layer Phvt


operation group: 161/165
    p1lvt_dev = AND pgate Plvt
========================================================================
    generate layer p1lvt_dev, TYP = P, HPN = 7, FPN = 799, HEN = 28, FEN = 3196

Time: cpu=0.00/0.26  real=0.01/0.41  Memory: 7.17/7.34/19.41

    delete layer Plvt


operation group: 162/165
    pgate_svt = AND pgate Psvt
========================================================================
    generate layer pgate_svt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.26  real=0.00/0.41  Memory: 7.17/7.34/19.41

    delete layer pgate
    delete layer Psvt


operation group: 163/165
    p1svt_dev = NOT pgate_svt ThickOx
========================================================================
    generate layer p1svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.26  real=0.00/0.41  Memory: 7.17/7.34/19.41



operation group: 164/165
    p2svt_dev = AND pgate_svt ThickOx
========================================================================
    generate layer p2svt_dev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0

Time: cpu=0.00/0.26  real=0.00/0.41  Memory: 7.17/7.34/19.41

    delete layer pgate_svt
    delete layer ThickOx


operation group: 165/165
    DEVICE R( resm1) m1res_dev m1_conn( PLUS) m1_conn( MINUS) -model cds_ff_mpt_resm1 [
		l = ((perim(m1res_dev) - perim_co(m1res_dev, m1_conn)) / 2)
		w = (perim_co(m1res_dev, m1_conn) / 2)
		m = 1
		r = ((0.0736 * (l / w)) * m)
	]

    DEVICE R( resm2) m2res_dev m2_conn( PLUS) m2_conn( MINUS) -model cds_ff_mpt_resm2 [
		l = ((perim(m2res_dev) - perim_co(m2res_dev, m2_conn)) / 2)
		w = (perim_co(m2res_dev, m2_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resm3) m3res_dev m3_conn( PLUS) m3_conn( MINUS) -model cds_ff_mpt_resm3 [
		l = ((perim(m3res_dev) - perim_co(m3res_dev, m3_conn)) / 2)
		w = (perim_co(m3res_dev, m3_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resm4) m4res_dev m4_conn( PLUS) m4_conn( MINUS) -model cds_ff_mpt_resm4 [
		l = ((perim(m4res_dev) - perim_co(m4res_dev, m4_conn)) / 2)
		w = (perim_co(m4res_dev, m4_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resm5) m5res_dev m5_conn( PLUS) m5_conn( MINUS) -model cds_ff_mpt_resm5 [
		l = ((perim(m5res_dev) - perim_co(m5res_dev, m5_conn)) / 2)
		w = (perim_co(m5res_dev, m5_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resm6) m6res_dev m6_conn( PLUS) m6_conn( MINUS) -model cds_ff_mpt_resm6 [
		l = ((perim(m6res_dev) - perim_co(m6res_dev, m6_conn)) / 2)
		w = (perim_co(m6res_dev, m6_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resm7) m7res_dev m7_conn( PLUS) m7_conn( MINUS) -model cds_ff_mpt_resm7 [
		l = ((perim(m7res_dev) - perim_co(m7res_dev, m7_conn)) / 2)
		w = (perim_co(m7res_dev, m7_conn) / 2)
		m = 1
		r = ((0.0604 * (l / w)) * m)
	]

    DEVICE R( resmt) mtres_dev mt_conn( PLUS) mt_conn( MINUS) -model cds_ff_mpt_resm8 [
		l = ((perim(mtres_dev) - perim_co(mtres_dev, mt_conn)) / 2)
		w = (perim_co(mtres_dev, mt_conn) / 2)
		m = 1
		r = ((0.0214 * (l / w)) * m)
	]

    DEVICE R( rsnp) rsnp_dev poly_conn( PLUS) poly_conn( MINUS) -model cds_ff_mpt_rsnp [
		l = ((perim(rsnp_dev) - perim_co(rsnp_dev, poly_conn)) / 2)
		w = (perim_co(rsnp_dev, poly_conn) / 2)
		m = 1
		r = ((15 * (l / w)) * m)
	]

    DEVICE R( rnsnp) rnsnp_dev poly_conn( PLUS) poly_conn( MINUS) -model cds_ff_mpt_rnsnp [
		l = ((perim(rnsnp_dev) - perim_co(rnsnp_dev, poly_conn)) / 2)
		w = (perim_co(rnsnp_dev, poly_conn) / 2)
		m = 1
		r = ((200 * (l / w)) * m)
	]

    DEVICE R( rspp) rspp_dev poly_conn( PLUS) poly_conn( MINUS) -model cds_ff_mpt_rspp [
		l = ((perim(rspp_dev) - perim_co(rspp_dev, poly_conn)) / 2)
		w = (perim_co(rspp_dev, poly_conn) / 2)
		m = 1
		r = ((15 * (l / w)) * m)
	]

    DEVICE R( rnspp) rnspp_dev poly_conn( PLUS) poly_conn( MINUS) -model cds_ff_mpt_rnspp [
		l = ((perim(rnspp_dev) - perim_co(rnspp_dev, poly_conn)) / 2)
		w = (perim_co(rnspp_dev, poly_conn) / 2)
		m = 1
		r = ((600 * (l / w)) * m)
	]

    DEVICE R( rnsnd) rnsnd_dev ndiff_conn( PLUS) ndiff_conn( MINUS) -model cds_ff_mpt_rnsnd [
		l = ((perim(rnsnd_dev) - perim_co(rnsnd_dev, ndiff_conn)) / 2)
		w = (perim_co(rnsnd_dev, ndiff_conn) / 2)
		m = 1
		r = (((100 * (l / w)) + (((2 * 8.46) * w) * 1000000)) * m)
	]

    DEVICE R( rsnd) rsnd_dev ndiff_conn( PLUS) ndiff_conn( MINUS) -model cds_ff_mpt_rsnd [
		l = ((perim(rsnd_dev) - perim_co(rsnd_dev, ndiff_conn)) / 2)
		w = (perim_co(rsnd_dev, ndiff_conn) / 2)
		m = 1
		r = ((18 * (l / w)) * m)
	]

    DEVICE R( rnspd) rnspd_dev pdiff_conn( PLUS) pdiff_conn( MINUS) -model cds_ff_mpt_rnspd [
		l = ((perim(rnspd_dev) - perim_co(rnspd_dev, pdiff_conn)) / 2)
		w = (perim_co(rnspd_dev, pdiff_conn) / 2)
		m = 1
		r = (((200 * (l / w)) + (((2 * 29.5) * w) * 1000000)) * m)
	]

    DEVICE R( rspd) rspd_dev pdiff_conn( PLUS) pdiff_conn( MINUS) -model cds_ff_mpt_rspd [
		l = ((perim(rspd_dev) - perim_co(rspd_dev, pdiff_conn)) / 2)
		w = (perim_co(rspd_dev, pdiff_conn) / 2)
		m = 1
		r = ((15 * (l / w)) * m)
	]

    DEVICE R( rnwo) rnwo_dev nw_conn( PLUS) nw_conn( MINUS) -model cds_ff_mpt_rnwo [
		l = ((perim(rnwo_dev) - perim_co(rnwo_dev, nw_conn)) / 2)
		w = (perim_co(rnwo_dev, nw_conn) / 2)
		m = 1
		r = ((450 * (l / (w - 1.4e-09))) * m)
	]

    DEVICE R( rnws) rnws_dev nw_conn( PLUS) nw_conn( MINUS) -model cds_ff_mpt_rnws [
		l = ((perim(rnws_dev) - perim_co(rnws_dev, nw_conn)) / 2)
		w = (perim_co(rnws_dev, nw_conn) / 2)
		m = 1
		r = ((1000 * (l / (w - 2e-09))) * m)
	]

    DEVICE C( cmim) mim_cap_dev CMT( PLUS) m7_conn( MINUS) < mimW> < mimL> -model cds_ff_mpt_cmim [
		m = 1
		w = perim_in(mimW, CMT)
		l = perim_in(mimL, CMT)
		c = ((area(mim_cap_dev) * 0.001025) + (perim(mim_cap_dev) * 2.425e-10))
		area = area(mim_cap_dev)
		pj = perim(mim_cap_dev)
	]

    DEVICE Q( npn) npn_dev_1x1 BuriedNWell( C) iso_pwell( B) npn_emit( E) psub( S) < Poly_dummy> -model cds_ff_mpt_npn1 [
		A = area(npn_dev_1x1)
	]

    DEVICE Q( npn) npn_dev_2x2 BuriedNWell( C) iso_pwell( B) npn_emit( E) psub( S) < Poly_dummy> -model cds_ff_mpt_npn2 [
		A = area(npn_dev_2x2)
	]

    DEVICE D( nd1hvt) nd1hvt_dev psub( PLUS) ndiff_conn( MINUS) < nd_active> -model cds_ff_mpt_nd1hvt [
		A = area(nd_active)
		P = perim(nd_active)
	]

    DEVICE D( nd1lvt) nd1lvt_dev psub( PLUS) ndiff_conn( MINUS) < nd_active> -model cds_ff_mpt_nd1lvt [
		A = area(nd_active)
		P = perim(nd_active)
	]

    DEVICE D( nd1svt) nd1svt_dev psub( PLUS) ndiff_conn( MINUS) < nd_active> -model cds_ff_mpt_nd1svt [
		A = area(nd_active)
		P = perim(nd_active)
	]

    DEVICE D( nd2svt) nd2svt_dev psub( PLUS) ndiff_conn( MINUS) < nd_active> -model cds_ff_mpt_nd2svt [
		A = area(nd_active)
		P = perim(nd_active)
	]

    DEVICE D( pd1hvt) pd1hvt_dev pdiff_conn( PLUS) nw_conn( MINUS) < pd_active> -model cds_ff_mpt_pd1hvt [
		A = area(pd_active)
		P = perim(pd_active)
	]

    DEVICE D( pd1lvt) pd1lvt_dev pdiff_conn( PLUS) nw_conn( MINUS) < pd_active> -model cds_ff_mpt_pd1lvt [
		A = area(pd_active)
		P = perim(pd_active)
	]

    DEVICE D( pd1svt) pd1svt_dev pdiff_conn( PLUS) nw_conn( MINUS) < pd_active> -model cds_ff_mpt_pd1svt [
		A = area(pd_active)
		P = perim(pd_active)
	]

    DEVICE D( pd2svt) pd2svt_dev pdiff_conn( PLUS) nw_conn( MINUS) < pd_active> -model cds_ff_mpt_pd2svt [
		A = area(pd_active)
		P = perim(pd_active)
	]

    DEVICE MN( n1hvt) n1hvt_dev < nactive> -model cds_ff_mpt_n1hvt poly_conn( G) ndiff_conn( S) ndiff_conn( D) psub( B) [
		nf = 1
		l = (perim_co(n1hvt_dev, nactive) / 2)
		w = (perim_in(n1hvt_dev, nactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MN( n1lvt) n1lvt_dev < nactive> -model cds_ff_mpt_n1lvt poly_conn( G) ndiff_conn( S) ndiff_conn( D) psub( B) [
		nf = 1
		l = (perim_co(n1lvt_dev, nactive) / 2)
		w = (perim_in(n1lvt_dev, nactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MN( n1svt) n1svt_dev < nactive> -model cds_ff_mpt_n1svt poly_conn( G) ndiff_conn( S) ndiff_conn( D) psub( B) [
		nf = 1
		l = (perim_co(n1svt_dev, nactive) / 2)
		w = (perim_in(n1svt_dev, nactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MN( n2svt) n2svt_dev < nactive> -model cds_ff_mpt_n2svt poly_conn( G) ndiff_conn( S) ndiff_conn( D) psub( B) [
		nf = 1
		l = (perim_co(n2svt_dev, nactive) / 2)
		w = (perim_in(n2svt_dev, nactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MP( p1hvt) p1hvt_dev < pactive> -model cds_ff_mpt_p1hvt poly_conn( G) pdiff_conn( S) pdiff_conn( D) nw_conn( B) [
		nf = 1
		l = (perim_co(p1hvt_dev, pactive) / 2)
		w = (perim_in(p1hvt_dev, pactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MP( p1lvt) p1lvt_dev < pactive> -model cds_ff_mpt_p1lvt poly_conn( G) pdiff_conn( S) pdiff_conn( D) nw_conn( B) [
		nf = 1
		l = (perim_co(p1lvt_dev, pactive) / 2)
		w = (perim_in(p1lvt_dev, pactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MP( p1svt) p1svt_dev < pactive> -model cds_ff_mpt_p1svt poly_conn( G) pdiff_conn( S) pdiff_conn( D) nw_conn( B) [
		nf = 1
		l = (perim_co(p1svt_dev, pactive) / 2)
		w = (perim_in(p1svt_dev, pactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

    DEVICE MP( p2svt) p2svt_dev < pactive> -model cds_ff_mpt_p2svt poly_conn( G) pdiff_conn( S) pdiff_conn( D) nw_conn( B) [
		nf = 1
		l = (perim_co(p2svt_dev, pactive) / 2)
		w = (perim_in(p2svt_dev, pactive) / 2)
		nfin = (((w - 1.4e-08) / 4.8e-08) + 1)
	]

========================================================================


DEVICE RECOGNITION ... 
    delete layer _EPTMPL65769
    delete layer _EPTMPL65782
Write DEVICES ... 


Time: cpu=0.02/0.28  real=0.02/0.43  Memory: 7.18/7.41/19.41

    delete layer m1res_dev
    delete layer m1_conn
    delete layer m2res_dev
    delete layer m2_conn
    delete layer m3res_dev
    delete layer m3_conn
    delete layer m4res_dev
    delete layer m4_conn
    delete layer m5res_dev
    delete layer m5_conn
    delete layer m6res_dev
    delete layer m7res_dev
    delete layer mtres_dev
    delete layer rsnp_dev
    delete layer rnsnp_dev
    delete layer rspp_dev
    delete layer rnspp_dev
    delete layer rnsnd_dev
    delete layer rsnd_dev
    delete layer rnspd_dev
    delete layer rspd_dev
    delete layer rnwo_dev
    delete layer rnws_dev
    delete layer mim_cap_dev
    delete layer mimW
    delete layer mimL
    delete layer npn_dev_1x1
    delete layer npn_dev_2x2
    delete layer npn_emit
    delete layer Poly_dummy
    delete layer nd1hvt_dev
    delete layer nd1lvt_dev
    delete layer nd1svt_dev
    delete layer nd2svt_dev
    delete layer nd_active
    delete layer pd1hvt_dev
    delete layer pd1lvt_dev
    delete layer pd1svt_dev
    delete layer pd2svt_dev
    delete layer pd_active
    delete layer n1hvt_dev
    delete layer n1lvt_dev
    delete layer n1svt_dev
    delete layer n2svt_dev
    delete layer nactive
    delete layer ndiff_conn
    delete layer p1hvt_dev
    delete layer p1lvt_dev
    delete layer p1svt_dev
    delete layer p2svt_dev
    delete layer pactive
    delete layer poly_conn
    delete layer pdiff_conn
    delete layer nw_conn


########################################################################
Outputting Results ...
########################################################################

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 1(s)
Peak Memory Used                  : 19(M)
Total Original Geometry           : 1952(120611)
Total ERC RuleChecks              : 0
Total ERC Results                 : 0 (0)
Summary can be found in file sarabe_dualdelay.sum


Creating annotated GDS ...
********************************************************************************
db2gds 15.17-s604 64 bit (Fri Jun 24 15:14:35 PDT 2016)
Build Ref No.: 604 Production (06-24-2016) [pvs_1517]

Copyright 2016 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     bwrcr720-13.EECS.Berkeley.EDU (Linux x86_64 2.6.32-696.el6.x86_64)
Starting Time:   Wed Aug 23 22:41:44 2017 (Thu Aug 24 05:41:44 2017 GMT)
With parameters: sarabe_dualdelay_2649 /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay.agf sarabe_dualdelay -lmap lmapdU4eiw -netmap /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay.lnn -property_nqrc -gds_scale 2000 -vircolon 
********************************************************************************

Library name: sarabe_dualdelay_2649
GDSII file name: /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay.agf
Cells to be written out: sarabe_dualdelay
Source Library: sarabe_dualdelay_2649
Layer mapping file(GDS <- DMC): lmapdU4eiw
    46 (dt:0 tt:0) <- 46
    47 (dt:0 tt:0) <- 47
    50 (dt:0 tt:0) <- 50
    52 (dt:0 tt:0) <- 52
    8 (dt:0 tt:0) <- 8
    22 (dt:0 tt:0) <- 22
    23 (dt:0 tt:0) <- 23
    24 (dt:0 tt:0) <- 24
    27 (dt:0 tt:0) <- 27
    77 (dt:0 tt:0) <- 77
    78 (dt:0 tt:0) <- 78
    80 (dt:0 tt:0) <- 80
    84 (dt:0 tt:0) <- 84
    85 (dt:0 tt:0) <- 85
    88 (dt:0 tt:0) <- 88
    3 (dt:0 tt:0) <- 3
    5 (dt:0 tt:0) <- 5
    7 (dt:0 tt:0) <- 7
    9 (dt:0 tt:0) <- 9
    10 (dt:0 tt:0) <- 10
    11 (dt:0 tt:0) <- 11
    12 (dt:0 tt:0) <- 12
    13 (dt:0 tt:0) <- 13
    14 (dt:0 tt:0) <- 14
    15 (dt:0 tt:0) <- 15
    16 (dt:0 tt:0) <- 16
    17 (dt:0 tt:0) <- 17
    18 (dt:0 tt:0) <- 18
    19 (dt:0 tt:0) <- 19
    20 (dt:0 tt:0) <- 20
    21 (dt:0 tt:0) <- 21
    64 (dt:0 tt:0) <- 64
    25 (dt:0 tt:0) <- 25
    26 (dt:0 tt:0) <- 26
    28 (dt:0 tt:0) <- 28
    29 (dt:0 tt:0) <- 29
    30 (dt:0 tt:0) <- 30
    31 (dt:0 tt:0) <- 31
    32 (dt:0 tt:0) <- 32
    37 (dt:0 tt:0) <- 37
    44 (dt:0 tt:0) <- 44
    49 (dt:0 tt:0) <- 49
    51 (dt:0 tt:0) <- 51
    53 (dt:0 tt:0) <- 53
    55 (dt:0 tt:0) <- 55
    56 (dt:0 tt:0) <- 56
    57 (dt:0 tt:0) <- 57
    58 (dt:0 tt:0) <- 58
    60 (dt:0 tt:0) <- 60
    61 (dt:0 tt:0) <- 61
    63 (dt:0 tt:0) <- 63
    65 (dt:0 tt:0) <- 65
    66 (dt:0 tt:0) <- 66
    67 (dt:0 tt:0) <- 67
    68 (dt:0 tt:0) <- 68
    70 (dt:0 tt:0) <- 70
    71 (dt:0 tt:0) <- 71
    72 (dt:0 tt:0) <- 72
    74 (dt:0 tt:0) <- 74
    75 (dt:0 tt:0) <- 75
    76 (dt:0 tt:0) <- 76
    81 (dt:0 tt:0) <- 81
    82 (dt:0 tt:0) <- 82
    83 (dt:0 tt:0) <- 83
    87 (dt:0 tt:0) <- 87
    89 (dt:0 tt:0) <- 89
    90 (dt:0 tt:0) <- 90
    0 (dt:0 tt:0) <- 0
    2 (dt:0 tt:0) <- 2
Cell name case: PRESERVE
Option: output object property for new qrc flow


                Object Statistics of Cells                            
Cell Name         Box  Polygon     Path   Label Instance Array    Total
----------------------------------------------------------------------
sarabe_dualdelay      453        3        0       0   863      0      1319
via_M5_M6_2         3        0        0       0     0      0         3
via_M4_M5_2         3        0        0       0     0      0         3
pmos4_fast_right        2        0        0       0     2      0         4
via_M5_M6_0         3        0        0       0     0      0         3
nmos4_fast_right        0        0        0       0     2      0         2
nmos4_fast_left        0        0        0       0     2      0         2
via_M2_M3_1         3        0        0       0     0      0         3
tap                 6        0        0       0     4      0        10
space_4x            4        0        0       0     2      0         6
space_2x            4        0        0       0     2      0         6
space              16        0        0       0    68      0        84
via_M4_M5_0         3        0        0       0     0      0         3
via_M3_M4_0         3        0        0       0     0      0         3
inv_2x             14        0        0       0    16      0        30
sarfsm            125        0        0       0   185      0       310
pmos4_fast_left        2        0        0       0     2      0         4
inv_1x             12        0        0       0    16      0        28
sarlogic_wret_v2_array      127        0        0       0   190      0       317
inv_8x             23        0        0       0    37      0        60
sarret_wckbuf       70        0        0       0   166      0       236
sarclkdelay_compact_dual       26        0        0       0    18      0        44
inv_16x            35        0        0       0    65      0       100
sarclkgen_core_static2       38        0        0       0    87      0       125
nand_4x            25        0        0       0    44      0        69
MASCO__X7          58        0        0       0    81      0       139
_pmos4_fast_space_base_nf1        5        0        0       0     0      0         5
_nmos4_fast_space_base_nf1        4        0        0       0     0      0         4
via_M1_M2_1         3        0        0       0     0      0         3
nmos4_fast_tap        0        0        0       0     7      0         7
pmos4_fast_tap        0        0        0       0     7      0         7
nmos4_fast_space_nf4        0        0        0       0     4      0         4
pmos4_fast_space_nf4        1        0        0       0     4      0         5
nmos4_fast_space_2x        0        0        0       0     2      0         2
pmos4_fast_space_2x        0        0        0       0     2      0         2
via_M2_M3_0         3        0        0       0     0      0         3
via_M1_M2_0         3        0        0       0     0      0         3
via_M1_M2_2         3        0        0       0     0      0         3
pmos4_fast_boundary        5        0        0       0     0      0         5
nmos4_fast_boundary        4        0        0       0     0      0         4
pmos4_fast_center_nf2        3        0        0       0     6      0         9
nmos4_fast_center_nf2        2        0        0       0     6      0         8
dff_rsth_2x        33        0        0       0    34      0        67
space_1x            4        0        0       0     2      0         6
tie_2x             14        0        0       0    16      0        30
pmos4_fast_space        0        0        0       0     1      0         1
nmos4_fast_space        0        0        0       0     1      0         1
pmos4_fast_center_nf1_left        1        0        0       0     4      0         5
nmos4_fast_center_nf1_left        1        0        0       0     4      0         5
sarlogic_wret_v2       37        0        0       0    37      0        74
sarretslice        15        0        0       0    14      0        29
nor_2x             20        0        0       0    30      0        50
mux2to1_1x         35        0        0       0    55      0        90
sarclkdelayslice_compact       17        0        0       0    14      0        31
nmos4_fast_space_nf2        0        0        0       0     2      0         2
MASCO__Y6           1        0        0       0     4      0         5
via_M3_M4_1         3        0        0       0     0      0         3
_sd_base            3        0        0       0     0      0         3
_nmos4_fast_base_tap_base       14        0        0       0     0      0        14
_pmos4_fast_base_tap_base        7        0        0       0     3      0        10
_pmos4_fast_base_nf1       10        0        0       0     0      0        10
_gate_base_nf2        3        0        0       0     0      0         3
_nmos4_fast_base_nf1       11        0        0       0     0      0        11
tinv_small_1x       16        0        0       0    22      0        38
tinv_2x            20        0        0       0    32      0        52
nand_2x            20        0        0       0    30      0        50
_gate_base_nf1_left        3        0        0       0     0      0         3
nor_4x             25        0        0       0    44      0        69
inv_4x             17        0        0       0    23      0        40
oai22_skewed_1x       26        0        0       0    45      0        71
latch_2ck_1x       14        0        0       0    12      0        26
pmos4_fast_center_2stack        2        0        0       0     6      0         8
nmos4_fast_center_2stack        2        0        0       0     6      0         8
nmos4_fast_center_nf1_right        1        0        0       0     4      0         5
tinv_1x            16        0        0       0    22      0        38
_gate_base_nf1_right        0        0        0       0     1      0         1
----------------------------------------------------------------------

Object Statistics of Layers
Layer   Objects
----------------
   3         163
   5           3
   7         141
   8           4
   9           2
  10         264
  11           2
  12         330
  13         172
  14         156
  17           6
  18           6
  19          22
  20          22
  21          11
  22           2
  23           2
  50          16
  52           2
  64          16
  77          71
  80           8
  82           7
  84           9
  85          22
  88          22
  90           7
----------------

Object Summary
------------------
     Box      1485
 Polygon         3
    Path         0
   Label         0
Instance      2358
   Array         0
------------------
   Total      3846


Output property: 3846
Total CPU Time          : 0(s)
Total Real Time         : 0(s)
Peak Memory Used        : 5(M)
Log files db2gds.log and db2gds.log.2 can be found in the run directory


Netlist Extraction Finished Normally. Wed Aug 23 22:41:44 2017




Comparing netlists ...
********************************************************************************
pvsnvn 15.17-s604 64 bit (Fri Jun 24 15:14:35 PDT 2016)
Build Ref No.: 604 Production (06-24-2016) [pvs_1517]

Copyright 2016 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     bwrcr720-13.EECS.Berkeley.EDU (Linux x86_64 2.6.32-696.el6.x86_64)
Starting Time:   Wed Aug 23 22:41:44 2017 (Thu Aug 24 05:41:44 2017 GMT)
With parameters: -ai pvs_rules.rsf 
********************************************************************************

Setup VLDB (0s)
Init sch rules (0s)
Init lay rules (0s)
Init structures (0s)
Reading schematic network
 inputting cdl netlist /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.src.net...
  WARNING (NVN-13002): *.EQUATION is not supported.
WARNING (NVN-13003): "*.SCALE" is not supported. Use ".OPTION SCALE" instead or specify  'lvs_cdn_flow_options -cdl_use_scale' in the rule file.
 finished loading cdl netlist /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/sarabe_dualdelay.src.net (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Post sch netlist rule processing (0s)
Reading layout network
 inputting cdl netlist /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay.net...
 finished loading cdl netlist /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay.net (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Post lay netlist rule processing (0s)
Processing blackBox rules (0s)
Processing bindings (0s)
Commit sch verilog netlist (0s)
Commit lay verilog netlist (0s)
Erase netlist data (0s)
Set blackbox cells (0s)
Sch put cells in memory (0s)
Sch update netlist rules (0s)
Sch adjust device pins (0s)
Sch calc hier order (0s)
Sch process inherited connections (0s)
Sch generate qrc files (0s)
Sch handle global pins (0s)
Sch apply rule actions with processed netlist (0s)
Sch process cell supply (0s)
Lay put cells in memory (0s)
Lay update netlist rules (0s)
Lay calc hier order (0s)
Lay process inherited connections (0s)
Lay generate qrc files (0s)
Lay handle global pins (0s)
Lay apply rule actions with processed netlist (0s)
Lay process cell supply (0s)
Check if interposer flow (0s)
Check binding file (0s)
Set topcell global pin indicator (0s)
Calculate preserve parameterized cells (0s)
Check generic device bindings (0s)
Calculate primitive device bindings (0s)
Remove unused device parameters (0s)
Set instances to flatten inside cells (0s)
Calculate parameters (0s)
Start sch normalization (0s)
Start lay normalization (0s)
Calculate primitive device bindings (2nd time) (0s)
Finalize binding (0s)
Check expand on pin error (0s)
Sch join nets (0s)
Sch setup hier normalization (0s)
Sch remove feedthus and BB cell insts (0s)
Sch remove indentical pins (0s)
Sch calc connection counts (0s)
Run genHierCells (0s)
Reset normalization flags (0s)
Lay join nets (0s)
Lay setup hier normalization (0s)
Lay remove feedthus and BB cell insts (0s)
Lay remove indentical pins (0s)
Lay calc connection counts (0s)
Normalize sch (0s)
Read in color file (0s)
Set scale factor per cell (0s)
Setup property init rules (0s)
Write sch vldb file (0s)
Write lay vldb file (0s)
Apply preserve parameterized cellsFlatten schematic parameterized cells:
 nmos4_fast
 pmos4_fast
 (0s)
Cleanup after VLDB processing (0s)
WARNING (NVN-15006): Rule 'lvs_recognize_gates -none' was set so rule 
'lvs_reduce_split_gates' must use -same_order
Resetting rule to 'lvs_reduce_split_gates yes ... -same_order'

Cell comparison output format:
   <Comparing|Top Cell> <Layout Cell> vs <Schematic Cell>
      <Layout instances> insts vs <Schematic instances> insts  (<Time>)-<Status>

Top Cell  sarabe_dualdelay vs sarabe_dualdelay
   886 insts vs 890 insts . . . . . . . . . . .  (0s)-mismatch, parameter errors

Generating the LVS report...
  Report Init (0s)
  Load common queries (1s)
  Create report (0s)
  Cleanup (0s)
Report finished

Extraction Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 1(s)
Peak Memory Used      : 19.00(M)


NVN Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 1(s)
Peak Memory Used      : 221.92(M)


LVS Summary
Total CPU Time        : 0(s)
Total Real Time       : 2(s)
Peak Memory Used      : 221.92(M)

    ###########################################################################################
    #                                                                                         #
    # Run Result             : MISMATCH                                                       #
    #                                                                                         #
    # Run Summary            : [ERROR] Connectivity Mismatches                                #
    #                        : [ERROR] Parameter Mismatches                                   #
    #                        : [WARN]  Extraction Warnings (refer to Extraction Report File)  #
    #                        : [INFO]  ERC Results: Empty                                     #
    #                        : [INFO]  Some Sections Have Been Truncated                      #
    #                        : [INFO]  Unconnected Corresponding Top Cell Pin(s) Exists       #
    # ERC Summary File       : sarabe_dualdelay.sum                                           #
    # Extraction Report File : sarabe_dualdelay.rep                                           #
    # Comparison Report File : sarabe_dualdelay.rep.cls                                       #
    #                                                                                         #
    ###########################################################################################



PVS Comparison Finished. Wed Aug 23 22:41:45 2017



Creating cross reference ...
********************************************************************************
pvs_RCXxref 15.17-s604 64 bit (Fri Jun 24 15:14:35 PDT 2016)
Build Ref No.: 604 Production (06-24-2016) [pvs_1517]

Copyright 2016 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     bwrcr720-13.EECS.Berkeley.EDU (Linux x86_64 2.6.32-696.el6.x86_64)
Starting Time:   Wed Aug 23 22:41:45 2017 (Thu Aug 24 05:41:45 2017 GMT)
With parameters: -format C /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/lvs_run_dir/sarabe_dualdelay/svdb/sarabe_dualdelay sarabe_dualdelay.rep 
********************************************************************************

Total CPU Time    : 0(s)
Total Real Time   : 0(s)
Memory Used       : 52.59(M)

pvs_RCXxref Done
Checking in all SoftShare licenses.
