
//| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
//| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
//| !!!!!!!!!!!!                                                       !!!!!!!!!!!!
//| !!!!!!!!!!!!     DO NOT EDIT - GENERATED BY VIVA - DO NOT EDIT     !!!!!!!!!!!!
//| !!!!!!!!!!!!                                                       !!!!!!!!!!!!
//| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
//| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

//| generated by viva: NV_GR_SM_MIOP_agu.vcp --> NV_GR_SM_MIOP_agu.v

//| /home/nvtools/engr/2025/01/16_03_00_02/nvtools/viva/viva -f viva_args.vc -d TP_TYPO_CHECK -d TP_UNIT=SM -config viva_config.yml NV_GR_SM_MIOP_agu.vcp -o NV_GR_SM_MIOP_agu.v
//|
//| shell environment dependencies:
//|     VFUNCTIONS=/home/nvtools/engr/2025/01/16_03_00_02/nvtools/viva/scripts/vfunctions
//|     VIVA_ALWAYS_STAR=1
//|     VIVA_BUGFIX_PRESERVE_PARAMETERIZED_DECLS=1
//|     VIVA_BUGFIX_VARIABLE_DEFAULTS=1
//|     VIVA_CLOCK=gpcclk
//|     VIVA_ENHANCEMENT_PLUGIN_NVENV_ROOT=1
//|     VIVA_ENHANCEMENT_PLUGIN_PRESERVE_MACROS=1
//|     VIVA_FORCE_FORGET_MODE=dangle_no_snk
//|     VIVA_PLUGIN_CASEDEFAULT_BACKWARD_COMPATIBILITY_ALLOW_WIDTH_ARG=1
//|     VIVA_PLUGIN_FLOP_LEGACY_ASSERT_INLINE=0
//|     VIVA_REDGE=low
//|     VIVA_SERVER_IODB_MODE=1
//|     VIVA_VERIFIC_VDP_C_PARSER=1
//|     VIVA_VXDB_MODE=1
//|     VIVA_WIDTH_LEARNING=1

// generated by vcp: NV_GR_SM_MIOP_agu.vx --> NV_GR_SM_MIOP_agu.vcp

// standard timescale to include at the top of all verilog files
// this comes from NV_TOP/vmod/include/nv_timescale.vh
// SJT - 4/22/07 : commented out for now - need to find a way to just apply
//  it to .vx and not .vxh files
//timescale NV_TIMESCALE
// Standard args for all unit itnerfaces
//  NV_CHIP_SML1C_UI_FLAGS_INTERNAL is defined in projects.spec, based on ELPG

//bug 1855752 - TEX should not flop cg2if_dis because it does not have 2 cycle early wakeups

//SM needs to flop cg2if_dis because clk_disable from the BLCG controller is flopped for timing reasons. So need to get cg2if_dis in sync with clk_disable

///////////////////////////////////////////////////////////////////////////////
//                                                                           //
// Design: AGU wrapper                                                       //
// Author: Omkar Paranjape                                                   //
//                                                                           //
///////////////////////////////////////////////////////////////////////////////
//                                                                           //
// Copyright (c) 2015 by NVIDIA Corp.  All rights reserved.                  //
//                                                                           //
// This material constitutes the trade secrets and confidential,             //
// proprietary information of NVIDIA, Corp. This material is not             //
// to be disclosed, reproduced, copied, or used in any manner not            //
// permitted under license from NVIDIA, Corp.                                //
//                                                                           //
///////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////

//| &Viva width_learning_on;
/*
** --------------------------------------------------------------------------
** 
** Copyright (c) 2004, NVIDIA Corp.
** All Rights Reserved.
** 
** This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
** the contents of this file may not be disclosed to third parties, copied or
** duplicated in any form, in whole or in part, without the prior written
** permission of NVIDIA Corp.
** 
** RESTRICTED RIGHTS LEGEND:
** Use, duplication or disclosure by the Government is subject to restrictions
** as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
** and Computer Software clause at DFARS 252.227-7013, and/or in similar or
** successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
** rights reserved under the Copyright Laws of the United States.
** 
** --------------------------------------------------------------------------
** 
*/
//================================================================
// this can be used to construct default values in case statements
// that are X for simulation and 0 (good for ECOs) for synthesis.
//
// Public data from this file:
// `SIMULATION_ONLY
// #defines x_or_0, x_or_1;
// `defines x_or_0, x_or_1;
//
// This file should be #include in your viva .vx files

// We must `include this file instead of using it here directly so 
// that Debussy will not produce syntax errors when loading a design
//================================================================
// this can be used to construct default values in case statements
// that are X for simulation and 0 (good for ECOs) for synthesis.
//
// This file is `included from simulate_x.vh; 

`ifdef _SIMULATE_X_VH_
`else
`define _SIMULATE_X_VH_

`ifndef SYNTHESIS
`define SIMULATION_ONLY
`endif

// deprecated tick defines
`ifdef SIMULATION_ONLY
`define x_or_0  1'bx
`define x_or_1  1'bx
`else
`define x_or_0  1'b0
`define x_or_1  1'b1
`endif

// formerly recommended tick defines
`ifdef SIMULATION_ONLY
`define tick_x_or_0  1'bx
`define tick_x_or_1  1'bx
`else
`define tick_x_or_0  1'b0
`define tick_x_or_1  1'b1
`endif

// newly recommended tick defines
// (-sv parsing is enabled everywhere now, and explicit widths are no longer needed)
`ifdef SIMULATION_ONLY
`define sv_x_or_0  'x
`define sv_x_or_1  'x
`else
`define sv_x_or_0  '0
`define sv_x_or_1  '1
`endif

`endif

// deprecated pound defines

// recommended pound defines

//
// spm_common_if_defines.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// source file[s] : ../../../../../../../../defs/gr/spm_common_if.spec
// source file[s] : ../../../../../../../../defs/gr/spm_common_if_inc.spec

// !defined(_spm_common_if_defines_VH)
//
// lst_miop2l1data_addr_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
//
// spec_helper_macros.vh: macros to aid packing/unpacking packetized buses
//

// !defined(_lst_miop2l1data_addr_IFACE)
//
// miop2l1data_addr_per_thread_pkt_group.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_miop2l1data_addr_per_thread_pkt_GROUP)
//
// usetshmsz_size_imm_decode_bp_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_usetshmsz_size_imm_decode_bp_BITPACK)
//
// idp2agu_instr_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_idp2agu_instr_IFACE)
//
// bmap2agu_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_bmap2agu_IFACE)
//
// SMV_DB_BITPACK_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_SMV_DB_BITPACK_BITPACK)
//
// rf_gs_state_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_rf_gs_state_BITPACK)
//
// wagu2agu_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_wagu2agu_BITPACK)
//
// vtgprf_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_vtgprf_BITPACK)
//
// agu_out_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_agu_out_BITPACK)
//
// miop_sr17_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_miop_sr17_BITPACK)
//////////////////////////////////////////////////////////////////////////////
//                                                                           //
// Design:                                                                   //
// Author: Manan Patel                                                       //
//                                                                           //
///////////////////////////////////////////////////////////////////////////////
//                                                                           //
// Copyright (c) 2007 by NVIDIA Corp.  All rights reserved.                  //
//                                                                           //
// This material constitutes the trade secrets and confidential,             //
// proprietary information of NVIDIA, Corp. This material is not             //
// to be disclosed, reproduced, copied, or used in any manner not            //
// permitted under license from NVIDIA, Corp.                                //
//                                                                           //
///////////////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////////////////////////////////////
// Special Registers are distributed over all the design
// defines for all SR with name sr# and macros to determine which pipe they belong

//S2R address

// ===========================================================================
// AGU pipe S2Rs are processed mostly by L1data

//partially processed by MIOP and MIOS

// ===========================================================================
// All S2Rs that should come on AGU pipe
// ===========================================================================

// ===========================================================================
// MIOP-only S2R -ADU pipe
// ===========================================================================

// ===========================================================================
// SFE SR Registers
// ===========================================================================

// ===========================================================================
// All S2Rs that should come on ADU pipe
// ===========================================================================

// ===========================================================================
// Fields for SR_VIRT_ID

// Fields for SR_INVOCATION_INFO

// Verilog defines for MIOP

// Output Transpose MuxSelects for PQ

// Output Transpose MUX Selects for WBB

// Defines for Quad latens

//Quad thread selects

//
// al2p_result_ps_bitpack_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_al2p_result_ps_bitpack_BITPACK)
//
// al2p_result_vtg_bitpack_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_al2p_result_vtg_bitpack_BITPACK)
//
// lst_common_defines.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// source file[s] : lst_common_if.spec

// !defined(_lst_common_defines_VH)
//
// l1c2esr_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_l1c2esr_IFACE)
//
// esr2sm_report_mask_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_esr2sm_report_mask_IFACE)

//
// mmisc2miop_bl_table_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_mmisc2miop_bl_table_IFACE)
//
// lst_bl_table_entry_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_lst_bl_table_entry_BITPACK)
//
// core_lst_if_defines.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// source file[s] : core_lst_if.spec

// !defined(_core_lst_if_defines_VH)
//
// lst2core_shm_lg_wb_req_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_lst2core_shm_lg_wb_req_IFACE)
//
// lst2core_l1data_instr_accepted_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_lst2core_l1data_instr_accepted_IFACE)
//
// agu_thread_addr_info_bitpack.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_agu_thread_addr_info_BITPACK)
//
// core2lst_agu_instr_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_core2lst_agu_instr_IFACE)
// `include "gr_bundles_address.vh"
// Automatically generated from gr_bundles_address.vh with vh2mch.pl
//
// sm_common_defines.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// source file[s] : sm_common.spec

// !defined(_sm_common_defines_VH)
//
// smv_ness_defines.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog sm_internal.nessdb ness.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// source file[s] : smv

// !defined(_smv_ness_defines_VH)
//
// mpc2sm_shm_config_iface.vh
// DO NOT EDIT, generated by ness version 3.1.0, backend=verilog
//
// Command: /home/ip/shared/inf/ness/3.1.1/82881984/bin/run_ispec_backend verilog ./../../../../../../../../../ip/gpc/sm/smr/defs/public/ness/grlit1/smv.nessdb smv.defs.touch-verilog -backend_opt '-tick_iface' -backend_opt '--generate_ports'
// !defined(_mpc2sm_shm_config_IFACE)

//| &Module;
module top_module (
   gpcclk                                      //|< i
  ,reset_                                      //|< i
  ,TP_i4_hw_managed_lmembase                   //|< i
  ,TP_i4_vSMID                                 //|< i
  ,b5_SHARED_WIN_BASE                          //|< i
  ,e0_instr_shm_mios__subpart_id_d             //|< i
  ,e0_instr_shm_mios__warp_id_d                //|< i
  ,e0_reconfig_size_d                          //|< i
  ,esr2sm_report_mask_pd                       //|< i
  ,esr2sm_report_mask_pd_d                     //|< i
  ,i2_instr_agu__instr_ext_type                //|< i
  ,i2_instr_agu__instr_is_qspc                 //|< i
  ,i2_instr_agu__instr_is_red                  //|< i
  ,i2_instr_agu__instr_type                    //|< i
  ,i2_instr_agu__ra_is_64b                     //|< i
  ,i2_is_for_shm_agu                           //|< i
  ,i2_is_generic_nop                           //|< i
  ,i3_agu_input_data                           //|< i
  ,i3_agu_input_data_extended                  //|< i
  ,i3_bl_table_pd                              //|< i
  ,i3_instr_agu__instr_is_atom                 //|< i
  ,i3_instr_agu__instr_is_atomg                //|< i
  ,i3_instr_agu__instr_is_atoms                //|< i
  ,i3_instr_agu__instr_is_ld                   //|< i
  ,i3_instr_agu__instr_is_ldg                  //|< i
  ,i3_instr_agu__instr_is_ldgmc                //|< i
  ,i3_instr_agu__instr_is_lds                  //|< i
  ,i3_instr_agu__instr_is_ldsm                 //|< i
  ,i3_instr_agu__instr_is_red                  //|< i
  ,i3_instr_agu__instr_is_redas                //|< i
  ,i3_instr_agu__instr_is_st                   //|< i
  ,i3_instr_agu__instr_is_stas                 //|< i
  ,i3_instr_agu__instr_is_stg                  //|< i
  ,i3_instr_agu__instr_is_sts                  //|< i
  ,i3_instr_agu__instr_is_stsm                 //|< i
  ,i3_instr_agu__instr_is_umemsets             //|< i
  ,i3_instr_agu__instr_is_uredgr               //|< i
  ,i3_instr_agu__instr_is_usetshmsz            //|< i
  ,i3_instr_agu__instr_is_ustgr                //|< i
  ,i3_instr_agu__opcode                        //|< i
  ,i3_instr_agu__pkt_type                      //|< i
  ,i3_instr_agu_pd                             //|< i
  ,i3_is_for_shm_agu                           //|< i
  ,i3_is_sr17                                  //|< i
  ,i3_is_sr29                                  //|< i
  ,i3_sm_cga_cta_id_illegal_value              //|< i
  ,i3_sm_cga_cta_id_illegal_value_valid        //|< i
  ,i3_sm_cga_slot_multicast_enable             //|< i
  ,i4_LOCAL_HI_SZ                              //|< i
  ,i4_LOCAL_LO_SZ                              //|< i
  ,i4_LOCAL_WIN_BASE                           //|< i
  ,i4_instr__instr_pc                          //|< i
  ,i4_instr__subpart_id                        //|< i
  ,i4_instr__veid                              //|< i
  ,i4_instr__warp_id                           //|< i
  ,i4_instr_agu__instr_is_arrives              //|< i
  ,i4_instr_agu__instr_is_atom                 //|< i
  ,i4_instr_agu__instr_is_cctl_cctll           //|< i
  ,i4_instr_agu__instr_is_cctl_pdr_ml2         //|< i
  ,i4_instr_agu__instr_is_cctl_qf              //|< i
  ,i4_instr_agu__instr_is_ldg                  //|< i
  ,i4_instr_agu__instr_is_ldgsts_access        //|< i
  ,i4_instr_agu__instr_is_ldgsts_bypass        //|< i
  ,i4_instr_agu__instr_is_ldgsts_ldg           //|< i
  ,i4_instr_agu__instr_is_ldgsts_sts           //|< i
  ,i4_instr_agu__instr_is_qspc                 //|< i
  ,i4_instr_agu__instr_is_red                  //|< i
  ,i4_instr_agu__instr_is_redas                //|< i
  ,i4_instr_agu__instr_is_stas                 //|< i
  ,i4_instr_agu__instr_is_stg                  //|< i
  ,i4_instr_agu__instr_is_umemsets             //|< i
  ,i4_instr_lg__scrbd_id                       //|< i
  ,i4_is_generic_atom                          //|< i
  ,i4_is_generic_nop                           //|< i
  ,i4_issue_l1data_movm                        //|< i
  ,i4_lg_lmembase                              //|< i
  ,i5_instr_lg__pq_addr_valid0                 //|< i
  ,pri_oor_addr_check_mode                     //|< i
  ,pri_smem_32bitos                            //|< i
  ,shm_config_dm_size                          //|< i
  ,sip2bl_shm_we_d                             //|< i
  ,agu2esr_pd                                  //|> o
  ,agu2esr_valid                               //|> o
  ,agu_instr_accepted_wakeup                   //|> o
  ,i3_agu_data_ext_valid                       //|> o
  ,i3_agu_valid                                //|> o
  ,i3_sm_cga_slot                              //|> o
  ,i3_uniform_type                             //|> o
  ,i4_agu_valid                                //|> o
  ,i4_issue_ldgsts_bypass_zfill_ldg_is_aligned //|> o
  ,i4_shm_is_oor                               //|> o
  ,i5_agu_has_shared_and_lg_threads_valid      //|> o
  ,i5_agu_valid                                //|> o
  ,lst2core_agu_instr_accepted_pd              //|> o
  ,lst2core_agu_instr_accepted_valid           //|> o
  ,lst_miop2l1data_addr_pd                     //|> o
  ,lst_miop2l1data_addr_valid                  //|> o
  );

//| ::declare nc ports|wires|regs;
// no connect nets
//| &Force   internal /_NC$/;
//| &Verilint off 528 /_NC$/;  
// generated nets
//| &Ports;
input           gpcclk;
input           reset_;
input           TP_i4_hw_managed_lmembase;
input     [7:0] TP_i4_vSMID;
input    [24:0] b5_SHARED_WIN_BASE;
input     [1:0] e0_instr_shm_mios__subpart_id_d;
input     [2:0] e0_instr_shm_mios__warp_id_d;
input    [11:0] e0_reconfig_size_d;
input     [9:7] esr2sm_report_mask_pd;
input    [15:4] esr2sm_report_mask_pd_d;
input     [2:0] i2_instr_agu__instr_ext_type;
input           i2_instr_agu__instr_is_qspc;
input           i2_instr_agu__instr_is_red;
input     [3:0] i2_instr_agu__instr_type;
input           i2_instr_agu__ra_is_64b;
input           i2_is_for_shm_agu;
input           i2_is_generic_nop;
input  [1023:0] i3_agu_input_data;
input  [1023:0] i3_agu_input_data_extended;
input   [150:5] i3_bl_table_pd;
input           i3_instr_agu__instr_is_atom;
input           i3_instr_agu__instr_is_atomg;
input           i3_instr_agu__instr_is_atoms;
input           i3_instr_agu__instr_is_ld;
input           i3_instr_agu__instr_is_ldg;
input           i3_instr_agu__instr_is_ldgmc;
input           i3_instr_agu__instr_is_lds;
input           i3_instr_agu__instr_is_ldsm;
input           i3_instr_agu__instr_is_red;
input           i3_instr_agu__instr_is_redas;
input           i3_instr_agu__instr_is_st;
input           i3_instr_agu__instr_is_stas;
input           i3_instr_agu__instr_is_stg;
input           i3_instr_agu__instr_is_sts;
input           i3_instr_agu__instr_is_stsm;
input           i3_instr_agu__instr_is_umemsets;
input           i3_instr_agu__instr_is_uredgr;
input           i3_instr_agu__instr_is_usetshmsz;
input           i3_instr_agu__instr_is_ustgr;
input     [4:0] i3_instr_agu__opcode;
input     [1:0] i3_instr_agu__pkt_type;
input   [223:0] i3_instr_agu_pd;
input           i3_is_for_shm_agu;
input           i3_is_sr17;
input           i3_is_sr29;
input     [4:0] i3_sm_cga_cta_id_illegal_value;
input           i3_sm_cga_cta_id_illegal_value_valid;
input           i3_sm_cga_slot_multicast_enable;
input    [15:0] i4_LOCAL_HI_SZ;
input    [15:0] i4_LOCAL_LO_SZ;
input    [24:0] i4_LOCAL_WIN_BASE;
input    [52:0] i4_instr__instr_pc;
input     [1:0] i4_instr__subpart_id;
input     [5:0] i4_instr__veid;
input     [2:0] i4_instr__warp_id;
input           i4_instr_agu__instr_is_arrives;
input           i4_instr_agu__instr_is_atom;
input           i4_instr_agu__instr_is_cctl_cctll;
input           i4_instr_agu__instr_is_cctl_pdr_ml2;
input           i4_instr_agu__instr_is_cctl_qf;
input           i4_instr_agu__instr_is_ldg;
input           i4_instr_agu__instr_is_ldgsts_access;
input           i4_instr_agu__instr_is_ldgsts_bypass;
input           i4_instr_agu__instr_is_ldgsts_ldg;
input           i4_instr_agu__instr_is_ldgsts_sts;
input           i4_instr_agu__instr_is_qspc;
input           i4_instr_agu__instr_is_red;
input           i4_instr_agu__instr_is_redas;
input           i4_instr_agu__instr_is_stas;
input           i4_instr_agu__instr_is_stg;
input           i4_instr_agu__instr_is_umemsets;
input     [2:0] i4_instr_lg__scrbd_id;
input           i4_is_generic_atom;
input           i4_is_generic_nop;
input           i4_issue_l1data_movm;
input    [48:0] i4_lg_lmembase;
input           i5_instr_lg__pq_addr_valid0;
input     [2:0] pri_oor_addr_check_mode;
input           pri_smem_32bitos;
input     [3:0] shm_config_dm_size;
input           sip2bl_shm_we_d;
output  [139:0] agu2esr_pd;
output          agu2esr_valid;
output          agu_instr_accepted_wakeup;
output          i3_agu_data_ext_valid;
output          i3_agu_valid;
output    [2:0] i3_sm_cga_slot;
output    [1:0] i3_uniform_type;
output          i4_agu_valid;
output          i4_issue_ldgsts_bypass_zfill_ldg_is_aligned;
output          i4_shm_is_oor;
output          i5_agu_has_shared_and_lg_threads_valid;
output          i5_agu_valid;
output    [7:0] lst2core_agu_instr_accepted_pd;
output          lst2core_agu_instr_accepted_valid;
output [1953:0] lst_miop2l1data_addr_pd;
output          lst_miop2l1data_addr_valid;
//| &Wires;
wire            ASSERT_addr_misalign_enable;
wire            ASSERT_addr_oor_enable;
wire            ASSERT_cta_not_present;
wire            ASSERT_illegal_instr_encoding;
wire            ASSERT_illegal_instr_param;
wire            ASSERT_invalid_addr_space;
wire            ASSERT_misaligned_addr;
wire            ASSERT_oor_addr;
wire     [31:0] agu0_i3_agu_data_ext;
wire      [4:0] agu0_i3_agu_id;
wire     [31:0] agu0_i3_agu_input_data;
wire            agu0_i3_agu_valid;
wire     [31:0] agu0_i3_ra_data;
wire            agu0_i3_thread_active;
wire     [60:0] agu0_i4_addr_pkt_pd;
wire     [63:0] agu0_i4_agu_error_addr;
wire      [4:0] agu0_i4_agu_error_addr_type;
wire      [4:0] agu0_i4_agu_id;
wire            agu0_i4_isLG;
wire            agu0_i4_isLocal;
wire            agu0_i4_is_cta_not_present;
wire            agu0_i4_is_illegal_instr_encoding;
wire            agu0_i4_is_illegal_instr_param;
wire            agu0_i4_is_invalid_addr_space;
wire            agu0_i4_is_misaligned;
wire            agu0_i4_is_oor;
wire            agu0_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu0_i4_pnzero;
wire            agu0_i4_thread_active;
wire     [31:0] agu10_i3_agu_data_ext;
wire      [4:0] agu10_i3_agu_id;
wire     [31:0] agu10_i3_agu_input_data;
wire            agu10_i3_agu_valid;
wire     [31:0] agu10_i3_ra_data;
wire            agu10_i3_thread_active;
wire     [60:0] agu10_i4_addr_pkt_pd;
wire     [63:0] agu10_i4_agu_error_addr;
wire      [4:0] agu10_i4_agu_error_addr_type;
wire      [4:0] agu10_i4_agu_id;
wire            agu10_i4_isLG;
wire            agu10_i4_isLocal;
wire            agu10_i4_is_cta_not_present;
wire            agu10_i4_is_illegal_instr_encoding;
wire            agu10_i4_is_illegal_instr_param;
wire            agu10_i4_is_invalid_addr_space;
wire            agu10_i4_is_misaligned;
wire            agu10_i4_is_oor;
wire            agu10_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu10_i4_pnzero;
wire            agu10_i4_thread_active;
wire     [31:0] agu11_i3_agu_data_ext;
wire      [4:0] agu11_i3_agu_id;
wire     [31:0] agu11_i3_agu_input_data;
wire            agu11_i3_agu_valid;
wire     [31:0] agu11_i3_ra_data;
wire            agu11_i3_thread_active;
wire     [60:0] agu11_i4_addr_pkt_pd;
wire     [63:0] agu11_i4_agu_error_addr;
wire      [4:0] agu11_i4_agu_error_addr_type;
wire      [4:0] agu11_i4_agu_id;
wire            agu11_i4_isLG;
wire            agu11_i4_isLocal;
wire            agu11_i4_is_cta_not_present;
wire            agu11_i4_is_illegal_instr_encoding;
wire            agu11_i4_is_illegal_instr_param;
wire            agu11_i4_is_invalid_addr_space;
wire            agu11_i4_is_misaligned;
wire            agu11_i4_is_oor;
wire            agu11_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu11_i4_pnzero;
wire            agu11_i4_thread_active;
wire     [31:0] agu12_i3_agu_data_ext;
wire      [4:0] agu12_i3_agu_id;
wire     [31:0] agu12_i3_agu_input_data;
wire            agu12_i3_agu_valid;
wire     [31:0] agu12_i3_ra_data;
wire            agu12_i3_thread_active;
wire     [60:0] agu12_i4_addr_pkt_pd;
wire     [63:0] agu12_i4_agu_error_addr;
wire      [4:0] agu12_i4_agu_error_addr_type;
wire      [4:0] agu12_i4_agu_id;
wire            agu12_i4_isLG;
wire            agu12_i4_isLocal;
wire            agu12_i4_is_cta_not_present;
wire            agu12_i4_is_illegal_instr_encoding;
wire            agu12_i4_is_illegal_instr_param;
wire            agu12_i4_is_invalid_addr_space;
wire            agu12_i4_is_misaligned;
wire            agu12_i4_is_oor;
wire            agu12_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu12_i4_pnzero;
wire            agu12_i4_thread_active;
wire     [31:0] agu13_i3_agu_data_ext;
wire      [4:0] agu13_i3_agu_id;
wire     [31:0] agu13_i3_agu_input_data;
wire            agu13_i3_agu_valid;
wire     [31:0] agu13_i3_ra_data;
wire            agu13_i3_thread_active;
wire     [60:0] agu13_i4_addr_pkt_pd;
wire     [63:0] agu13_i4_agu_error_addr;
wire      [4:0] agu13_i4_agu_error_addr_type;
wire      [4:0] agu13_i4_agu_id;
wire            agu13_i4_isLG;
wire            agu13_i4_isLocal;
wire            agu13_i4_is_cta_not_present;
wire            agu13_i4_is_illegal_instr_encoding;
wire            agu13_i4_is_illegal_instr_param;
wire            agu13_i4_is_invalid_addr_space;
wire            agu13_i4_is_misaligned;
wire            agu13_i4_is_oor;
wire            agu13_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu13_i4_pnzero;
wire            agu13_i4_thread_active;
wire     [31:0] agu14_i3_agu_data_ext;
wire      [4:0] agu14_i3_agu_id;
wire     [31:0] agu14_i3_agu_input_data;
wire            agu14_i3_agu_valid;
wire     [31:0] agu14_i3_ra_data;
wire            agu14_i3_thread_active;
wire     [60:0] agu14_i4_addr_pkt_pd;
wire     [63:0] agu14_i4_agu_error_addr;
wire      [4:0] agu14_i4_agu_error_addr_type;
wire      [4:0] agu14_i4_agu_id;
wire            agu14_i4_isLG;
wire            agu14_i4_isLocal;
wire            agu14_i4_is_cta_not_present;
wire            agu14_i4_is_illegal_instr_encoding;
wire            agu14_i4_is_illegal_instr_param;
wire            agu14_i4_is_invalid_addr_space;
wire            agu14_i4_is_misaligned;
wire            agu14_i4_is_oor;
wire            agu14_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu14_i4_pnzero;
wire            agu14_i4_thread_active;
wire     [31:0] agu15_i3_agu_data_ext;
wire      [4:0] agu15_i3_agu_id;
wire     [31:0] agu15_i3_agu_input_data;
wire            agu15_i3_agu_valid;
wire     [31:0] agu15_i3_ra_data;
wire            agu15_i3_thread_active;
wire     [60:0] agu15_i4_addr_pkt_pd;
wire     [63:0] agu15_i4_agu_error_addr;
wire      [4:0] agu15_i4_agu_error_addr_type;
wire      [4:0] agu15_i4_agu_id;
wire            agu15_i4_isLG;
wire            agu15_i4_isLocal;
wire            agu15_i4_is_cta_not_present;
wire            agu15_i4_is_illegal_instr_encoding;
wire            agu15_i4_is_illegal_instr_param;
wire            agu15_i4_is_invalid_addr_space;
wire            agu15_i4_is_misaligned;
wire            agu15_i4_is_oor;
wire            agu15_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu15_i4_pnzero;
wire            agu15_i4_thread_active;
wire     [31:0] agu16_i3_agu_data_ext;
wire      [4:0] agu16_i3_agu_id;
wire     [31:0] agu16_i3_agu_input_data;
wire            agu16_i3_agu_valid;
wire     [31:0] agu16_i3_ra_data;
wire            agu16_i3_thread_active;
wire     [60:0] agu16_i4_addr_pkt_pd;
wire     [63:0] agu16_i4_agu_error_addr;
wire      [4:0] agu16_i4_agu_error_addr_type;
wire      [4:0] agu16_i4_agu_id;
wire            agu16_i4_isLG;
wire            agu16_i4_isLocal;
wire            agu16_i4_is_cta_not_present;
wire            agu16_i4_is_illegal_instr_encoding;
wire            agu16_i4_is_illegal_instr_param;
wire            agu16_i4_is_invalid_addr_space;
wire            agu16_i4_is_misaligned;
wire            agu16_i4_is_oor;
wire            agu16_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu16_i4_pnzero;
wire            agu16_i4_thread_active;
wire     [31:0] agu17_i3_agu_data_ext;
wire      [4:0] agu17_i3_agu_id;
wire     [31:0] agu17_i3_agu_input_data;
wire            agu17_i3_agu_valid;
wire     [31:0] agu17_i3_ra_data;
wire            agu17_i3_thread_active;
wire     [60:0] agu17_i4_addr_pkt_pd;
wire     [63:0] agu17_i4_agu_error_addr;
wire      [4:0] agu17_i4_agu_error_addr_type;
wire      [4:0] agu17_i4_agu_id;
wire            agu17_i4_isLG;
wire            agu17_i4_isLocal;
wire            agu17_i4_is_cta_not_present;
wire            agu17_i4_is_illegal_instr_encoding;
wire            agu17_i4_is_illegal_instr_param;
wire            agu17_i4_is_invalid_addr_space;
wire            agu17_i4_is_misaligned;
wire            agu17_i4_is_oor;
wire            agu17_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu17_i4_pnzero;
wire            agu17_i4_thread_active;
wire     [31:0] agu18_i3_agu_data_ext;
wire      [4:0] agu18_i3_agu_id;
wire     [31:0] agu18_i3_agu_input_data;
wire            agu18_i3_agu_valid;
wire     [31:0] agu18_i3_ra_data;
wire            agu18_i3_thread_active;
wire     [60:0] agu18_i4_addr_pkt_pd;
wire     [63:0] agu18_i4_agu_error_addr;
wire      [4:0] agu18_i4_agu_error_addr_type;
wire      [4:0] agu18_i4_agu_id;
wire            agu18_i4_isLG;
wire            agu18_i4_isLocal;
wire            agu18_i4_is_cta_not_present;
wire            agu18_i4_is_illegal_instr_encoding;
wire            agu18_i4_is_illegal_instr_param;
wire            agu18_i4_is_invalid_addr_space;
wire            agu18_i4_is_misaligned;
wire            agu18_i4_is_oor;
wire            agu18_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu18_i4_pnzero;
wire            agu18_i4_thread_active;
wire     [31:0] agu19_i3_agu_data_ext;
wire      [4:0] agu19_i3_agu_id;
wire     [31:0] agu19_i3_agu_input_data;
wire            agu19_i3_agu_valid;
wire     [31:0] agu19_i3_ra_data;
wire            agu19_i3_thread_active;
wire     [60:0] agu19_i4_addr_pkt_pd;
wire     [63:0] agu19_i4_agu_error_addr;
wire      [4:0] agu19_i4_agu_error_addr_type;
wire      [4:0] agu19_i4_agu_id;
wire            agu19_i4_isLG;
wire            agu19_i4_isLocal;
wire            agu19_i4_is_cta_not_present;
wire            agu19_i4_is_illegal_instr_encoding;
wire            agu19_i4_is_illegal_instr_param;
wire            agu19_i4_is_invalid_addr_space;
wire            agu19_i4_is_misaligned;
wire            agu19_i4_is_oor;
wire            agu19_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu19_i4_pnzero;
wire            agu19_i4_thread_active;
wire     [31:0] agu1_i3_agu_data_ext;
wire      [4:0] agu1_i3_agu_id;
wire     [31:0] agu1_i3_agu_input_data;
wire            agu1_i3_agu_valid;
wire     [31:0] agu1_i3_ra_data;
wire            agu1_i3_thread_active;
wire     [60:0] agu1_i4_addr_pkt_pd;
wire     [63:0] agu1_i4_agu_error_addr;
wire      [4:0] agu1_i4_agu_error_addr_type;
wire      [4:0] agu1_i4_agu_id;
wire            agu1_i4_isLG;
wire            agu1_i4_isLocal;
wire            agu1_i4_is_cta_not_present;
wire            agu1_i4_is_illegal_instr_encoding;
wire            agu1_i4_is_illegal_instr_param;
wire            agu1_i4_is_invalid_addr_space;
wire            agu1_i4_is_misaligned;
wire            agu1_i4_is_oor;
wire            agu1_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu1_i4_pnzero;
wire            agu1_i4_thread_active;
wire     [31:0] agu20_i3_agu_data_ext;
wire      [4:0] agu20_i3_agu_id;
wire     [31:0] agu20_i3_agu_input_data;
wire            agu20_i3_agu_valid;
wire     [31:0] agu20_i3_ra_data;
wire            agu20_i3_thread_active;
wire     [60:0] agu20_i4_addr_pkt_pd;
wire     [63:0] agu20_i4_agu_error_addr;
wire      [4:0] agu20_i4_agu_error_addr_type;
wire      [4:0] agu20_i4_agu_id;
wire            agu20_i4_isLG;
wire            agu20_i4_isLocal;
wire            agu20_i4_is_cta_not_present;
wire            agu20_i4_is_illegal_instr_encoding;
wire            agu20_i4_is_illegal_instr_param;
wire            agu20_i4_is_invalid_addr_space;
wire            agu20_i4_is_misaligned;
wire            agu20_i4_is_oor;
wire            agu20_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu20_i4_pnzero;
wire            agu20_i4_thread_active;
wire     [31:0] agu21_i3_agu_data_ext;
wire      [4:0] agu21_i3_agu_id;
wire     [31:0] agu21_i3_agu_input_data;
wire            agu21_i3_agu_valid;
wire     [31:0] agu21_i3_ra_data;
wire            agu21_i3_thread_active;
wire     [60:0] agu21_i4_addr_pkt_pd;
wire     [63:0] agu21_i4_agu_error_addr;
wire      [4:0] agu21_i4_agu_error_addr_type;
wire      [4:0] agu21_i4_agu_id;
wire            agu21_i4_isLG;
wire            agu21_i4_isLocal;
wire            agu21_i4_is_cta_not_present;
wire            agu21_i4_is_illegal_instr_encoding;
wire            agu21_i4_is_illegal_instr_param;
wire            agu21_i4_is_invalid_addr_space;
wire            agu21_i4_is_misaligned;
wire            agu21_i4_is_oor;
wire            agu21_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu21_i4_pnzero;
wire            agu21_i4_thread_active;
wire     [31:0] agu22_i3_agu_data_ext;
wire      [4:0] agu22_i3_agu_id;
wire     [31:0] agu22_i3_agu_input_data;
wire            agu22_i3_agu_valid;
wire     [31:0] agu22_i3_ra_data;
wire            agu22_i3_thread_active;
wire     [60:0] agu22_i4_addr_pkt_pd;
wire     [63:0] agu22_i4_agu_error_addr;
wire      [4:0] agu22_i4_agu_error_addr_type;
wire      [4:0] agu22_i4_agu_id;
wire            agu22_i4_isLG;
wire            agu22_i4_isLocal;
wire            agu22_i4_is_cta_not_present;
wire            agu22_i4_is_illegal_instr_encoding;
wire            agu22_i4_is_illegal_instr_param;
wire            agu22_i4_is_invalid_addr_space;
wire            agu22_i4_is_misaligned;
wire            agu22_i4_is_oor;
wire            agu22_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu22_i4_pnzero;
wire            agu22_i4_thread_active;
wire     [31:0] agu23_i3_agu_data_ext;
wire      [4:0] agu23_i3_agu_id;
wire     [31:0] agu23_i3_agu_input_data;
wire            agu23_i3_agu_valid;
wire     [31:0] agu23_i3_ra_data;
wire            agu23_i3_thread_active;
wire     [60:0] agu23_i4_addr_pkt_pd;
wire     [63:0] agu23_i4_agu_error_addr;
wire      [4:0] agu23_i4_agu_error_addr_type;
wire      [4:0] agu23_i4_agu_id;
wire            agu23_i4_isLG;
wire            agu23_i4_isLocal;
wire            agu23_i4_is_cta_not_present;
wire            agu23_i4_is_illegal_instr_encoding;
wire            agu23_i4_is_illegal_instr_param;
wire            agu23_i4_is_invalid_addr_space;
wire            agu23_i4_is_misaligned;
wire            agu23_i4_is_oor;
wire            agu23_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu23_i4_pnzero;
wire            agu23_i4_thread_active;
wire     [31:0] agu24_i3_agu_data_ext;
wire      [4:0] agu24_i3_agu_id;
wire     [31:0] agu24_i3_agu_input_data;
wire            agu24_i3_agu_valid;
wire     [31:0] agu24_i3_ra_data;
wire            agu24_i3_thread_active;
wire     [60:0] agu24_i4_addr_pkt_pd;
wire     [63:0] agu24_i4_agu_error_addr;
wire      [4:0] agu24_i4_agu_error_addr_type;
wire      [4:0] agu24_i4_agu_id;
wire            agu24_i4_isLG;
wire            agu24_i4_isLocal;
wire            agu24_i4_is_cta_not_present;
wire            agu24_i4_is_illegal_instr_encoding;
wire            agu24_i4_is_illegal_instr_param;
wire            agu24_i4_is_invalid_addr_space;
wire            agu24_i4_is_misaligned;
wire            agu24_i4_is_oor;
wire            agu24_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu24_i4_pnzero;
wire            agu24_i4_thread_active;
wire     [31:0] agu25_i3_agu_data_ext;
wire      [4:0] agu25_i3_agu_id;
wire     [31:0] agu25_i3_agu_input_data;
wire            agu25_i3_agu_valid;
wire     [31:0] agu25_i3_ra_data;
wire            agu25_i3_thread_active;
wire     [60:0] agu25_i4_addr_pkt_pd;
wire     [63:0] agu25_i4_agu_error_addr;
wire      [4:0] agu25_i4_agu_error_addr_type;
wire      [4:0] agu25_i4_agu_id;
wire            agu25_i4_isLG;
wire            agu25_i4_isLocal;
wire            agu25_i4_is_cta_not_present;
wire            agu25_i4_is_illegal_instr_encoding;
wire            agu25_i4_is_illegal_instr_param;
wire            agu25_i4_is_invalid_addr_space;
wire            agu25_i4_is_misaligned;
wire            agu25_i4_is_oor;
wire            agu25_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu25_i4_pnzero;
wire            agu25_i4_thread_active;
wire     [31:0] agu26_i3_agu_data_ext;
wire      [4:0] agu26_i3_agu_id;
wire     [31:0] agu26_i3_agu_input_data;
wire            agu26_i3_agu_valid;
wire     [31:0] agu26_i3_ra_data;
wire            agu26_i3_thread_active;
wire     [60:0] agu26_i4_addr_pkt_pd;
wire     [63:0] agu26_i4_agu_error_addr;
wire      [4:0] agu26_i4_agu_error_addr_type;
wire      [4:0] agu26_i4_agu_id;
wire            agu26_i4_isLG;
wire            agu26_i4_isLocal;
wire            agu26_i4_is_cta_not_present;
wire            agu26_i4_is_illegal_instr_encoding;
wire            agu26_i4_is_illegal_instr_param;
wire            agu26_i4_is_invalid_addr_space;
wire            agu26_i4_is_misaligned;
wire            agu26_i4_is_oor;
wire            agu26_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu26_i4_pnzero;
wire            agu26_i4_thread_active;
wire     [31:0] agu27_i3_agu_data_ext;
wire      [4:0] agu27_i3_agu_id;
wire     [31:0] agu27_i3_agu_input_data;
wire            agu27_i3_agu_valid;
wire     [31:0] agu27_i3_ra_data;
wire            agu27_i3_thread_active;
wire     [60:0] agu27_i4_addr_pkt_pd;
wire     [63:0] agu27_i4_agu_error_addr;
wire      [4:0] agu27_i4_agu_error_addr_type;
wire      [4:0] agu27_i4_agu_id;
wire            agu27_i4_isLG;
wire            agu27_i4_isLocal;
wire            agu27_i4_is_cta_not_present;
wire            agu27_i4_is_illegal_instr_encoding;
wire            agu27_i4_is_illegal_instr_param;
wire            agu27_i4_is_invalid_addr_space;
wire            agu27_i4_is_misaligned;
wire            agu27_i4_is_oor;
wire            agu27_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu27_i4_pnzero;
wire            agu27_i4_thread_active;
wire     [31:0] agu28_i3_agu_data_ext;
wire      [4:0] agu28_i3_agu_id;
wire     [31:0] agu28_i3_agu_input_data;
wire            agu28_i3_agu_valid;
wire     [31:0] agu28_i3_ra_data;
wire            agu28_i3_thread_active;
wire     [60:0] agu28_i4_addr_pkt_pd;
wire     [63:0] agu28_i4_agu_error_addr;
wire      [4:0] agu28_i4_agu_error_addr_type;
wire      [4:0] agu28_i4_agu_id;
wire            agu28_i4_isLG;
wire            agu28_i4_isLocal;
wire            agu28_i4_is_cta_not_present;
wire            agu28_i4_is_illegal_instr_encoding;
wire            agu28_i4_is_illegal_instr_param;
wire            agu28_i4_is_invalid_addr_space;
wire            agu28_i4_is_misaligned;
wire            agu28_i4_is_oor;
wire            agu28_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu28_i4_pnzero;
wire            agu28_i4_thread_active;
wire     [31:0] agu29_i3_agu_data_ext;
wire      [4:0] agu29_i3_agu_id;
wire     [31:0] agu29_i3_agu_input_data;
wire            agu29_i3_agu_valid;
wire     [31:0] agu29_i3_ra_data;
wire            agu29_i3_thread_active;
wire     [60:0] agu29_i4_addr_pkt_pd;
wire     [63:0] agu29_i4_agu_error_addr;
wire      [4:0] agu29_i4_agu_error_addr_type;
wire      [4:0] agu29_i4_agu_id;
wire            agu29_i4_isLG;
wire            agu29_i4_isLocal;
wire            agu29_i4_is_cta_not_present;
wire            agu29_i4_is_illegal_instr_encoding;
wire            agu29_i4_is_illegal_instr_param;
wire            agu29_i4_is_invalid_addr_space;
wire            agu29_i4_is_misaligned;
wire            agu29_i4_is_oor;
wire            agu29_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu29_i4_pnzero;
wire            agu29_i4_thread_active;
wire     [31:0] agu2_i3_agu_data_ext;
wire      [4:0] agu2_i3_agu_id;
wire     [31:0] agu2_i3_agu_input_data;
wire            agu2_i3_agu_valid;
wire     [31:0] agu2_i3_ra_data;
wire            agu2_i3_thread_active;
wire     [60:0] agu2_i4_addr_pkt_pd;
wire     [63:0] agu2_i4_agu_error_addr;
wire      [4:0] agu2_i4_agu_error_addr_type;
wire      [4:0] agu2_i4_agu_id;
wire            agu2_i4_isLG;
wire            agu2_i4_isLocal;
wire            agu2_i4_is_cta_not_present;
wire            agu2_i4_is_illegal_instr_encoding;
wire            agu2_i4_is_illegal_instr_param;
wire            agu2_i4_is_invalid_addr_space;
wire            agu2_i4_is_misaligned;
wire            agu2_i4_is_oor;
wire            agu2_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu2_i4_pnzero;
wire            agu2_i4_thread_active;
wire     [31:0] agu30_i3_agu_data_ext;
wire      [4:0] agu30_i3_agu_id;
wire     [31:0] agu30_i3_agu_input_data;
wire            agu30_i3_agu_valid;
wire     [31:0] agu30_i3_ra_data;
wire            agu30_i3_thread_active;
wire     [60:0] agu30_i4_addr_pkt_pd;
wire     [63:0] agu30_i4_agu_error_addr;
wire      [4:0] agu30_i4_agu_error_addr_type;
wire      [4:0] agu30_i4_agu_id;
wire            agu30_i4_isLG;
wire            agu30_i4_isLocal;
wire            agu30_i4_is_cta_not_present;
wire            agu30_i4_is_illegal_instr_encoding;
wire            agu30_i4_is_illegal_instr_param;
wire            agu30_i4_is_invalid_addr_space;
wire            agu30_i4_is_misaligned;
wire            agu30_i4_is_oor;
wire            agu30_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu30_i4_pnzero;
wire            agu30_i4_thread_active;
wire     [31:0] agu31_i3_agu_data_ext;
wire      [4:0] agu31_i3_agu_id;
wire     [31:0] agu31_i3_agu_input_data;
wire            agu31_i3_agu_valid;
wire     [31:0] agu31_i3_ra_data;
wire            agu31_i3_thread_active;
wire     [60:0] agu31_i4_addr_pkt_pd;
wire     [63:0] agu31_i4_agu_error_addr;
wire      [4:0] agu31_i4_agu_error_addr_type;
wire      [4:0] agu31_i4_agu_id;
wire            agu31_i4_isLG;
wire            agu31_i4_isLocal;
wire            agu31_i4_is_cta_not_present;
wire            agu31_i4_is_illegal_instr_encoding;
wire            agu31_i4_is_illegal_instr_param;
wire            agu31_i4_is_invalid_addr_space;
wire            agu31_i4_is_misaligned;
wire            agu31_i4_is_oor;
wire            agu31_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu31_i4_pnzero;
wire            agu31_i4_thread_active;
wire     [31:0] agu3_i3_agu_data_ext;
wire      [4:0] agu3_i3_agu_id;
wire     [31:0] agu3_i3_agu_input_data;
wire            agu3_i3_agu_valid;
wire     [31:0] agu3_i3_ra_data;
wire            agu3_i3_thread_active;
wire     [60:0] agu3_i4_addr_pkt_pd;
wire     [63:0] agu3_i4_agu_error_addr;
wire      [4:0] agu3_i4_agu_error_addr_type;
wire      [4:0] agu3_i4_agu_id;
wire            agu3_i4_isLG;
wire            agu3_i4_isLocal;
wire            agu3_i4_is_cta_not_present;
wire            agu3_i4_is_illegal_instr_encoding;
wire            agu3_i4_is_illegal_instr_param;
wire            agu3_i4_is_invalid_addr_space;
wire            agu3_i4_is_misaligned;
wire            agu3_i4_is_oor;
wire            agu3_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu3_i4_pnzero;
wire            agu3_i4_thread_active;
wire     [31:0] agu4_i3_agu_data_ext;
wire      [4:0] agu4_i3_agu_id;
wire     [31:0] agu4_i3_agu_input_data;
wire            agu4_i3_agu_valid;
wire     [31:0] agu4_i3_ra_data;
wire            agu4_i3_thread_active;
wire     [60:0] agu4_i4_addr_pkt_pd;
wire     [63:0] agu4_i4_agu_error_addr;
wire      [4:0] agu4_i4_agu_error_addr_type;
wire      [4:0] agu4_i4_agu_id;
wire            agu4_i4_isLG;
wire            agu4_i4_isLocal;
wire            agu4_i4_is_cta_not_present;
wire            agu4_i4_is_illegal_instr_encoding;
wire            agu4_i4_is_illegal_instr_param;
wire            agu4_i4_is_invalid_addr_space;
wire            agu4_i4_is_misaligned;
wire            agu4_i4_is_oor;
wire            agu4_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu4_i4_pnzero;
wire            agu4_i4_thread_active;
wire     [31:0] agu5_i3_agu_data_ext;
wire      [4:0] agu5_i3_agu_id;
wire     [31:0] agu5_i3_agu_input_data;
wire            agu5_i3_agu_valid;
wire     [31:0] agu5_i3_ra_data;
wire            agu5_i3_thread_active;
wire     [60:0] agu5_i4_addr_pkt_pd;
wire     [63:0] agu5_i4_agu_error_addr;
wire      [4:0] agu5_i4_agu_error_addr_type;
wire      [4:0] agu5_i4_agu_id;
wire            agu5_i4_isLG;
wire            agu5_i4_isLocal;
wire            agu5_i4_is_cta_not_present;
wire            agu5_i4_is_illegal_instr_encoding;
wire            agu5_i4_is_illegal_instr_param;
wire            agu5_i4_is_invalid_addr_space;
wire            agu5_i4_is_misaligned;
wire            agu5_i4_is_oor;
wire            agu5_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu5_i4_pnzero;
wire            agu5_i4_thread_active;
wire     [31:0] agu6_i3_agu_data_ext;
wire      [4:0] agu6_i3_agu_id;
wire     [31:0] agu6_i3_agu_input_data;
wire            agu6_i3_agu_valid;
wire     [31:0] agu6_i3_ra_data;
wire            agu6_i3_thread_active;
wire     [60:0] agu6_i4_addr_pkt_pd;
wire     [63:0] agu6_i4_agu_error_addr;
wire      [4:0] agu6_i4_agu_error_addr_type;
wire      [4:0] agu6_i4_agu_id;
wire            agu6_i4_isLG;
wire            agu6_i4_isLocal;
wire            agu6_i4_is_cta_not_present;
wire            agu6_i4_is_illegal_instr_encoding;
wire            agu6_i4_is_illegal_instr_param;
wire            agu6_i4_is_invalid_addr_space;
wire            agu6_i4_is_misaligned;
wire            agu6_i4_is_oor;
wire            agu6_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu6_i4_pnzero;
wire            agu6_i4_thread_active;
wire     [31:0] agu7_i3_agu_data_ext;
wire      [4:0] agu7_i3_agu_id;
wire     [31:0] agu7_i3_agu_input_data;
wire            agu7_i3_agu_valid;
wire     [31:0] agu7_i3_ra_data;
wire            agu7_i3_thread_active;
wire     [60:0] agu7_i4_addr_pkt_pd;
wire     [63:0] agu7_i4_agu_error_addr;
wire      [4:0] agu7_i4_agu_error_addr_type;
wire      [4:0] agu7_i4_agu_id;
wire            agu7_i4_isLG;
wire            agu7_i4_isLocal;
wire            agu7_i4_is_cta_not_present;
wire            agu7_i4_is_illegal_instr_encoding;
wire            agu7_i4_is_illegal_instr_param;
wire            agu7_i4_is_invalid_addr_space;
wire            agu7_i4_is_misaligned;
wire            agu7_i4_is_oor;
wire            agu7_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu7_i4_pnzero;
wire            agu7_i4_thread_active;
wire     [31:0] agu8_i3_agu_data_ext;
wire      [4:0] agu8_i3_agu_id;
wire     [31:0] agu8_i3_agu_input_data;
wire            agu8_i3_agu_valid;
wire     [31:0] agu8_i3_ra_data;
wire            agu8_i3_thread_active;
wire     [60:0] agu8_i4_addr_pkt_pd;
wire     [63:0] agu8_i4_agu_error_addr;
wire      [4:0] agu8_i4_agu_error_addr_type;
wire      [4:0] agu8_i4_agu_id;
wire            agu8_i4_isLG;
wire            agu8_i4_isLocal;
wire            agu8_i4_is_cta_not_present;
wire            agu8_i4_is_illegal_instr_encoding;
wire            agu8_i4_is_illegal_instr_param;
wire            agu8_i4_is_invalid_addr_space;
wire            agu8_i4_is_misaligned;
wire            agu8_i4_is_oor;
wire            agu8_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu8_i4_pnzero;
wire            agu8_i4_thread_active;
wire     [31:0] agu9_i3_agu_data_ext;
wire      [4:0] agu9_i3_agu_id;
wire     [31:0] agu9_i3_agu_input_data;
wire            agu9_i3_agu_valid;
wire     [31:0] agu9_i3_ra_data;
wire            agu9_i3_thread_active;
wire     [60:0] agu9_i4_addr_pkt_pd;
wire     [63:0] agu9_i4_agu_error_addr;
wire      [4:0] agu9_i4_agu_error_addr_type;
wire      [4:0] agu9_i4_agu_id;
wire            agu9_i4_isLG;
wire            agu9_i4_isLocal;
wire            agu9_i4_is_cta_not_present;
wire            agu9_i4_is_illegal_instr_encoding;
wire            agu9_i4_is_illegal_instr_param;
wire            agu9_i4_is_invalid_addr_space;
wire            agu9_i4_is_misaligned;
wire            agu9_i4_is_oor;
wire            agu9_i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire            agu9_i4_pnzero;
wire            agu9_i4_thread_active;
wire            i2_agu_shared_win_re;
wire            i3_agu_input_data_extended_DBG_valid;
wire            i3_agu_shared_win_re;
wire            i3_instr_agu__imm_is_signed;
wire     [31:0] i3_ra_data0;
wire     [31:0] i3_ra_data1;
wire     [31:0] i3_ra_data10;
wire     [31:0] i3_ra_data11;
wire     [31:0] i3_ra_data12;
wire     [31:0] i3_ra_data13;
wire     [31:0] i3_ra_data14;
wire     [31:0] i3_ra_data15;
wire     [31:0] i3_ra_data16;
wire     [31:0] i3_ra_data17;
wire     [31:0] i3_ra_data18;
wire     [31:0] i3_ra_data19;
wire     [31:0] i3_ra_data2;
wire     [31:0] i3_ra_data20;
wire     [31:0] i3_ra_data21;
wire     [31:0] i3_ra_data22;
wire     [31:0] i3_ra_data23;
wire     [31:0] i3_ra_data24;
wire     [31:0] i3_ra_data25;
wire     [31:0] i3_ra_data26;
wire     [31:0] i3_ra_data27;
wire     [31:0] i3_ra_data28;
wire     [31:0] i3_ra_data29;
wire     [31:0] i3_ra_data3;
wire     [31:0] i3_ra_data30;
wire     [31:0] i3_ra_data31;
wire     [31:0] i3_ra_data4;
wire     [31:0] i3_ra_data5;
wire     [31:0] i3_ra_data6;
wire     [31:0] i3_ra_data7;
wire     [31:0] i3_ra_data8;
wire     [31:0] i3_ra_data9;
wire     [31:0] i4_isLG;
wire     [31:0] i4_isLocal;
wire     [31:0] i4_is_cta_not_present;
wire     [31:0] i4_is_illegal_instr_encoding;
wire     [31:0] i4_is_illegal_instr_param;
wire     [31:0] i4_is_invalid_addr_space;
wire     [31:0] i4_is_misaligned;
wire     [31:0] i4_is_oor;
wire     [31:0] i4_ldgsts_bypass_zfill_ldg_is_aligned;
wire     [60:0] i4_miop2l1data_addr__addr0_pd;
wire     [60:0] i4_miop2l1data_addr__addr10_pd;
wire     [60:0] i4_miop2l1data_addr__addr11_pd;
wire     [60:0] i4_miop2l1data_addr__addr12_pd;
wire     [60:0] i4_miop2l1data_addr__addr13_pd;
wire     [60:0] i4_miop2l1data_addr__addr14_pd;
wire     [60:0] i4_miop2l1data_addr__addr15_pd;
wire     [60:0] i4_miop2l1data_addr__addr16_pd;
wire     [60:0] i4_miop2l1data_addr__addr17_pd;
wire     [60:0] i4_miop2l1data_addr__addr18_pd;
wire     [60:0] i4_miop2l1data_addr__addr19_pd;
wire     [60:0] i4_miop2l1data_addr__addr1_pd;
wire     [60:0] i4_miop2l1data_addr__addr20_pd;
wire     [60:0] i4_miop2l1data_addr__addr21_pd;
wire     [60:0] i4_miop2l1data_addr__addr22_pd;
wire     [60:0] i4_miop2l1data_addr__addr23_pd;
wire     [60:0] i4_miop2l1data_addr__addr24_pd;
wire     [60:0] i4_miop2l1data_addr__addr25_pd;
wire     [60:0] i4_miop2l1data_addr__addr26_pd;
wire     [60:0] i4_miop2l1data_addr__addr27_pd;
wire     [60:0] i4_miop2l1data_addr__addr28_pd;
wire     [60:0] i4_miop2l1data_addr__addr29_pd;
wire     [60:0] i4_miop2l1data_addr__addr2_pd;
wire     [60:0] i4_miop2l1data_addr__addr30_pd;
wire     [60:0] i4_miop2l1data_addr__addr31_pd;
wire     [60:0] i4_miop2l1data_addr__addr3_pd;
wire     [60:0] i4_miop2l1data_addr__addr4_pd;
wire     [60:0] i4_miop2l1data_addr__addr5_pd;
wire     [60:0] i4_miop2l1data_addr__addr6_pd;
wire     [60:0] i4_miop2l1data_addr__addr7_pd;
wire     [60:0] i4_miop2l1data_addr__addr8_pd;
wire     [60:0] i4_miop2l1data_addr__addr9_pd;
wire     [63:0] i4_thread0_agu_error_addr;
wire      [4:0] i4_thread0_agu_error_addr_type;
wire     [63:0] i4_thread10_agu_error_addr;
wire      [4:0] i4_thread10_agu_error_addr_type;
wire     [63:0] i4_thread11_agu_error_addr;
wire      [4:0] i4_thread11_agu_error_addr_type;
wire     [63:0] i4_thread12_agu_error_addr;
wire      [4:0] i4_thread12_agu_error_addr_type;
wire     [63:0] i4_thread13_agu_error_addr;
wire      [4:0] i4_thread13_agu_error_addr_type;
wire     [63:0] i4_thread14_agu_error_addr;
wire      [4:0] i4_thread14_agu_error_addr_type;
wire     [63:0] i4_thread15_agu_error_addr;
wire      [4:0] i4_thread15_agu_error_addr_type;
wire     [63:0] i4_thread16_agu_error_addr;
wire      [4:0] i4_thread16_agu_error_addr_type;
wire     [63:0] i4_thread17_agu_error_addr;
wire      [4:0] i4_thread17_agu_error_addr_type;
wire     [63:0] i4_thread18_agu_error_addr;
wire      [4:0] i4_thread18_agu_error_addr_type;
wire     [63:0] i4_thread19_agu_error_addr;
wire      [4:0] i4_thread19_agu_error_addr_type;
wire     [63:0] i4_thread1_agu_error_addr;
wire      [4:0] i4_thread1_agu_error_addr_type;
wire     [63:0] i4_thread20_agu_error_addr;
wire      [4:0] i4_thread20_agu_error_addr_type;
wire     [63:0] i4_thread21_agu_error_addr;
wire      [4:0] i4_thread21_agu_error_addr_type;
wire     [63:0] i4_thread22_agu_error_addr;
wire      [4:0] i4_thread22_agu_error_addr_type;
wire     [63:0] i4_thread23_agu_error_addr;
wire      [4:0] i4_thread23_agu_error_addr_type;
wire     [63:0] i4_thread24_agu_error_addr;
wire      [4:0] i4_thread24_agu_error_addr_type;
wire     [63:0] i4_thread25_agu_error_addr;
wire      [4:0] i4_thread25_agu_error_addr_type;
wire     [63:0] i4_thread26_agu_error_addr;
wire      [4:0] i4_thread26_agu_error_addr_type;
wire     [63:0] i4_thread27_agu_error_addr;
wire      [4:0] i4_thread27_agu_error_addr_type;
wire     [63:0] i4_thread28_agu_error_addr;
wire      [4:0] i4_thread28_agu_error_addr_type;
wire     [63:0] i4_thread29_agu_error_addr;
wire      [4:0] i4_thread29_agu_error_addr_type;
wire     [63:0] i4_thread2_agu_error_addr;
wire      [4:0] i4_thread2_agu_error_addr_type;
wire     [63:0] i4_thread30_agu_error_addr;
wire      [4:0] i4_thread30_agu_error_addr_type;
wire     [63:0] i4_thread31_agu_error_addr;
wire      [4:0] i4_thread31_agu_error_addr_type;
wire     [63:0] i4_thread3_agu_error_addr;
wire      [4:0] i4_thread3_agu_error_addr_type;
wire     [63:0] i4_thread4_agu_error_addr;
wire      [4:0] i4_thread4_agu_error_addr_type;
wire     [63:0] i4_thread5_agu_error_addr;
wire      [4:0] i4_thread5_agu_error_addr_type;
wire     [63:0] i4_thread6_agu_error_addr;
wire      [4:0] i4_thread6_agu_error_addr_type;
wire     [63:0] i4_thread7_agu_error_addr;
wire      [4:0] i4_thread7_agu_error_addr_type;
wire     [63:0] i4_thread8_agu_error_addr;
wire      [4:0] i4_thread8_agu_error_addr_type;
wire     [63:0] i4_thread9_agu_error_addr;
wire      [4:0] i4_thread9_agu_error_addr_type;
//| &Regs;
reg      [31:0] ASSERT_addr_pkt__addr_chk;
reg       [4:0] A__i4_cta_id_in_cga;
reg             TP_all_active_threads_misaligned;
reg             TP_all_active_threads_oor;
reg             TP_all_active_threads_pnz0;
reg             TP_all_active_threads_pnz1;
reg       [1:0] TP_e0_instr_shm_mios__subpart_id_d;
reg       [2:0] TP_e0_instr_shm_mios__warp_id_d;
reg      [11:0] TP_e0_reconfig_size_d;
reg             TP_i4_agu_valid_once;
reg       [5:0] TP_i4_error_list;
reg             TP_i4_has_G;
reg             TP_i4_has_L;
reg             TP_i4_has_S;
reg       [1:0] TP_i4_instr__subpart_id_d;
reg       [2:0] TP_i4_instr__warp_id_d;
reg       [3:0] TP_i4_instr_agu__opcode_flavor;
reg       [2:0] TP_i4_instr_agu__shader_type;
reg       [5:0] TP_i4_instr_list;
reg      [31:0] TP_i4_isG;
reg      [31:0] TP_i4_isL;
reg      [31:0] TP_i4_isS;
reg      [11:0] TP_i4_sharedsz_d;
reg             TP_new_and_old_reconfig_size_diff;
reg             TP_new_and_old_reconfig_size_diff_d;
reg             TP_no_active_threads_invalid_as;
reg             TP_no_active_threads_misaligned;
reg             TP_no_active_threads_oor;
reg             TP_no_active_threads_pnz0;
reg             TP_no_active_threads_pnz1;
reg       [5:0] TP_num_of_active_threads;
reg       [5:0] TP_num_of_lg_threads;
reg       [5:0] TP_num_of_local_threads;
reg       [5:0] TP_num_of_misaligned_threads;
reg       [5:0] TP_num_of_oor_threads;
reg       [5:0] TP_num_of_shared_threads;
reg       [5:0] TP_num_of_unsupported_atom_threads;
reg             TP_some_active_threads_misaligned;
reg             TP_some_active_threads_oor;
reg             TP_some_active_threads_pnz0;
reg             TP_some_active_threads_pnz1;
reg      [63:0] agu2esr_addr;
reg       [4:0] agu2esr_addr_type;
reg       [5:0] agu2esr_error;
reg      [52:0] agu2esr_instr_pc;
reg             agu2esr_multiple;
reg             agu2esr_valid;
reg       [5:0] agu2esr_veid;
reg       [4:0] agu2esr_warp_id;
reg             agu_instr_accepted_wakeup;
reg             i2_agu_data_ext_valid;
reg             i2_agu_instr_ext_is_gs_state;
reg             i2_agu_instr_ext_is_lg_e;
reg             i2_agu_instr_ext_is_shfl_rc;
reg             i2_agu_instr_ext_is_vtx_handle;
reg             i2_agu_instr_is_generic;
reg             i2_agu_instr_is_global;
reg             i2_agu_instr_is_local;
reg             i2_agu_instr_is_shared;
reg      [24:0] i3_SHARED_WIN_BASE;
reg      [31:0] i3_agu_active_mask;
reg             i3_agu_data_ext_valid;
reg             i3_agu_data_ext_valid_pre;
reg             i3_agu_instr_ext_is_gs_state;
reg             i3_agu_instr_ext_is_lg_e;
reg             i3_agu_instr_ext_is_shfl_rc;
reg             i3_agu_instr_ext_is_vtx_handle;
reg             i3_agu_instr_is_generic;
reg             i3_agu_instr_is_global;
reg             i3_agu_instr_is_ipa;
reg             i3_agu_instr_is_local;
reg             i3_agu_instr_is_s2r;
reg             i3_agu_instr_is_shared;
reg             i3_agu_instr_is_shfl;
reg             i3_agu_instr_is_uniform_xor_1;
reg             i3_agu_instr_is_uniform_xor_2;
reg             i3_agu_instr_is_usetshmsz_valid;
reg             i3_agu_valid;
reg       [4:0] i3_alignment_mask;
reg       [4:0] i3_alignment_mask_ldsm;
reg       [4:0] i3_alignment_mask_qual;
reg       [4:0] i3_alignment_mask_stsm;
reg             i3_atom_global_unsupported;
reg             i3_atom_local_unsupported;
reg             i3_atom_shared_unsupported;
reg       [4:0] i3_cta_id_in_cga;
reg      [31:0] i3_instr_agu__active_mask;
reg       [5:0] i3_instr_agu__data_op_size;
reg      [31:0] i3_instr_agu__imm;
reg      [31:0] i3_instr_agu__imm_msb;
reg       [2:0] i3_instr_agu__instr_ext_type;
reg      [52:0] i3_instr_agu__instr_pc;
reg       [3:0] i3_instr_agu__instr_type;
reg       [3:0] i3_instr_agu__opcode_flavor;
reg       [1:0] i3_instr_agu__pm_pred;
reg      [31:0] i3_instr_agu__pnzero;
reg             i3_instr_agu__ra_is_64b;
reg       [2:0] i3_instr_agu__shader_type;
reg             i3_instr_agu__skip_alignment;
reg       [1:0] i3_instr_agu__src_add_has_ra;
reg       [1:0] i3_instr_agu__src_add_has_rb;
reg       [1:0] i3_instr_agu__src_add_has_rc;
reg       [1:0] i3_instr_agu__stride;
reg       [1:0] i3_instr_agu__subpart_id;
reg       [5:0] i3_instr_agu__veid;
reg       [2:0] i3_instr_agu__warp_id;
reg             i3_instr_has_stride;
reg             i3_is_gpc_cga;
reg             i3_ldsm_num1;
reg             i3_ldsm_num2;
reg             i3_ldsm_op_size_128;
reg             i3_ldsm_stsm_num1;
reg             i3_ldsm_stsm_num2;
reg       [3:0] i3_phy_cta_id;
reg             i3_q0_is_xor_1;
reg             i3_q0_is_xor_2;
reg             i3_q1_is_xor_1;
reg             i3_q1_is_xor_2;
reg             i3_q2_is_xor_1;
reg             i3_q2_is_xor_2;
reg             i3_q3_is_xor_1;
reg             i3_q3_is_xor_2;
reg             i3_q4_is_xor_1;
reg             i3_q4_is_xor_2;
reg             i3_q5_is_xor_1;
reg             i3_q5_is_xor_2;
reg             i3_q6_is_xor_1;
reg             i3_q6_is_xor_2;
reg             i3_q7_is_xor_1;
reg             i3_q7_is_xor_2;
reg      [11:0] i3_shared_mem_base;
reg      [11:0] i3_sharedsz;
reg             i3_shfl_rb_is_imm;
reg             i3_shfl_rc_is_imm;
reg             i3_shfl_rc_is_state;
reg       [2:0] i3_sm_cga_slot;
reg             i3_stsm_num1;
reg             i3_stsm_num2;
reg             i3_thread0_agu_valid;
reg             i3_thread10_agu_valid;
reg             i3_thread11_agu_valid;
reg             i3_thread12_agu_valid;
reg             i3_thread13_agu_valid;
reg             i3_thread14_agu_valid;
reg             i3_thread15_agu_valid;
reg             i3_thread16_agu_valid;
reg             i3_thread17_agu_valid;
reg             i3_thread18_agu_valid;
reg             i3_thread19_agu_valid;
reg             i3_thread1_agu_valid;
reg             i3_thread20_agu_valid;
reg             i3_thread21_agu_valid;
reg             i3_thread22_agu_valid;
reg             i3_thread23_agu_valid;
reg             i3_thread24_agu_valid;
reg             i3_thread25_agu_valid;
reg             i3_thread26_agu_valid;
reg             i3_thread27_agu_valid;
reg             i3_thread28_agu_valid;
reg             i3_thread29_agu_valid;
reg             i3_thread2_agu_valid;
reg             i3_thread30_agu_valid;
reg             i3_thread31_agu_valid;
reg             i3_thread3_agu_valid;
reg             i3_thread4_agu_valid;
reg             i3_thread5_agu_valid;
reg             i3_thread6_agu_valid;
reg             i3_thread7_agu_valid;
reg             i3_thread8_agu_valid;
reg             i3_thread9_agu_valid;
reg       [1:0] i3_uniform_type;
reg      [24:0] i4_SHARED_WIN_BASE;
reg      [31:0] i4_agu_active_mask;
reg      [31:0] i4_agu_err_cta_not_present;
reg             i4_agu_err_cta_not_present_any;
reg      [31:0] i4_agu_err_illegal_instr_encoding;
reg             i4_agu_err_illegal_instr_encoding_any;
reg      [31:0] i4_agu_err_illegal_instr_param;
reg             i4_agu_err_illegal_instr_param_any;
reg      [31:0] i4_agu_err_invalid_addr_space;
reg             i4_agu_err_invalid_addr_space_any;
reg      [31:0] i4_agu_err_misaligned_addr;
reg             i4_agu_err_misaligned_addr_any;
reg      [31:0] i4_agu_err_oor_addr;
reg             i4_agu_err_oor_addr_any;
reg             i4_agu_err_usetshmsz_oor;
reg      [31:0] i4_agu_err_valid;
reg       [5:0] i4_agu_error;
reg      [63:0] i4_agu_error_addr;
reg       [4:0] i4_agu_error_addr_type;
reg             i4_agu_has_lg_threads;
reg             i4_agu_has_shared_threads;
reg             i4_agu_instr_ext_is_lg_e;
reg             i4_agu_instr_is_generic;
reg             i4_agu_instr_is_global;
reg             i4_agu_instr_is_gs_out;
reg             i4_agu_instr_is_ipa;
reg             i4_agu_instr_is_local;
reg             i4_agu_instr_is_s2r;
reg             i4_agu_instr_is_shared;
reg             i4_agu_instr_is_usetshmsz_valid;
reg             i4_agu_valid;
reg       [4:0] i4_alignment_mask;
reg             i4_atom_global_unsupported;
reg             i4_atom_local_unsupported;
reg             i4_atom_shared_unsupported;
reg       [4:0] i4_cta_id_in_cga;
reg             i4_error_multiple;
reg             i4_error_valid;
reg      [31:0] i4_instr_agu__imm;
reg       [2:0] i4_instr_agu__instr_ext_type;
reg             i4_instr_agu__instr_is_atomg;
reg             i4_instr_agu__instr_is_atoms;
reg             i4_instr_agu__instr_is_ld;
reg             i4_instr_agu__instr_is_ldgmc;
reg             i4_instr_agu__instr_is_lds;
reg             i4_instr_agu__instr_is_ldsm;
reg             i4_instr_agu__instr_is_redg;
reg             i4_instr_agu__instr_is_st;
reg             i4_instr_agu__instr_is_sts;
reg             i4_instr_agu__instr_is_stsm;
reg             i4_instr_agu__instr_is_uredgr;
reg             i4_instr_agu__instr_is_ustgr;
reg       [3:0] i4_instr_agu__instr_type;
reg      [31:0] i4_instr_agu__pnzero;
reg             i4_instr_agu__ra_is_64b;
reg             i4_is_for_shm_agu;
reg       [0:0] i4_is_gpc_cga;
reg             i4_is_gpc_cga_raw;
reg      [31:0] i4_is_unsupported_atom;
reg             i4_issue_ldgsts_bypass_zfill_ldg_is_aligned;
reg             i4_miop2l1data_addr__any_lg;
reg             i4_miop2l1data_addr__any_shm;
reg             i4_miop2l1data_addr__any_shm_raw;
reg    [1953:0] i4_miop2l1data_addr_pd;
reg       [3:0] i4_phy_cta_id;
reg      [11:0] i4_shared_mem_base;
reg      [11:0] i4_sharedsz;
reg       [4:0] i4_sm_cga_cta_id_illegal_value;
reg             i4_sm_cga_cta_id_illegal_value_valid;
reg       [2:0] i4_sm_cga_slot;
reg             i4_sm_cga_slot_multicast_enable;
reg             i4_usetshmsz_illegal_param;
reg      [19:0] i4_usetshmsz_reconfig_size;
reg             i5_agu_has_lg_threads;
reg             i5_agu_has_shared_threads;
reg             i5_agu_valid;
reg             i5_agu_valid_qual;
reg             i5_instr_is_generic_and_not_red_or_qspc;
reg       [2:0] i5_instr_lg__scrbd_id;
reg       [1:0] i5_instr_subpart_id;
reg       [2:0] i5_instr_warp_id;
reg             i5_is_generic_nop;
reg       [2:0] lst2core_agu_instr_accepted_next__scrbd_id;
reg       [1:0] lst2core_agu_instr_accepted_next__subpart_id;
reg       [2:0] lst2core_agu_instr_accepted_next__warp_id;
reg       [7:0] lst2core_agu_instr_accepted_next_pd;
reg       [7:0] lst2core_agu_instr_accepted_pd;
reg             lst2core_agu_instr_accepted_valid;
reg             lst2core_agu_instr_accepted_valid_next;
reg    [1953:0] lst_miop2l1data_addr_pd;
reg             lst_miop2l1data_addr_valid;
    
//| &Clock gpcclk;

//| &Force output i[345]_agu_valid;
//| &Force output lst_miop2l1data_addr_pd;
//| &Force output i3_agu_data_ext_valid;

//| &Force internal i3_instr_agu__veid;
//| &Force internal i3_instr_agu__pm_pred;


///////////////////////////////////////////////////////////////////////////////
// Decode intruction packet
///////////////////////////////////////////////////////////////////////////////

//| &Always;
//| _com_0
always_comb begin

// PKT_UNPACK_REG( miop_agu_instr , i3_instr_agu__ ,  i3_instr_agu_pd )
i3_instr_agu__imm[31:0] =     i3_instr_agu_pd[31:0];
i3_instr_agu__ra_is_64b  =     i3_instr_agu_pd[32];
i3_instr_agu__imm_msb[31:0] =     i3_instr_agu_pd[64:33];
i3_instr_agu__opcode_flavor[3:0] =     i3_instr_agu_pd[68:65];
i3_instr_agu__src_add_has_ra[1:0] =     i3_instr_agu_pd[70:69];
i3_instr_agu__src_add_has_rb[1:0] =     i3_instr_agu_pd[72:71];
i3_instr_agu__src_add_has_rc[1:0] =     i3_instr_agu_pd[74:73];
i3_instr_agu__shader_type[2:0] =     i3_instr_agu_pd[77:75];
i3_instr_agu__data_op_size[5:0] =     i3_instr_agu_pd[83:78];
i3_instr_agu__instr_type[3:0] =     i3_instr_agu_pd[87:84];
i3_instr_agu__instr_ext_type[2:0] =     i3_instr_agu_pd[90:88];
i3_instr_agu__active_mask[31:0] =     i3_instr_agu_pd[122:91];
i3_instr_agu__warp_id[2:0] =     i3_instr_agu_pd[125:123];
i3_instr_agu__subpart_id[1:0] =     i3_instr_agu_pd[127:126];
i3_instr_agu__veid[5:0] =     i3_instr_agu_pd[133:128];
i3_instr_agu__pm_pred[1:0] =     i3_instr_agu_pd[135:134];
i3_instr_agu__pnzero[31:0] =     i3_instr_agu_pd[167:136];
i3_instr_agu__stride[1:0] =     i3_instr_agu_pd[169:168];
i3_instr_agu__skip_alignment  =     i3_instr_agu_pd[170];
i3_instr_agu__instr_pc[52:0] =     i3_instr_agu_pd[223:171];
//| &End;
end
//| &Force internal i2_agu_data_ext_valid;

//| &Force internal i3_instr_agu__imm_is_signed; 
//| &Force internal i3_instr_agu__instr_pc;
//| &Force internal i3_instr_agu__subpart_id;
//| &Force internal i3_instr_agu__warp_id;

//| &Force internal /^i3_agu_instr_is_/;
//| &Force internal /^i3_agu_instr_ext_is_/;
//| &Force internal /^i2_agu_instr_ext_is_/;
//| &Vector 4      i._instr_agu__instr_type;
//| &Vector 3  i._instr_agu__instr_ext_type;
//| &Vector 5       i3_sm_cga_cta_id_illegal_value;

//| &Always;
//| _com_1
always_comb begin
  i2_agu_instr_is_shared    = i2_instr_agu__instr_type == 4'd0     ;
  i2_agu_instr_is_local     = i2_instr_agu__instr_type == 4'd8      ;
  i2_agu_instr_is_global    = i2_instr_agu__instr_type == 4'd9     ;
  i2_agu_instr_is_generic   = i2_instr_agu__instr_type == 4'd10    ;

  i3_agu_instr_is_shared    = i3_instr_agu__instr_type == 4'd0     ;
  i3_agu_instr_is_shfl      = i3_instr_agu__instr_type == 4'd7       ;
  i3_agu_instr_is_local     = i3_instr_agu__instr_type == 4'd8      ;
  i3_agu_instr_is_global    = i3_instr_agu__instr_type == 4'd9     ;
  i3_agu_instr_is_generic   = i3_instr_agu__instr_type == 4'd10    ;
  i3_agu_instr_is_s2r       = i3_instr_agu__instr_type == 4'd11        ;

  i3_agu_instr_is_ipa       = '0;

  i3_ldsm_op_size_128       = (i3_instr_agu__opcode_flavor == 4'd0  ||
                               i3_instr_agu__opcode_flavor == 4'd1  ||
                               i3_instr_agu__opcode_flavor == 4'd6  ||
                               i3_instr_agu__opcode_flavor == 4'd7  ||
                               i3_instr_agu__opcode_flavor == 4'd8  ||
                               i3_instr_agu__opcode_flavor == 4'd9  ||
                               i3_instr_agu__opcode_flavor == 4'd10  );

  i3_ldsm_num1              =  i3_instr_agu__instr_is_ldsm && (i3_instr_agu__data_op_size == 6'd4 );
  i3_ldsm_num2              =  i3_instr_agu__instr_is_ldsm && (i3_instr_agu__data_op_size == 6'd6 );

  i3_stsm_num1              =  i3_instr_agu__instr_is_stsm && (i3_instr_agu__data_op_size == 6'd4 );
  i3_stsm_num2              =  i3_instr_agu__instr_is_stsm && (i3_instr_agu__data_op_size == 6'd6 );

  i3_ldsm_stsm_num1         =  i3_ldsm_num1 || i3_stsm_num1;
  i3_ldsm_stsm_num2         =  i3_ldsm_num2 || i3_stsm_num2;

  i3_agu_valid              =  i3_is_for_shm_agu && ~i3_instr_agu__instr_is_usetshmsz;
  i3_agu_instr_is_usetshmsz_valid =  i3_is_for_shm_agu && i3_instr_agu__instr_is_usetshmsz;

//AGU ext (2nd) register
  i2_agu_instr_ext_is_vtx_handle= (i2_instr_agu__instr_ext_type == 3'd0 );
  i2_agu_instr_ext_is_gs_state  = (i2_instr_agu__instr_ext_type == 3'd1 );
  i2_agu_instr_ext_is_shfl_rc   = (i2_instr_agu__instr_ext_type == 3'd2 );
  i2_agu_instr_ext_is_lg_e      = (i2_instr_agu__instr_ext_type == 3'd3 );

  i2_agu_data_ext_valid         = i2_is_for_shm_agu &&
                                  (i2_agu_instr_ext_is_vtx_handle || 
                                   i2_agu_instr_ext_is_gs_state   || 
                                   i2_agu_instr_ext_is_shfl_rc    || 
                                   i2_instr_agu__ra_is_64b        );

  i3_agu_instr_ext_is_vtx_handle= (i3_instr_agu__instr_ext_type == 3'd0 );
  i3_agu_instr_ext_is_gs_state  = (i3_instr_agu__instr_ext_type == 3'd1 );
  i3_agu_instr_ext_is_shfl_rc   = (i3_instr_agu__instr_ext_type == 3'd2 );
  i3_agu_instr_ext_is_lg_e      = (i3_instr_agu__instr_ext_type == 3'd3 );

  i3_agu_data_ext_valid_pre     = i3_is_for_shm_agu &&
                                  (i3_agu_instr_ext_is_vtx_handle || 
                                   i3_agu_instr_ext_is_gs_state   || 
                                   i3_agu_instr_ext_is_shfl_rc    || 
                                   i3_instr_agu__ra_is_64b        );
  
  //Need to further qualify whether the extended address register value has been loaded based on whether a valid RF address was specified for Ra/Rb/Rc
  //MIOC will not load something into the extended address register if RZ is specified
  //Need to precisely decode whether an instruction has extended address register loaded to properly control the pipeline for the extended address. 
  //The extended address pipeline should only move forward when the AGU receives an instruction that has extended address values loaded into the pipeline
  i3_agu_data_ext_valid         = i3_agu_data_ext_valid_pre &&
                                  (i3_agu_instr_ext_is_shfl_rc  ? ((i3_instr_agu__src_add_has_rb[1:0] == 2'd1 ) && 
                                                                   (i3_instr_agu__src_add_has_rc[1:0] == 2'd1 )  )  :
                                                                  (i3_instr_agu__src_add_has_ra[1:0] == 2'd1 ));

//| &End;
end

//| &Always;
//| _com_2
always_comb begin
  i4_agu_instr_is_shared   = i4_instr_agu__instr_type == 4'd0 ;
  i4_agu_instr_is_local    = i4_instr_agu__instr_type == 4'd8 ;
  i4_agu_instr_is_global   = i4_instr_agu__instr_type == 4'd9 ;
  i4_agu_instr_is_generic  = i4_instr_agu__instr_type == 4'd10 ;
  i4_agu_instr_is_gs_out   = 0; // used by AGU_thread control logic
  i4_agu_instr_is_ipa      = 0; // used by AGU_thread control logic
  i4_agu_instr_is_s2r      = i4_instr_agu__instr_type == 4'd11 ;

  i4_agu_instr_ext_is_lg_e = i4_instr_agu__instr_ext_type == 3'd3 ;
//| &End;
end


///////////////////////////////////////////////////////////////////////////////
// SHM Related logic
///////////////////////////////////////////////////////////////////////////////

//-----------------------------------------------------------------------------
// Decode BL_Table for pixel warps here
//-----------------------------------------------------------------------------
//| &Always;
//| _com_3
always_comb begin
   case(i3_bl_table_pd[150:150])
     1'd0  /* PKT_lst_bl_table_entry_lst_bl_entry_compute_grid_ID  */  : begin
       i3_shared_mem_base = i3_bl_table_pd[16:5];
       i3_sharedsz        = i3_bl_table_pd[28:17];
     end
     1'd1  /* PKT_lst_bl_table_entry_lst_bl_entry_compute_queue_ID  */  : begin
       i3_shared_mem_base = i3_bl_table_pd[16:5];
       i3_sharedsz        = i3_bl_table_pd[28:17];
     end
     //| ::casedefault i3_shared_mem_base 12                      i3_sharedsz        12 ;
     //VCS coverage off
     `ifdef SIMULATION_ONLY
     `define sv_x_or_0  'x
     `else
     `define sv_x_or_0  '0
     `endif
     default : begin 
                 i3_shared_mem_base[11:0] = `sv_x_or_0;
                 i3_sharedsz[11:0] = `sv_x_or_0;
               end
     //VCS coverage on

   endcase // case(i3_bl_table_pd[PKT_lst_bl_table_entry_ID_FIELD])
//| &End;
end

//-----------------------------------------------------------------------------
// Decode BL_Table for CGA warps here
//-----------------------------------------------------------------------------
//| &Always;
//| _com_4
always_comb begin
   // Other than physical cta_id, other fields are not defined for compute_queue 
   if (i3_bl_table_pd[150:150] == 1'd0  /* PKT_lst_bl_table_entry_lst_bl_entry_compute_grid_ID  */ ) begin
    i3_sm_cga_slot   = i3_bl_table_pd[125:123];
    i3_cta_id_in_cga = i3_bl_table_pd[130:126];
    i3_is_gpc_cga    = i3_bl_table_pd[149:149];
    i3_phy_cta_id    = i3_bl_table_pd[39:36];    // For new flavors of ARRIVES
   end else begin
    i3_sm_cga_slot   = 3 'd0; 
    i3_cta_id_in_cga = 5 'd0;
    i3_is_gpc_cga    = 1 'd0;
    i3_phy_cta_id    = i3_bl_table_pd[39:36];   // Do not expect to use this
   end
//| &End;
end

// ZERO_GFX

//-----------------------------------------------------------------------------
// Dest RF alignment mask
//-----------------------------------------------------------------------------
//| &Always;
//| _com_5
always_comb begin
   case(i3_instr_agu__data_op_size)
     6'd0 ,
     6'd1  : begin
       i3_alignment_mask = 5'b00000;
     end
     6'd2 ,
     6'd8 ,
     6'd3  : begin
       i3_alignment_mask = (i3_instr_agu__instr_is_atom || i3_instr_agu__instr_is_atomg || i3_instr_agu__instr_is_red || i3_instr_agu__instr_is_ldgmc) ? 5'b00011 : 5'b00001;
     end
     6'd4 ,
     6'd5 ,
     6'd9  : begin
       i3_alignment_mask = 5'b00011;
     end 
     6'd6 ,
     6'd7 ,
     6'd10 : begin
       i3_alignment_mask = 5'b00111;
     end
     
     6'd12 ,
     6'd11 : begin
       i3_alignment_mask = 5'b01111;
     end
     6'd13 : begin
       i3_alignment_mask = 5'b11111;
     end
     //PKT_miop_agu_instr_data_op_size_F32_FTZ_RN,  // same encoding as F32
     //PKT_miop_agu_instr_data_op_size_F16x2_RN,    // same encoding as F16 - see extra qual for F16 above - which turns the mask into 32b for ATOM|G/RED/LDGMC
     6'd20 ,
     6'd23 ,
     6'd26 ,
     6'd30 ,
     6'd33 : begin
       i3_alignment_mask = 5'b00011;
     end 
     6'd16 ,
     6'd21 ,
     6'd18 ,
     6'd24 ,
     6'd27 ,
     6'd31 ,
     6'd34 : begin
       i3_alignment_mask = 5'b00111;
     end
     6'd17 ,
     6'd22 ,
     6'd19 ,
     6'd25 ,
     6'd28 ,
     6'd32 ,
     6'd35 : begin
       i3_alignment_mask = 5'b01111;
     end
     //| ::casedefault i3_alignment_mask;
     //VCS coverage off
     `ifdef SIMULATION_ONLY
     `define sv_x_or_0  'x
     `else
     `define sv_x_or_0  '0
     `endif
     default : begin 
                 i3_alignment_mask = `sv_x_or_0;
               end
     //VCS coverage on
   endcase

   // LDSM requires special handling:  the size is either 128b or 64b and is indicated by the opcode flavor
   i3_alignment_mask_ldsm = i3_ldsm_op_size_128 ? 5'b01111 : 5'b00111; 
   // STSM is always .128
   i3_alignment_mask_stsm = 5'b01111;
   i3_alignment_mask_qual = i3_instr_agu__instr_is_ldsm  ? i3_alignment_mask_ldsm : 
                            i3_instr_agu__instr_is_stsm  ? i3_alignment_mask_stsm :
                            i3_instr_agu__skip_alignment ? 0 : i3_alignment_mask; 
//| &End;
end


///////////////////////////////////////////////////////////////////////////////
// IPA works on quads so based on acitve mask mux in quad based data
// LDSM active masks for address calculation are also based on the number of matrices
//| &Always;
//| _com_6
always_comb begin

         i3_agu_active_mask[3:0] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[3:0]}}} :  i3_instr_agu__active_mask[3:0]; 
         i3_agu_active_mask[7:4] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[7:4]}}} :  i3_instr_agu__active_mask[7:4]; 

         i3_agu_active_mask[11:8] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[11:8]}}} : (i3_instr_agu__active_mask[11:8] & ~{4{i3_ldsm_stsm_num1}}); 
         i3_agu_active_mask[15:12] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[15:12]}}} : (i3_instr_agu__active_mask[15:12] & ~{4{i3_ldsm_stsm_num1}}); 

         i3_agu_active_mask[19:16] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[19:16]}}} : (i3_instr_agu__active_mask[19:16] & ~{4{i3_ldsm_stsm_num1 | i3_ldsm_stsm_num2}}); 
         i3_agu_active_mask[23:20] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[23:20]}}} : (i3_instr_agu__active_mask[23:20] & ~{4{i3_ldsm_stsm_num1 | i3_ldsm_stsm_num2}}); 
         i3_agu_active_mask[27:24] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[27:24]}}} : (i3_instr_agu__active_mask[27:24] & ~{4{i3_ldsm_stsm_num1 | i3_ldsm_stsm_num2}}); 
         i3_agu_active_mask[31:28] = i3_agu_instr_is_ipa ? {1'b0, {3{|i3_instr_agu__active_mask[31:28]}}} : (i3_instr_agu__active_mask[31:28] & ~{4{i3_ldsm_stsm_num1 | i3_ldsm_stsm_num2}}); 
//| &End;
end

// ZERO_GFX

///////////////////////////////////////////////////////////////////////////////
// Input for SHFL
///////////////////////////////////////////////////////////////////////////////
//| &Always;
//| _com_7
always_comb begin
   i3_shfl_rc_is_imm   = (i3_instr_agu__src_add_has_rc == 2'd3 );
   i3_shfl_rc_is_state = (i3_instr_agu__src_add_has_rc == 2'd1 ) &&
                         (i3_instr_agu__src_add_has_rb == 2'd1 )  ;
   i3_shfl_rb_is_imm   = (i3_instr_agu__src_add_has_rb == 2'd3 );
//| &End;
end

///////////////////////////////////////////////////////////////////////////////
// Input for SHM Stride
///////////////////////////////////////////////////////////////////////////////
//| &Always;
//| _com_8
always_comb begin
  i3_instr_has_stride  = i3_instr_agu__instr_is_atoms || i3_instr_agu__instr_is_lds || i3_instr_agu__instr_is_sts;
//| &End;
end

///////////////////////////////////////////////////////////////////////////////
// Decode ATOM flavors/sizes that are unsupported in shared/local/global space
// This needs to be done here for generic atom instructions since DISP does not know which address space a thread belongs to.
// Note: DISP should flag any operation that is unsupported in all spaces, for e.g. ATOM.INC.S32
///////////////////////////////////////////////////////////////////////////////
//| &Always;
//| _com_9
always_comb begin
  //Unsupported shared ATOM:
  //Anything other than: 
  // - ATOM.*.{U32|S32|U64}
  // - ATOM.{EXCH|CAS|CAST}.U64|T128
  // - ATOM.ARRIVE.U64
  // - ATOM.POPC.INC.U32
  i3_atom_shared_unsupported = i3_instr_agu__instr_is_atom && 
                                !((i3_instr_agu__data_op_size == 6'd4 )  ||
                                  (i3_instr_agu__data_op_size == 6'd5 )  ||
                                  (((i3_instr_agu__opcode_flavor == 4'd8 )     ||
                                    (i3_instr_agu__opcode_flavor == 4'd9 )      ||
                                    (i3_instr_agu__opcode_flavor == 4'd13 )) &&
                                   (i3_instr_agu__data_op_size == 6'd6 )) ||
                                  (((i3_instr_agu__opcode_flavor == 4'd10 )     ||
                                    (i3_instr_agu__opcode_flavor == 4'd11 )) &&
                                   (
                                    (i3_instr_agu__data_op_size == 6'd12 ) ||
                                    (i3_instr_agu__data_op_size == 6'd6 ))) ||
                                  ((i3_instr_agu__opcode_flavor == 4'd0 ) &&
                                   (i3_instr_agu__data_op_size == 6'd6 )) ||
                                  (((i3_instr_agu__opcode_flavor == 4'd8 ) ||
                                    (i3_instr_agu__opcode_flavor == 4'd9 )) &&
                                   (i3_instr_agu__data_op_size == 6'd12 )) ||
                                  1'b0
                                 );
  //Unsupported local ATOM:
  // - ATOM.CAST.{U32|S32}
  // - ATOM.ARRIVES.U64
  // - ATOM.POPC.INC.U32
  i3_atom_local_unsupported  = i3_instr_agu__instr_is_atom && 
                               ((i3_instr_agu__opcode_flavor == 4'd10 )      ||
                                (i3_instr_agu__opcode_flavor == 4'd11 ) ||
                                (i3_instr_agu__opcode_flavor == 4'd13 )    ||
                                (i3_instr_agu__opcode_flavor == 4'd14 )  ||
                                !((i3_instr_agu__data_op_size == 6'd4 ) ||
                                  (i3_instr_agu__data_op_size == 6'd5 )  )              );

  //Unsupported global ATOM:
  //ATOM.CAST
  //ATOM.{ARRIVES}.U64
  //ATOM.{POPC.INC}.U32
  i3_atom_global_unsupported = i3_instr_agu__instr_is_atom && 
                               ((i3_instr_agu__opcode_flavor == 4'd10 )      ||
                                (i3_instr_agu__opcode_flavor == 4'd11 ) ||
                                (i3_instr_agu__opcode_flavor == 4'd13 )    ||
                                (i3_instr_agu__opcode_flavor == 4'd14 )   );

//| &End;
end

///////////////////////////////////////////////////////////////////////////////
// Per Thread AGU
///////////////////////////////////////////////////////////////////////////////
// Gating per thread agu for inactive threads
//| &Always;
//| _com_10
always_comb begin
  //| ::replicate 32 i3_thread$i_agu_valid = i3_agu_valid && i3_agu_active_mask[$i];
  i3_thread0_agu_valid = i3_agu_valid && i3_agu_active_mask[0];
  i3_thread1_agu_valid = i3_agu_valid && i3_agu_active_mask[1];
  i3_thread2_agu_valid = i3_agu_valid && i3_agu_active_mask[2];
  i3_thread3_agu_valid = i3_agu_valid && i3_agu_active_mask[3];
  i3_thread4_agu_valid = i3_agu_valid && i3_agu_active_mask[4];
  i3_thread5_agu_valid = i3_agu_valid && i3_agu_active_mask[5];
  i3_thread6_agu_valid = i3_agu_valid && i3_agu_active_mask[6];
  i3_thread7_agu_valid = i3_agu_valid && i3_agu_active_mask[7];
  i3_thread8_agu_valid = i3_agu_valid && i3_agu_active_mask[8];
  i3_thread9_agu_valid = i3_agu_valid && i3_agu_active_mask[9];
  i3_thread10_agu_valid = i3_agu_valid && i3_agu_active_mask[10];
  i3_thread11_agu_valid = i3_agu_valid && i3_agu_active_mask[11];
  i3_thread12_agu_valid = i3_agu_valid && i3_agu_active_mask[12];
  i3_thread13_agu_valid = i3_agu_valid && i3_agu_active_mask[13];
  i3_thread14_agu_valid = i3_agu_valid && i3_agu_active_mask[14];
  i3_thread15_agu_valid = i3_agu_valid && i3_agu_active_mask[15];
  i3_thread16_agu_valid = i3_agu_valid && i3_agu_active_mask[16];
  i3_thread17_agu_valid = i3_agu_valid && i3_agu_active_mask[17];
  i3_thread18_agu_valid = i3_agu_valid && i3_agu_active_mask[18];
  i3_thread19_agu_valid = i3_agu_valid && i3_agu_active_mask[19];
  i3_thread20_agu_valid = i3_agu_valid && i3_agu_active_mask[20];
  i3_thread21_agu_valid = i3_agu_valid && i3_agu_active_mask[21];
  i3_thread22_agu_valid = i3_agu_valid && i3_agu_active_mask[22];
  i3_thread23_agu_valid = i3_agu_valid && i3_agu_active_mask[23];
  i3_thread24_agu_valid = i3_agu_valid && i3_agu_active_mask[24];
  i3_thread25_agu_valid = i3_agu_valid && i3_agu_active_mask[25];
  i3_thread26_agu_valid = i3_agu_valid && i3_agu_active_mask[26];
  i3_thread27_agu_valid = i3_agu_valid && i3_agu_active_mask[27];
  i3_thread28_agu_valid = i3_agu_valid && i3_agu_active_mask[28];
  i3_thread29_agu_valid = i3_agu_valid && i3_agu_active_mask[29];
  i3_thread30_agu_valid = i3_agu_valid && i3_agu_active_mask[30];
  i3_thread31_agu_valid = i3_agu_valid && i3_agu_active_mask[31];
//| &End;
end

//| &PerlBeg;
//|    for ($i=0; $i<32; $i++)
//|    {
//|     $offset = ${i} % 4;
//|     $data_lsb = 32*$i;
//|     $data_msb = 32*$i+31;
//|     vprinti qq@
//|     |assign agu${i}_i3_agu_id                             = 5'd${i};
//|     |assign agu${i}_i4_agu_id                             = 5'd${i};
//|     |assign agu${i}_i3_agu_data_ext                       = i3_agu_input_data_extended[${data_msb}:${data_lsb}];
//|     |assign agu${i}_i3_agu_input_data                     = i3_agu_input_data[${data_msb}:${data_lsb}];
//|     |assign agu${i}_i3_agu_valid                          = i3_thread${i}_agu_valid;
//|     |assign agu${i}_i3_thread_active                      = i3_agu_active_mask[${i}];
//|     |assign agu${i}_i4_thread_active                      = i4_agu_active_mask[${i}];
//|     |assign agu${i}_i4_pnzero                             = i4_instr_agu__pnzero[${i}];
//|     |assign i3_ra_data${i}                                = agu${i}_i3_ra_data;
//|     |assign i4_miop2l1data_addr__addr${i}_pd              = agu${i}_i4_addr_pkt_pd;
//|     |assign i4_is_oor[${i}]                               = agu${i}_i4_is_oor;
//|     |assign i4_is_misaligned[${i}]                        = agu${i}_i4_is_misaligned;
//|     |assign i4_is_invalid_addr_space[${i}]                = agu${i}_i4_is_invalid_addr_space;
//|     |assign i4_is_illegal_instr_param[${i}]               = agu${i}_i4_is_illegal_instr_param;
//|     |assign i4_is_cta_not_present[${i}]                   = agu${i}_i4_is_cta_not_present;
//|     |assign i4_is_illegal_instr_encoding[${i}]            = agu${i}_i4_is_illegal_instr_encoding;
//|     |assign i4_isLG[${i}]                                 = agu${i}_i4_isLG;
//|     |assign i4_isLocal[${i}]                              = agu${i}_i4_isLocal;
//|     |assign i4_thread${i}_agu_error_addr                  = agu${i}_i4_agu_error_addr;
//|     |assign i4_thread${i}_agu_error_addr_type             = agu${i}_i4_agu_error_addr_type;
//|     |assign i4_ldgsts_bypass_zfill_ldg_is_aligned[${i}]   = agu${i}_i4_ldgsts_bypass_zfill_ldg_is_aligned;
//|     |@;
//| 
//| 
//|     $instance_name = ($i == 0) ? "NV_GR_SM_MIOP_AGU_thread_i0" : "NV_GR_SM_MIOP_AGU_thread";
//|     vprinti qq@
//|     |&Instance ${instance_name} agu_thread_${i};
//|     |&Connect i3_agu_id                               agu${i}_i3_agu_id;
//|     |&Connect i4_agu_id                               agu${i}_i4_agu_id;
//|     |&Connect i3_agu_data_ext                         agu${i}_i3_agu_data_ext;
//|     |&Connect i3_agu_input_data                       agu${i}_i3_agu_input_data;
//|     |&Connect i3_ra_data                              agu${i}_i3_ra_data;
//|     |&Connect i3_agu_valid                            agu${i}_i3_agu_valid;
//|     |&Connect i3_thread_active                        agu${i}_i3_thread_active;
//|     |&Connect i4_addr_pkt_pd                          agu${i}_i4_addr_pkt_pd;
//|     |&Connect i4_is_oor                               agu${i}_i4_is_oor;
//|     |&Connect i4_is_misaligned                        agu${i}_i4_is_misaligned;
//|     |&Connect i4_is_invalid_addr_space                agu${i}_i4_is_invalid_addr_space;
//|     |&Connect i4_is_illegal_instr_param               agu${i}_i4_is_illegal_instr_param;
//|     |&Connect i4_is_cta_not_present                   agu${i}_i4_is_cta_not_present;
//|     |&Connect i4_is_illegal_instr_encoding            agu${i}_i4_is_illegal_instr_encoding;
//|     |&Connect i4_thread_active                        agu${i}_i4_thread_active;
//|     |&Connect i4_is_pnzero                            agu${i}_i4_pnzero;
//|     |&Connect i4_isLG                                 agu${i}_i4_isLG;
//|     |&Connect i4_isLocal                              agu${i}_i4_isLocal;
//|     |&Connect i4_agu_error_addr                       agu${i}_i4_agu_error_addr;
//|     |&Connect i4_agu_error_addr_type                  agu${i}_i4_agu_error_addr_type;
//|     |&Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu${i}_i4_ldgsts_bypass_zfill_ldg_is_aligned;
//|     |@;
//| 
//|    }
//| &PerlEnd;
assign agu0_i3_agu_id                             = 5'd0;
assign agu0_i4_agu_id                             = 5'd0;
assign agu0_i3_agu_data_ext                       = i3_agu_input_data_extended[31:0];
assign agu0_i3_agu_input_data                     = i3_agu_input_data[31:0];
assign agu0_i3_agu_valid                          = i3_thread0_agu_valid;
assign agu0_i3_thread_active                      = i3_agu_active_mask[0];
assign agu0_i4_thread_active                      = i4_agu_active_mask[0];
assign agu0_i4_pnzero                             = i4_instr_agu__pnzero[0];
assign i3_ra_data0                                = agu0_i3_ra_data;
assign i4_miop2l1data_addr__addr0_pd              = agu0_i4_addr_pkt_pd;
assign i4_is_oor[0]                               = agu0_i4_is_oor;
assign i4_is_misaligned[0]                        = agu0_i4_is_misaligned;
assign i4_is_invalid_addr_space[0]                = agu0_i4_is_invalid_addr_space;
assign i4_is_illegal_instr_param[0]               = agu0_i4_is_illegal_instr_param;
assign i4_is_cta_not_present[0]                   = agu0_i4_is_cta_not_present;
assign i4_is_illegal_instr_encoding[0]            = agu0_i4_is_illegal_instr_encoding;
assign i4_isLG[0]                                 = agu0_i4_isLG;
assign i4_isLocal[0]                              = agu0_i4_isLocal;
assign i4_thread0_agu_error_addr                  = agu0_i4_agu_error_addr;
assign i4_thread0_agu_error_addr_type             = agu0_i4_agu_error_addr_type;
assign i4_ldgsts_bypass_zfill_ldg_is_aligned[0]   = agu0_i4_ldgsts_bypass_zfill_ldg_is_aligned;

//| &Instance NV_GR_SM_MIOP_AGU_thread_i0 agu_thread_0;
//| instance from file: ./NV_GR_SM_MIOP_AGU_thread_i0.v
// NV_GR_SM_MIOP_AGU_thread_i0 agu_thread_0 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu0_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu0_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu0_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu0_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_is_umemsets       (i3_instr_agu__instr_is_umemsets)             //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu0_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu0_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_umemsets       (i4_instr_agu__instr_is_umemsets)             //|< i
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu0_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu0_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu0_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu0_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu0_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu0_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu0_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu0_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu0_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu0_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu0_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu0_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu0_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu0_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu0_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   ,.i4_shm_is_oor                         (i4_shm_is_oor)                               //|> o
//   );
// //| &Connect i3_agu_id                               agu0_i3_agu_id;
// //| &Connect i4_agu_id                               agu0_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu0_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu0_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu0_i3_ra_data;
// //| &Connect i3_agu_valid                            agu0_i3_agu_valid;
// //| &Connect i3_thread_active                        agu0_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu0_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu0_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu0_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu0_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu0_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu0_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu0_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu0_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu0_i4_pnzero;
// //| &Connect i4_isLG                                 agu0_i4_isLG;
// //| &Connect i4_isLocal                              agu0_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu0_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu0_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu0_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu1_i3_agu_id                             = 5'd1;
// assign agu1_i4_agu_id                             = 5'd1;
// assign agu1_i3_agu_data_ext                       = i3_agu_input_data_extended[63:32];
// assign agu1_i3_agu_input_data                     = i3_agu_input_data[63:32];
// assign agu1_i3_agu_valid                          = i3_thread1_agu_valid;
// assign agu1_i3_thread_active                      = i3_agu_active_mask[1];
// assign agu1_i4_thread_active                      = i4_agu_active_mask[1];
// assign agu1_i4_pnzero                             = i4_instr_agu__pnzero[1];
// assign i3_ra_data1                                = agu1_i3_ra_data;
// assign i4_miop2l1data_addr__addr1_pd              = agu1_i4_addr_pkt_pd;
// assign i4_is_oor[1]                               = agu1_i4_is_oor;
// assign i4_is_misaligned[1]                        = agu1_i4_is_misaligned;
// assign i4_is_invalid_addr_space[1]                = agu1_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[1]               = agu1_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[1]                   = agu1_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[1]            = agu1_i4_is_illegal_instr_encoding;
// assign i4_isLG[1]                                 = agu1_i4_isLG;
// assign i4_isLocal[1]                              = agu1_i4_isLocal;
// assign i4_thread1_agu_error_addr                  = agu1_i4_agu_error_addr;
// assign i4_thread1_agu_error_addr_type             = agu1_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[1]   = agu1_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_1;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_1 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu1_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu1_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu1_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu1_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu1_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu1_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu1_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu1_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu1_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu1_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu1_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu1_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu1_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu1_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu1_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu1_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu1_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu1_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu1_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu1_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu1_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu1_i3_agu_id;
// //| &Connect i4_agu_id                               agu1_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu1_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu1_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu1_i3_ra_data;
// //| &Connect i3_agu_valid                            agu1_i3_agu_valid;
// //| &Connect i3_thread_active                        agu1_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu1_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu1_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu1_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu1_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu1_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu1_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu1_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu1_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu1_i4_pnzero;
// //| &Connect i4_isLG                                 agu1_i4_isLG;
// //| &Connect i4_isLocal                              agu1_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu1_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu1_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu1_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu2_i3_agu_id                             = 5'd2;
// assign agu2_i4_agu_id                             = 5'd2;
// assign agu2_i3_agu_data_ext                       = i3_agu_input_data_extended[95:64];
// assign agu2_i3_agu_input_data                     = i3_agu_input_data[95:64];
// assign agu2_i3_agu_valid                          = i3_thread2_agu_valid;
// assign agu2_i3_thread_active                      = i3_agu_active_mask[2];
// assign agu2_i4_thread_active                      = i4_agu_active_mask[2];
// assign agu2_i4_pnzero                             = i4_instr_agu__pnzero[2];
// assign i3_ra_data2                                = agu2_i3_ra_data;
// assign i4_miop2l1data_addr__addr2_pd              = agu2_i4_addr_pkt_pd;
// assign i4_is_oor[2]                               = agu2_i4_is_oor;
// assign i4_is_misaligned[2]                        = agu2_i4_is_misaligned;
// assign i4_is_invalid_addr_space[2]                = agu2_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[2]               = agu2_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[2]                   = agu2_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[2]            = agu2_i4_is_illegal_instr_encoding;
// assign i4_isLG[2]                                 = agu2_i4_isLG;
// assign i4_isLocal[2]                              = agu2_i4_isLocal;
// assign i4_thread2_agu_error_addr                  = agu2_i4_agu_error_addr;
// assign i4_thread2_agu_error_addr_type             = agu2_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[2]   = agu2_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_2;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_2 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu2_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu2_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu2_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu2_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu2_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu2_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu2_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu2_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu2_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu2_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu2_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu2_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu2_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu2_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu2_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu2_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu2_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu2_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu2_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu2_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu2_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu2_i3_agu_id;
// //| &Connect i4_agu_id                               agu2_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu2_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu2_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu2_i3_ra_data;
// //| &Connect i3_agu_valid                            agu2_i3_agu_valid;
// //| &Connect i3_thread_active                        agu2_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu2_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu2_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu2_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu2_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu2_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu2_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu2_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu2_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu2_i4_pnzero;
// //| &Connect i4_isLG                                 agu2_i4_isLG;
// //| &Connect i4_isLocal                              agu2_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu2_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu2_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu2_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu3_i3_agu_id                             = 5'd3;
// assign agu3_i4_agu_id                             = 5'd3;
// assign agu3_i3_agu_data_ext                       = i3_agu_input_data_extended[127:96];
// assign agu3_i3_agu_input_data                     = i3_agu_input_data[127:96];
// assign agu3_i3_agu_valid                          = i3_thread3_agu_valid;
// assign agu3_i3_thread_active                      = i3_agu_active_mask[3];
// assign agu3_i4_thread_active                      = i4_agu_active_mask[3];
// assign agu3_i4_pnzero                             = i4_instr_agu__pnzero[3];
// assign i3_ra_data3                                = agu3_i3_ra_data;
// assign i4_miop2l1data_addr__addr3_pd              = agu3_i4_addr_pkt_pd;
// assign i4_is_oor[3]                               = agu3_i4_is_oor;
// assign i4_is_misaligned[3]                        = agu3_i4_is_misaligned;
// assign i4_is_invalid_addr_space[3]                = agu3_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[3]               = agu3_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[3]                   = agu3_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[3]            = agu3_i4_is_illegal_instr_encoding;
// assign i4_isLG[3]                                 = agu3_i4_isLG;
// assign i4_isLocal[3]                              = agu3_i4_isLocal;
// assign i4_thread3_agu_error_addr                  = agu3_i4_agu_error_addr;
// assign i4_thread3_agu_error_addr_type             = agu3_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[3]   = agu3_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_3;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_3 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu3_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu3_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu3_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu3_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu3_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu3_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu3_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu3_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu3_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu3_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu3_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu3_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu3_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu3_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu3_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu3_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu3_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu3_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu3_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu3_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu3_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu3_i3_agu_id;
// //| &Connect i4_agu_id                               agu3_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu3_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu3_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu3_i3_ra_data;
// //| &Connect i3_agu_valid                            agu3_i3_agu_valid;
// //| &Connect i3_thread_active                        agu3_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu3_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu3_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu3_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu3_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu3_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu3_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu3_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu3_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu3_i4_pnzero;
// //| &Connect i4_isLG                                 agu3_i4_isLG;
// //| &Connect i4_isLocal                              agu3_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu3_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu3_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu3_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu4_i3_agu_id                             = 5'd4;
// assign agu4_i4_agu_id                             = 5'd4;
// assign agu4_i3_agu_data_ext                       = i3_agu_input_data_extended[159:128];
// assign agu4_i3_agu_input_data                     = i3_agu_input_data[159:128];
// assign agu4_i3_agu_valid                          = i3_thread4_agu_valid;
// assign agu4_i3_thread_active                      = i3_agu_active_mask[4];
// assign agu4_i4_thread_active                      = i4_agu_active_mask[4];
// assign agu4_i4_pnzero                             = i4_instr_agu__pnzero[4];
// assign i3_ra_data4                                = agu4_i3_ra_data;
// assign i4_miop2l1data_addr__addr4_pd              = agu4_i4_addr_pkt_pd;
// assign i4_is_oor[4]                               = agu4_i4_is_oor;
// assign i4_is_misaligned[4]                        = agu4_i4_is_misaligned;
// assign i4_is_invalid_addr_space[4]                = agu4_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[4]               = agu4_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[4]                   = agu4_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[4]            = agu4_i4_is_illegal_instr_encoding;
// assign i4_isLG[4]                                 = agu4_i4_isLG;
// assign i4_isLocal[4]                              = agu4_i4_isLocal;
// assign i4_thread4_agu_error_addr                  = agu4_i4_agu_error_addr;
// assign i4_thread4_agu_error_addr_type             = agu4_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[4]   = agu4_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_4;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_4 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu4_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu4_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu4_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu4_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu4_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu4_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu4_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu4_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu4_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu4_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu4_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu4_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu4_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu4_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu4_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu4_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu4_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu4_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu4_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu4_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu4_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu4_i3_agu_id;
// //| &Connect i4_agu_id                               agu4_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu4_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu4_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu4_i3_ra_data;
// //| &Connect i3_agu_valid                            agu4_i3_agu_valid;
// //| &Connect i3_thread_active                        agu4_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu4_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu4_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu4_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu4_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu4_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu4_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu4_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu4_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu4_i4_pnzero;
// //| &Connect i4_isLG                                 agu4_i4_isLG;
// //| &Connect i4_isLocal                              agu4_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu4_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu4_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu4_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu5_i3_agu_id                             = 5'd5;
// assign agu5_i4_agu_id                             = 5'd5;
// assign agu5_i3_agu_data_ext                       = i3_agu_input_data_extended[191:160];
// assign agu5_i3_agu_input_data                     = i3_agu_input_data[191:160];
// assign agu5_i3_agu_valid                          = i3_thread5_agu_valid;
// assign agu5_i3_thread_active                      = i3_agu_active_mask[5];
// assign agu5_i4_thread_active                      = i4_agu_active_mask[5];
// assign agu5_i4_pnzero                             = i4_instr_agu__pnzero[5];
// assign i3_ra_data5                                = agu5_i3_ra_data;
// assign i4_miop2l1data_addr__addr5_pd              = agu5_i4_addr_pkt_pd;
// assign i4_is_oor[5]                               = agu5_i4_is_oor;
// assign i4_is_misaligned[5]                        = agu5_i4_is_misaligned;
// assign i4_is_invalid_addr_space[5]                = agu5_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[5]               = agu5_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[5]                   = agu5_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[5]            = agu5_i4_is_illegal_instr_encoding;
// assign i4_isLG[5]                                 = agu5_i4_isLG;
// assign i4_isLocal[5]                              = agu5_i4_isLocal;
// assign i4_thread5_agu_error_addr                  = agu5_i4_agu_error_addr;
// assign i4_thread5_agu_error_addr_type             = agu5_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[5]   = agu5_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_5;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_5 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu5_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu5_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu5_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu5_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu5_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu5_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu5_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu5_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu5_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu5_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu5_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu5_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu5_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu5_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu5_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu5_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu5_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu5_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu5_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu5_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu5_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu5_i3_agu_id;
// //| &Connect i4_agu_id                               agu5_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu5_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu5_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu5_i3_ra_data;
// //| &Connect i3_agu_valid                            agu5_i3_agu_valid;
// //| &Connect i3_thread_active                        agu5_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu5_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu5_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu5_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu5_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu5_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu5_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu5_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu5_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu5_i4_pnzero;
// //| &Connect i4_isLG                                 agu5_i4_isLG;
// //| &Connect i4_isLocal                              agu5_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu5_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu5_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu5_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu6_i3_agu_id                             = 5'd6;
// assign agu6_i4_agu_id                             = 5'd6;
// assign agu6_i3_agu_data_ext                       = i3_agu_input_data_extended[223:192];
// assign agu6_i3_agu_input_data                     = i3_agu_input_data[223:192];
// assign agu6_i3_agu_valid                          = i3_thread6_agu_valid;
// assign agu6_i3_thread_active                      = i3_agu_active_mask[6];
// assign agu6_i4_thread_active                      = i4_agu_active_mask[6];
// assign agu6_i4_pnzero                             = i4_instr_agu__pnzero[6];
// assign i3_ra_data6                                = agu6_i3_ra_data;
// assign i4_miop2l1data_addr__addr6_pd              = agu6_i4_addr_pkt_pd;
// assign i4_is_oor[6]                               = agu6_i4_is_oor;
// assign i4_is_misaligned[6]                        = agu6_i4_is_misaligned;
// assign i4_is_invalid_addr_space[6]                = agu6_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[6]               = agu6_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[6]                   = agu6_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[6]            = agu6_i4_is_illegal_instr_encoding;
// assign i4_isLG[6]                                 = agu6_i4_isLG;
// assign i4_isLocal[6]                              = agu6_i4_isLocal;
// assign i4_thread6_agu_error_addr                  = agu6_i4_agu_error_addr;
// assign i4_thread6_agu_error_addr_type             = agu6_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[6]   = agu6_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_6;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_6 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu6_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu6_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu6_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu6_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu6_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu6_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu6_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu6_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu6_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu6_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu6_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu6_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu6_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu6_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu6_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu6_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu6_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu6_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu6_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu6_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu6_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu6_i3_agu_id;
// //| &Connect i4_agu_id                               agu6_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu6_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu6_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu6_i3_ra_data;
// //| &Connect i3_agu_valid                            agu6_i3_agu_valid;
// //| &Connect i3_thread_active                        agu6_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu6_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu6_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu6_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu6_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu6_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu6_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu6_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu6_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu6_i4_pnzero;
// //| &Connect i4_isLG                                 agu6_i4_isLG;
// //| &Connect i4_isLocal                              agu6_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu6_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu6_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu6_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu7_i3_agu_id                             = 5'd7;
// assign agu7_i4_agu_id                             = 5'd7;
// assign agu7_i3_agu_data_ext                       = i3_agu_input_data_extended[255:224];
// assign agu7_i3_agu_input_data                     = i3_agu_input_data[255:224];
// assign agu7_i3_agu_valid                          = i3_thread7_agu_valid;
// assign agu7_i3_thread_active                      = i3_agu_active_mask[7];
// assign agu7_i4_thread_active                      = i4_agu_active_mask[7];
// assign agu7_i4_pnzero                             = i4_instr_agu__pnzero[7];
// assign i3_ra_data7                                = agu7_i3_ra_data;
// assign i4_miop2l1data_addr__addr7_pd              = agu7_i4_addr_pkt_pd;
// assign i4_is_oor[7]                               = agu7_i4_is_oor;
// assign i4_is_misaligned[7]                        = agu7_i4_is_misaligned;
// assign i4_is_invalid_addr_space[7]                = agu7_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[7]               = agu7_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[7]                   = agu7_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[7]            = agu7_i4_is_illegal_instr_encoding;
// assign i4_isLG[7]                                 = agu7_i4_isLG;
// assign i4_isLocal[7]                              = agu7_i4_isLocal;
// assign i4_thread7_agu_error_addr                  = agu7_i4_agu_error_addr;
// assign i4_thread7_agu_error_addr_type             = agu7_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[7]   = agu7_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_7;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_7 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu7_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu7_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu7_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu7_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu7_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu7_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu7_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu7_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu7_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu7_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu7_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu7_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu7_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu7_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu7_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu7_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu7_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu7_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu7_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu7_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu7_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu7_i3_agu_id;
// //| &Connect i4_agu_id                               agu7_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu7_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu7_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu7_i3_ra_data;
// //| &Connect i3_agu_valid                            agu7_i3_agu_valid;
// //| &Connect i3_thread_active                        agu7_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu7_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu7_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu7_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu7_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu7_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu7_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu7_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu7_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu7_i4_pnzero;
// //| &Connect i4_isLG                                 agu7_i4_isLG;
// //| &Connect i4_isLocal                              agu7_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu7_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu7_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu7_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu8_i3_agu_id                             = 5'd8;
// assign agu8_i4_agu_id                             = 5'd8;
// assign agu8_i3_agu_data_ext                       = i3_agu_input_data_extended[287:256];
// assign agu8_i3_agu_input_data                     = i3_agu_input_data[287:256];
// assign agu8_i3_agu_valid                          = i3_thread8_agu_valid;
// assign agu8_i3_thread_active                      = i3_agu_active_mask[8];
// assign agu8_i4_thread_active                      = i4_agu_active_mask[8];
// assign agu8_i4_pnzero                             = i4_instr_agu__pnzero[8];
// assign i3_ra_data8                                = agu8_i3_ra_data;
// assign i4_miop2l1data_addr__addr8_pd              = agu8_i4_addr_pkt_pd;
// assign i4_is_oor[8]                               = agu8_i4_is_oor;
// assign i4_is_misaligned[8]                        = agu8_i4_is_misaligned;
// assign i4_is_invalid_addr_space[8]                = agu8_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[8]               = agu8_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[8]                   = agu8_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[8]            = agu8_i4_is_illegal_instr_encoding;
// assign i4_isLG[8]                                 = agu8_i4_isLG;
// assign i4_isLocal[8]                              = agu8_i4_isLocal;
// assign i4_thread8_agu_error_addr                  = agu8_i4_agu_error_addr;
// assign i4_thread8_agu_error_addr_type             = agu8_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[8]   = agu8_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_8;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_8 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu8_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu8_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu8_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu8_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu8_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu8_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu8_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu8_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu8_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu8_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu8_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu8_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu8_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu8_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu8_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu8_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu8_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu8_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu8_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu8_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu8_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu8_i3_agu_id;
// //| &Connect i4_agu_id                               agu8_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu8_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu8_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu8_i3_ra_data;
// //| &Connect i3_agu_valid                            agu8_i3_agu_valid;
// //| &Connect i3_thread_active                        agu8_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu8_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu8_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu8_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu8_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu8_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu8_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu8_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu8_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu8_i4_pnzero;
// //| &Connect i4_isLG                                 agu8_i4_isLG;
// //| &Connect i4_isLocal                              agu8_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu8_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu8_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu8_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu9_i3_agu_id                             = 5'd9;
// assign agu9_i4_agu_id                             = 5'd9;
// assign agu9_i3_agu_data_ext                       = i3_agu_input_data_extended[319:288];
// assign agu9_i3_agu_input_data                     = i3_agu_input_data[319:288];
// assign agu9_i3_agu_valid                          = i3_thread9_agu_valid;
// assign agu9_i3_thread_active                      = i3_agu_active_mask[9];
// assign agu9_i4_thread_active                      = i4_agu_active_mask[9];
// assign agu9_i4_pnzero                             = i4_instr_agu__pnzero[9];
// assign i3_ra_data9                                = agu9_i3_ra_data;
// assign i4_miop2l1data_addr__addr9_pd              = agu9_i4_addr_pkt_pd;
// assign i4_is_oor[9]                               = agu9_i4_is_oor;
// assign i4_is_misaligned[9]                        = agu9_i4_is_misaligned;
// assign i4_is_invalid_addr_space[9]                = agu9_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[9]               = agu9_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[9]                   = agu9_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[9]            = agu9_i4_is_illegal_instr_encoding;
// assign i4_isLG[9]                                 = agu9_i4_isLG;
// assign i4_isLocal[9]                              = agu9_i4_isLocal;
// assign i4_thread9_agu_error_addr                  = agu9_i4_agu_error_addr;
// assign i4_thread9_agu_error_addr_type             = agu9_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[9]   = agu9_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_9;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_9 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu9_i3_agu_data_ext[31:0])                  //|< w
//   ,.i3_agu_id                             (agu9_i3_agu_id[4:0])                         //|< w
//   ,.i3_agu_input_data                     (agu9_i3_agu_input_data[31:0])                //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu9_i3_agu_valid)                           //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu9_i3_thread_active)                       //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu9_i4_agu_id[4:0])                         //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu9_i4_pnzero)                              //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu9_i4_thread_active)                       //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu9_i3_ra_data[31:0])                       //|> w
//   ,.i4_addr_pkt_pd                        (agu9_i4_addr_pkt_pd[60:0])                   //|> w
//   ,.i4_agu_error_addr                     (agu9_i4_agu_error_addr[63:0])                //|> w
//   ,.i4_agu_error_addr_type                (agu9_i4_agu_error_addr_type[4:0])            //|> w
//   ,.i4_isLG                               (agu9_i4_isLG)                                //|> w
//   ,.i4_isLocal                            (agu9_i4_isLocal)                             //|> w
//   ,.i4_is_cta_not_present                 (agu9_i4_is_cta_not_present)                  //|> w
//   ,.i4_is_illegal_instr_encoding          (agu9_i4_is_illegal_instr_encoding)           //|> w
//   ,.i4_is_illegal_instr_param             (agu9_i4_is_illegal_instr_param)              //|> w
//   ,.i4_is_invalid_addr_space              (agu9_i4_is_invalid_addr_space)               //|> w
//   ,.i4_is_misaligned                      (agu9_i4_is_misaligned)                       //|> w
//   ,.i4_is_oor                             (agu9_i4_is_oor)                              //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu9_i4_ldgsts_bypass_zfill_ldg_is_aligned)  //|> w
//   );
// //| &Connect i3_agu_id                               agu9_i3_agu_id;
// //| &Connect i4_agu_id                               agu9_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu9_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu9_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu9_i3_ra_data;
// //| &Connect i3_agu_valid                            agu9_i3_agu_valid;
// //| &Connect i3_thread_active                        agu9_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu9_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu9_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu9_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu9_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu9_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu9_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu9_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu9_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu9_i4_pnzero;
// //| &Connect i4_isLG                                 agu9_i4_isLG;
// //| &Connect i4_isLocal                              agu9_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu9_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu9_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu9_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu10_i3_agu_id                             = 5'd10;
// assign agu10_i4_agu_id                             = 5'd10;
// assign agu10_i3_agu_data_ext                       = i3_agu_input_data_extended[351:320];
// assign agu10_i3_agu_input_data                     = i3_agu_input_data[351:320];
// assign agu10_i3_agu_valid                          = i3_thread10_agu_valid;
// assign agu10_i3_thread_active                      = i3_agu_active_mask[10];
// assign agu10_i4_thread_active                      = i4_agu_active_mask[10];
// assign agu10_i4_pnzero                             = i4_instr_agu__pnzero[10];
// assign i3_ra_data10                                = agu10_i3_ra_data;
// assign i4_miop2l1data_addr__addr10_pd              = agu10_i4_addr_pkt_pd;
// assign i4_is_oor[10]                               = agu10_i4_is_oor;
// assign i4_is_misaligned[10]                        = agu10_i4_is_misaligned;
// assign i4_is_invalid_addr_space[10]                = agu10_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[10]               = agu10_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[10]                   = agu10_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[10]            = agu10_i4_is_illegal_instr_encoding;
// assign i4_isLG[10]                                 = agu10_i4_isLG;
// assign i4_isLocal[10]                              = agu10_i4_isLocal;
// assign i4_thread10_agu_error_addr                  = agu10_i4_agu_error_addr;
// assign i4_thread10_agu_error_addr_type             = agu10_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[10]   = agu10_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_10;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_10 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu10_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu10_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu10_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu10_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu10_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu10_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu10_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu10_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu10_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu10_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu10_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu10_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu10_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu10_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu10_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu10_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu10_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu10_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu10_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu10_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu10_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu10_i3_agu_id;
// //| &Connect i4_agu_id                               agu10_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu10_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu10_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu10_i3_ra_data;
// //| &Connect i3_agu_valid                            agu10_i3_agu_valid;
// //| &Connect i3_thread_active                        agu10_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu10_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu10_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu10_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu10_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu10_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu10_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu10_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu10_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu10_i4_pnzero;
// //| &Connect i4_isLG                                 agu10_i4_isLG;
// //| &Connect i4_isLocal                              agu10_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu10_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu10_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu10_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu11_i3_agu_id                             = 5'd11;
// assign agu11_i4_agu_id                             = 5'd11;
// assign agu11_i3_agu_data_ext                       = i3_agu_input_data_extended[383:352];
// assign agu11_i3_agu_input_data                     = i3_agu_input_data[383:352];
// assign agu11_i3_agu_valid                          = i3_thread11_agu_valid;
// assign agu11_i3_thread_active                      = i3_agu_active_mask[11];
// assign agu11_i4_thread_active                      = i4_agu_active_mask[11];
// assign agu11_i4_pnzero                             = i4_instr_agu__pnzero[11];
// assign i3_ra_data11                                = agu11_i3_ra_data;
// assign i4_miop2l1data_addr__addr11_pd              = agu11_i4_addr_pkt_pd;
// assign i4_is_oor[11]                               = agu11_i4_is_oor;
// assign i4_is_misaligned[11]                        = agu11_i4_is_misaligned;
// assign i4_is_invalid_addr_space[11]                = agu11_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[11]               = agu11_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[11]                   = agu11_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[11]            = agu11_i4_is_illegal_instr_encoding;
// assign i4_isLG[11]                                 = agu11_i4_isLG;
// assign i4_isLocal[11]                              = agu11_i4_isLocal;
// assign i4_thread11_agu_error_addr                  = agu11_i4_agu_error_addr;
// assign i4_thread11_agu_error_addr_type             = agu11_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[11]   = agu11_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_11;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_11 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu11_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu11_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu11_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu11_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu11_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu11_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu11_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu11_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu11_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu11_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu11_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu11_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu11_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu11_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu11_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu11_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu11_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu11_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu11_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu11_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu11_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu11_i3_agu_id;
// //| &Connect i4_agu_id                               agu11_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu11_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu11_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu11_i3_ra_data;
// //| &Connect i3_agu_valid                            agu11_i3_agu_valid;
// //| &Connect i3_thread_active                        agu11_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu11_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu11_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu11_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu11_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu11_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu11_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu11_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu11_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu11_i4_pnzero;
// //| &Connect i4_isLG                                 agu11_i4_isLG;
// //| &Connect i4_isLocal                              agu11_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu11_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu11_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu11_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu12_i3_agu_id                             = 5'd12;
// assign agu12_i4_agu_id                             = 5'd12;
// assign agu12_i3_agu_data_ext                       = i3_agu_input_data_extended[415:384];
// assign agu12_i3_agu_input_data                     = i3_agu_input_data[415:384];
// assign agu12_i3_agu_valid                          = i3_thread12_agu_valid;
// assign agu12_i3_thread_active                      = i3_agu_active_mask[12];
// assign agu12_i4_thread_active                      = i4_agu_active_mask[12];
// assign agu12_i4_pnzero                             = i4_instr_agu__pnzero[12];
// assign i3_ra_data12                                = agu12_i3_ra_data;
// assign i4_miop2l1data_addr__addr12_pd              = agu12_i4_addr_pkt_pd;
// assign i4_is_oor[12]                               = agu12_i4_is_oor;
// assign i4_is_misaligned[12]                        = agu12_i4_is_misaligned;
// assign i4_is_invalid_addr_space[12]                = agu12_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[12]               = agu12_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[12]                   = agu12_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[12]            = agu12_i4_is_illegal_instr_encoding;
// assign i4_isLG[12]                                 = agu12_i4_isLG;
// assign i4_isLocal[12]                              = agu12_i4_isLocal;
// assign i4_thread12_agu_error_addr                  = agu12_i4_agu_error_addr;
// assign i4_thread12_agu_error_addr_type             = agu12_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[12]   = agu12_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_12;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_12 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu12_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu12_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu12_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu12_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu12_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu12_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu12_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu12_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu12_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu12_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu12_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu12_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu12_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu12_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu12_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu12_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu12_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu12_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu12_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu12_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu12_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu12_i3_agu_id;
// //| &Connect i4_agu_id                               agu12_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu12_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu12_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu12_i3_ra_data;
// //| &Connect i3_agu_valid                            agu12_i3_agu_valid;
// //| &Connect i3_thread_active                        agu12_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu12_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu12_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu12_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu12_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu12_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu12_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu12_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu12_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu12_i4_pnzero;
// //| &Connect i4_isLG                                 agu12_i4_isLG;
// //| &Connect i4_isLocal                              agu12_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu12_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu12_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu12_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu13_i3_agu_id                             = 5'd13;
// assign agu13_i4_agu_id                             = 5'd13;
// assign agu13_i3_agu_data_ext                       = i3_agu_input_data_extended[447:416];
// assign agu13_i3_agu_input_data                     = i3_agu_input_data[447:416];
// assign agu13_i3_agu_valid                          = i3_thread13_agu_valid;
// assign agu13_i3_thread_active                      = i3_agu_active_mask[13];
// assign agu13_i4_thread_active                      = i4_agu_active_mask[13];
// assign agu13_i4_pnzero                             = i4_instr_agu__pnzero[13];
// assign i3_ra_data13                                = agu13_i3_ra_data;
// assign i4_miop2l1data_addr__addr13_pd              = agu13_i4_addr_pkt_pd;
// assign i4_is_oor[13]                               = agu13_i4_is_oor;
// assign i4_is_misaligned[13]                        = agu13_i4_is_misaligned;
// assign i4_is_invalid_addr_space[13]                = agu13_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[13]               = agu13_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[13]                   = agu13_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[13]            = agu13_i4_is_illegal_instr_encoding;
// assign i4_isLG[13]                                 = agu13_i4_isLG;
// assign i4_isLocal[13]                              = agu13_i4_isLocal;
// assign i4_thread13_agu_error_addr                  = agu13_i4_agu_error_addr;
// assign i4_thread13_agu_error_addr_type             = agu13_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[13]   = agu13_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_13;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_13 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu13_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu13_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu13_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu13_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu13_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu13_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu13_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu13_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu13_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu13_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu13_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu13_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu13_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu13_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu13_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu13_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu13_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu13_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu13_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu13_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu13_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu13_i3_agu_id;
// //| &Connect i4_agu_id                               agu13_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu13_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu13_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu13_i3_ra_data;
// //| &Connect i3_agu_valid                            agu13_i3_agu_valid;
// //| &Connect i3_thread_active                        agu13_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu13_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu13_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu13_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu13_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu13_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu13_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu13_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu13_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu13_i4_pnzero;
// //| &Connect i4_isLG                                 agu13_i4_isLG;
// //| &Connect i4_isLocal                              agu13_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu13_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu13_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu13_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu14_i3_agu_id                             = 5'd14;
// assign agu14_i4_agu_id                             = 5'd14;
// assign agu14_i3_agu_data_ext                       = i3_agu_input_data_extended[479:448];
// assign agu14_i3_agu_input_data                     = i3_agu_input_data[479:448];
// assign agu14_i3_agu_valid                          = i3_thread14_agu_valid;
// assign agu14_i3_thread_active                      = i3_agu_active_mask[14];
// assign agu14_i4_thread_active                      = i4_agu_active_mask[14];
// assign agu14_i4_pnzero                             = i4_instr_agu__pnzero[14];
// assign i3_ra_data14                                = agu14_i3_ra_data;
// assign i4_miop2l1data_addr__addr14_pd              = agu14_i4_addr_pkt_pd;
// assign i4_is_oor[14]                               = agu14_i4_is_oor;
// assign i4_is_misaligned[14]                        = agu14_i4_is_misaligned;
// assign i4_is_invalid_addr_space[14]                = agu14_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[14]               = agu14_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[14]                   = agu14_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[14]            = agu14_i4_is_illegal_instr_encoding;
// assign i4_isLG[14]                                 = agu14_i4_isLG;
// assign i4_isLocal[14]                              = agu14_i4_isLocal;
// assign i4_thread14_agu_error_addr                  = agu14_i4_agu_error_addr;
// assign i4_thread14_agu_error_addr_type             = agu14_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[14]   = agu14_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_14;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_14 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu14_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu14_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu14_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu14_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu14_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu14_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu14_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu14_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu14_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu14_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu14_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu14_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu14_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu14_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu14_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu14_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu14_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu14_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu14_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu14_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu14_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu14_i3_agu_id;
// //| &Connect i4_agu_id                               agu14_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu14_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu14_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu14_i3_ra_data;
// //| &Connect i3_agu_valid                            agu14_i3_agu_valid;
// //| &Connect i3_thread_active                        agu14_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu14_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu14_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu14_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu14_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu14_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu14_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu14_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu14_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu14_i4_pnzero;
// //| &Connect i4_isLG                                 agu14_i4_isLG;
// //| &Connect i4_isLocal                              agu14_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu14_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu14_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu14_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu15_i3_agu_id                             = 5'd15;
// assign agu15_i4_agu_id                             = 5'd15;
// assign agu15_i3_agu_data_ext                       = i3_agu_input_data_extended[511:480];
// assign agu15_i3_agu_input_data                     = i3_agu_input_data[511:480];
// assign agu15_i3_agu_valid                          = i3_thread15_agu_valid;
// assign agu15_i3_thread_active                      = i3_agu_active_mask[15];
// assign agu15_i4_thread_active                      = i4_agu_active_mask[15];
// assign agu15_i4_pnzero                             = i4_instr_agu__pnzero[15];
// assign i3_ra_data15                                = agu15_i3_ra_data;
// assign i4_miop2l1data_addr__addr15_pd              = agu15_i4_addr_pkt_pd;
// assign i4_is_oor[15]                               = agu15_i4_is_oor;
// assign i4_is_misaligned[15]                        = agu15_i4_is_misaligned;
// assign i4_is_invalid_addr_space[15]                = agu15_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[15]               = agu15_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[15]                   = agu15_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[15]            = agu15_i4_is_illegal_instr_encoding;
// assign i4_isLG[15]                                 = agu15_i4_isLG;
// assign i4_isLocal[15]                              = agu15_i4_isLocal;
// assign i4_thread15_agu_error_addr                  = agu15_i4_agu_error_addr;
// assign i4_thread15_agu_error_addr_type             = agu15_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[15]   = agu15_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_15;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_15 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu15_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu15_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu15_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu15_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu15_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu15_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu15_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu15_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu15_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu15_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu15_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu15_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu15_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu15_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu15_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu15_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu15_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu15_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu15_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu15_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu15_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu15_i3_agu_id;
// //| &Connect i4_agu_id                               agu15_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu15_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu15_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu15_i3_ra_data;
// //| &Connect i3_agu_valid                            agu15_i3_agu_valid;
// //| &Connect i3_thread_active                        agu15_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu15_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu15_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu15_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu15_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu15_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu15_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu15_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu15_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu15_i4_pnzero;
// //| &Connect i4_isLG                                 agu15_i4_isLG;
// //| &Connect i4_isLocal                              agu15_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu15_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu15_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu15_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu16_i3_agu_id                             = 5'd16;
// assign agu16_i4_agu_id                             = 5'd16;
// assign agu16_i3_agu_data_ext                       = i3_agu_input_data_extended[543:512];
// assign agu16_i3_agu_input_data                     = i3_agu_input_data[543:512];
// assign agu16_i3_agu_valid                          = i3_thread16_agu_valid;
// assign agu16_i3_thread_active                      = i3_agu_active_mask[16];
// assign agu16_i4_thread_active                      = i4_agu_active_mask[16];
// assign agu16_i4_pnzero                             = i4_instr_agu__pnzero[16];
// assign i3_ra_data16                                = agu16_i3_ra_data;
// assign i4_miop2l1data_addr__addr16_pd              = agu16_i4_addr_pkt_pd;
// assign i4_is_oor[16]                               = agu16_i4_is_oor;
// assign i4_is_misaligned[16]                        = agu16_i4_is_misaligned;
// assign i4_is_invalid_addr_space[16]                = agu16_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[16]               = agu16_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[16]                   = agu16_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[16]            = agu16_i4_is_illegal_instr_encoding;
// assign i4_isLG[16]                                 = agu16_i4_isLG;
// assign i4_isLocal[16]                              = agu16_i4_isLocal;
// assign i4_thread16_agu_error_addr                  = agu16_i4_agu_error_addr;
// assign i4_thread16_agu_error_addr_type             = agu16_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[16]   = agu16_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_16;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_16 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu16_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu16_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu16_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu16_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu16_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu16_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu16_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu16_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu16_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu16_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu16_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu16_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu16_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu16_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu16_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu16_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu16_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu16_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu16_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu16_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu16_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu16_i3_agu_id;
// //| &Connect i4_agu_id                               agu16_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu16_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu16_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu16_i3_ra_data;
// //| &Connect i3_agu_valid                            agu16_i3_agu_valid;
// //| &Connect i3_thread_active                        agu16_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu16_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu16_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu16_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu16_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu16_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu16_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu16_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu16_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu16_i4_pnzero;
// //| &Connect i4_isLG                                 agu16_i4_isLG;
// //| &Connect i4_isLocal                              agu16_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu16_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu16_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu16_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu17_i3_agu_id                             = 5'd17;
// assign agu17_i4_agu_id                             = 5'd17;
// assign agu17_i3_agu_data_ext                       = i3_agu_input_data_extended[575:544];
// assign agu17_i3_agu_input_data                     = i3_agu_input_data[575:544];
// assign agu17_i3_agu_valid                          = i3_thread17_agu_valid;
// assign agu17_i3_thread_active                      = i3_agu_active_mask[17];
// assign agu17_i4_thread_active                      = i4_agu_active_mask[17];
// assign agu17_i4_pnzero                             = i4_instr_agu__pnzero[17];
// assign i3_ra_data17                                = agu17_i3_ra_data;
// assign i4_miop2l1data_addr__addr17_pd              = agu17_i4_addr_pkt_pd;
// assign i4_is_oor[17]                               = agu17_i4_is_oor;
// assign i4_is_misaligned[17]                        = agu17_i4_is_misaligned;
// assign i4_is_invalid_addr_space[17]                = agu17_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[17]               = agu17_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[17]                   = agu17_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[17]            = agu17_i4_is_illegal_instr_encoding;
// assign i4_isLG[17]                                 = agu17_i4_isLG;
// assign i4_isLocal[17]                              = agu17_i4_isLocal;
// assign i4_thread17_agu_error_addr                  = agu17_i4_agu_error_addr;
// assign i4_thread17_agu_error_addr_type             = agu17_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[17]   = agu17_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_17;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_17 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu17_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu17_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu17_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu17_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu17_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu17_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu17_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu17_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu17_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu17_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu17_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu17_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu17_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu17_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu17_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu17_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu17_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu17_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu17_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu17_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu17_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu17_i3_agu_id;
// //| &Connect i4_agu_id                               agu17_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu17_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu17_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu17_i3_ra_data;
// //| &Connect i3_agu_valid                            agu17_i3_agu_valid;
// //| &Connect i3_thread_active                        agu17_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu17_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu17_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu17_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu17_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu17_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu17_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu17_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu17_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu17_i4_pnzero;
// //| &Connect i4_isLG                                 agu17_i4_isLG;
// //| &Connect i4_isLocal                              agu17_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu17_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu17_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu17_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu18_i3_agu_id                             = 5'd18;
// assign agu18_i4_agu_id                             = 5'd18;
// assign agu18_i3_agu_data_ext                       = i3_agu_input_data_extended[607:576];
// assign agu18_i3_agu_input_data                     = i3_agu_input_data[607:576];
// assign agu18_i3_agu_valid                          = i3_thread18_agu_valid;
// assign agu18_i3_thread_active                      = i3_agu_active_mask[18];
// assign agu18_i4_thread_active                      = i4_agu_active_mask[18];
// assign agu18_i4_pnzero                             = i4_instr_agu__pnzero[18];
// assign i3_ra_data18                                = agu18_i3_ra_data;
// assign i4_miop2l1data_addr__addr18_pd              = agu18_i4_addr_pkt_pd;
// assign i4_is_oor[18]                               = agu18_i4_is_oor;
// assign i4_is_misaligned[18]                        = agu18_i4_is_misaligned;
// assign i4_is_invalid_addr_space[18]                = agu18_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[18]               = agu18_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[18]                   = agu18_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[18]            = agu18_i4_is_illegal_instr_encoding;
// assign i4_isLG[18]                                 = agu18_i4_isLG;
// assign i4_isLocal[18]                              = agu18_i4_isLocal;
// assign i4_thread18_agu_error_addr                  = agu18_i4_agu_error_addr;
// assign i4_thread18_agu_error_addr_type             = agu18_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[18]   = agu18_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_18;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_18 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu18_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu18_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu18_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu18_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu18_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu18_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu18_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu18_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu18_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu18_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu18_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu18_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu18_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu18_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu18_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu18_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu18_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu18_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu18_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu18_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu18_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu18_i3_agu_id;
// //| &Connect i4_agu_id                               agu18_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu18_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu18_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu18_i3_ra_data;
// //| &Connect i3_agu_valid                            agu18_i3_agu_valid;
// //| &Connect i3_thread_active                        agu18_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu18_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu18_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu18_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu18_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu18_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu18_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu18_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu18_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu18_i4_pnzero;
// //| &Connect i4_isLG                                 agu18_i4_isLG;
// //| &Connect i4_isLocal                              agu18_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu18_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu18_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu18_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu19_i3_agu_id                             = 5'd19;
// assign agu19_i4_agu_id                             = 5'd19;
// assign agu19_i3_agu_data_ext                       = i3_agu_input_data_extended[639:608];
// assign agu19_i3_agu_input_data                     = i3_agu_input_data[639:608];
// assign agu19_i3_agu_valid                          = i3_thread19_agu_valid;
// assign agu19_i3_thread_active                      = i3_agu_active_mask[19];
// assign agu19_i4_thread_active                      = i4_agu_active_mask[19];
// assign agu19_i4_pnzero                             = i4_instr_agu__pnzero[19];
// assign i3_ra_data19                                = agu19_i3_ra_data;
// assign i4_miop2l1data_addr__addr19_pd              = agu19_i4_addr_pkt_pd;
// assign i4_is_oor[19]                               = agu19_i4_is_oor;
// assign i4_is_misaligned[19]                        = agu19_i4_is_misaligned;
// assign i4_is_invalid_addr_space[19]                = agu19_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[19]               = agu19_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[19]                   = agu19_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[19]            = agu19_i4_is_illegal_instr_encoding;
// assign i4_isLG[19]                                 = agu19_i4_isLG;
// assign i4_isLocal[19]                              = agu19_i4_isLocal;
// assign i4_thread19_agu_error_addr                  = agu19_i4_agu_error_addr;
// assign i4_thread19_agu_error_addr_type             = agu19_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[19]   = agu19_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_19;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_19 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu19_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu19_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu19_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu19_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu19_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu19_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu19_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu19_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu19_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu19_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu19_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu19_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu19_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu19_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu19_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu19_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu19_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu19_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu19_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu19_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu19_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu19_i3_agu_id;
// //| &Connect i4_agu_id                               agu19_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu19_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu19_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu19_i3_ra_data;
// //| &Connect i3_agu_valid                            agu19_i3_agu_valid;
// //| &Connect i3_thread_active                        agu19_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu19_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu19_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu19_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu19_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu19_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu19_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu19_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu19_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu19_i4_pnzero;
// //| &Connect i4_isLG                                 agu19_i4_isLG;
// //| &Connect i4_isLocal                              agu19_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu19_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu19_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu19_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu20_i3_agu_id                             = 5'd20;
// assign agu20_i4_agu_id                             = 5'd20;
// assign agu20_i3_agu_data_ext                       = i3_agu_input_data_extended[671:640];
// assign agu20_i3_agu_input_data                     = i3_agu_input_data[671:640];
// assign agu20_i3_agu_valid                          = i3_thread20_agu_valid;
// assign agu20_i3_thread_active                      = i3_agu_active_mask[20];
// assign agu20_i4_thread_active                      = i4_agu_active_mask[20];
// assign agu20_i4_pnzero                             = i4_instr_agu__pnzero[20];
// assign i3_ra_data20                                = agu20_i3_ra_data;
// assign i4_miop2l1data_addr__addr20_pd              = agu20_i4_addr_pkt_pd;
// assign i4_is_oor[20]                               = agu20_i4_is_oor;
// assign i4_is_misaligned[20]                        = agu20_i4_is_misaligned;
// assign i4_is_invalid_addr_space[20]                = agu20_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[20]               = agu20_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[20]                   = agu20_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[20]            = agu20_i4_is_illegal_instr_encoding;
// assign i4_isLG[20]                                 = agu20_i4_isLG;
// assign i4_isLocal[20]                              = agu20_i4_isLocal;
// assign i4_thread20_agu_error_addr                  = agu20_i4_agu_error_addr;
// assign i4_thread20_agu_error_addr_type             = agu20_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[20]   = agu20_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_20;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_20 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu20_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu20_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu20_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu20_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu20_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu20_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu20_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu20_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu20_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu20_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu20_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu20_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu20_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu20_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu20_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu20_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu20_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu20_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu20_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu20_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu20_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu20_i3_agu_id;
// //| &Connect i4_agu_id                               agu20_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu20_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu20_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu20_i3_ra_data;
// //| &Connect i3_agu_valid                            agu20_i3_agu_valid;
// //| &Connect i3_thread_active                        agu20_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu20_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu20_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu20_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu20_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu20_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu20_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu20_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu20_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu20_i4_pnzero;
// //| &Connect i4_isLG                                 agu20_i4_isLG;
// //| &Connect i4_isLocal                              agu20_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu20_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu20_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu20_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu21_i3_agu_id                             = 5'd21;
// assign agu21_i4_agu_id                             = 5'd21;
// assign agu21_i3_agu_data_ext                       = i3_agu_input_data_extended[703:672];
// assign agu21_i3_agu_input_data                     = i3_agu_input_data[703:672];
// assign agu21_i3_agu_valid                          = i3_thread21_agu_valid;
// assign agu21_i3_thread_active                      = i3_agu_active_mask[21];
// assign agu21_i4_thread_active                      = i4_agu_active_mask[21];
// assign agu21_i4_pnzero                             = i4_instr_agu__pnzero[21];
// assign i3_ra_data21                                = agu21_i3_ra_data;
// assign i4_miop2l1data_addr__addr21_pd              = agu21_i4_addr_pkt_pd;
// assign i4_is_oor[21]                               = agu21_i4_is_oor;
// assign i4_is_misaligned[21]                        = agu21_i4_is_misaligned;
// assign i4_is_invalid_addr_space[21]                = agu21_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[21]               = agu21_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[21]                   = agu21_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[21]            = agu21_i4_is_illegal_instr_encoding;
// assign i4_isLG[21]                                 = agu21_i4_isLG;
// assign i4_isLocal[21]                              = agu21_i4_isLocal;
// assign i4_thread21_agu_error_addr                  = agu21_i4_agu_error_addr;
// assign i4_thread21_agu_error_addr_type             = agu21_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[21]   = agu21_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_21;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_21 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu21_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu21_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu21_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu21_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu21_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu21_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu21_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu21_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu21_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu21_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu21_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu21_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu21_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu21_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu21_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu21_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu21_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu21_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu21_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu21_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu21_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu21_i3_agu_id;
// //| &Connect i4_agu_id                               agu21_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu21_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu21_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu21_i3_ra_data;
// //| &Connect i3_agu_valid                            agu21_i3_agu_valid;
// //| &Connect i3_thread_active                        agu21_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu21_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu21_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu21_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu21_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu21_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu21_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu21_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu21_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu21_i4_pnzero;
// //| &Connect i4_isLG                                 agu21_i4_isLG;
// //| &Connect i4_isLocal                              agu21_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu21_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu21_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu21_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu22_i3_agu_id                             = 5'd22;
// assign agu22_i4_agu_id                             = 5'd22;
// assign agu22_i3_agu_data_ext                       = i3_agu_input_data_extended[735:704];
// assign agu22_i3_agu_input_data                     = i3_agu_input_data[735:704];
// assign agu22_i3_agu_valid                          = i3_thread22_agu_valid;
// assign agu22_i3_thread_active                      = i3_agu_active_mask[22];
// assign agu22_i4_thread_active                      = i4_agu_active_mask[22];
// assign agu22_i4_pnzero                             = i4_instr_agu__pnzero[22];
// assign i3_ra_data22                                = agu22_i3_ra_data;
// assign i4_miop2l1data_addr__addr22_pd              = agu22_i4_addr_pkt_pd;
// assign i4_is_oor[22]                               = agu22_i4_is_oor;
// assign i4_is_misaligned[22]                        = agu22_i4_is_misaligned;
// assign i4_is_invalid_addr_space[22]                = agu22_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[22]               = agu22_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[22]                   = agu22_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[22]            = agu22_i4_is_illegal_instr_encoding;
// assign i4_isLG[22]                                 = agu22_i4_isLG;
// assign i4_isLocal[22]                              = agu22_i4_isLocal;
// assign i4_thread22_agu_error_addr                  = agu22_i4_agu_error_addr;
// assign i4_thread22_agu_error_addr_type             = agu22_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[22]   = agu22_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_22;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_22 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu22_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu22_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu22_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu22_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu22_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu22_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu22_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu22_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu22_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu22_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu22_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu22_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu22_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu22_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu22_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu22_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu22_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu22_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu22_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu22_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu22_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu22_i3_agu_id;
// //| &Connect i4_agu_id                               agu22_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu22_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu22_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu22_i3_ra_data;
// //| &Connect i3_agu_valid                            agu22_i3_agu_valid;
// //| &Connect i3_thread_active                        agu22_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu22_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu22_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu22_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu22_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu22_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu22_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu22_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu22_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu22_i4_pnzero;
// //| &Connect i4_isLG                                 agu22_i4_isLG;
// //| &Connect i4_isLocal                              agu22_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu22_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu22_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu22_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu23_i3_agu_id                             = 5'd23;
// assign agu23_i4_agu_id                             = 5'd23;
// assign agu23_i3_agu_data_ext                       = i3_agu_input_data_extended[767:736];
// assign agu23_i3_agu_input_data                     = i3_agu_input_data[767:736];
// assign agu23_i3_agu_valid                          = i3_thread23_agu_valid;
// assign agu23_i3_thread_active                      = i3_agu_active_mask[23];
// assign agu23_i4_thread_active                      = i4_agu_active_mask[23];
// assign agu23_i4_pnzero                             = i4_instr_agu__pnzero[23];
// assign i3_ra_data23                                = agu23_i3_ra_data;
// assign i4_miop2l1data_addr__addr23_pd              = agu23_i4_addr_pkt_pd;
// assign i4_is_oor[23]                               = agu23_i4_is_oor;
// assign i4_is_misaligned[23]                        = agu23_i4_is_misaligned;
// assign i4_is_invalid_addr_space[23]                = agu23_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[23]               = agu23_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[23]                   = agu23_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[23]            = agu23_i4_is_illegal_instr_encoding;
// assign i4_isLG[23]                                 = agu23_i4_isLG;
// assign i4_isLocal[23]                              = agu23_i4_isLocal;
// assign i4_thread23_agu_error_addr                  = agu23_i4_agu_error_addr;
// assign i4_thread23_agu_error_addr_type             = agu23_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[23]   = agu23_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_23;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_23 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu23_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu23_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu23_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu23_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu23_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu23_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu23_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu23_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu23_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu23_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu23_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu23_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu23_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu23_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu23_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu23_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu23_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu23_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu23_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu23_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu23_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu23_i3_agu_id;
// //| &Connect i4_agu_id                               agu23_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu23_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu23_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu23_i3_ra_data;
// //| &Connect i3_agu_valid                            agu23_i3_agu_valid;
// //| &Connect i3_thread_active                        agu23_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu23_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu23_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu23_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu23_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu23_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu23_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu23_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu23_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu23_i4_pnzero;
// //| &Connect i4_isLG                                 agu23_i4_isLG;
// //| &Connect i4_isLocal                              agu23_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu23_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu23_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu23_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu24_i3_agu_id                             = 5'd24;
// assign agu24_i4_agu_id                             = 5'd24;
// assign agu24_i3_agu_data_ext                       = i3_agu_input_data_extended[799:768];
// assign agu24_i3_agu_input_data                     = i3_agu_input_data[799:768];
// assign agu24_i3_agu_valid                          = i3_thread24_agu_valid;
// assign agu24_i3_thread_active                      = i3_agu_active_mask[24];
// assign agu24_i4_thread_active                      = i4_agu_active_mask[24];
// assign agu24_i4_pnzero                             = i4_instr_agu__pnzero[24];
// assign i3_ra_data24                                = agu24_i3_ra_data;
// assign i4_miop2l1data_addr__addr24_pd              = agu24_i4_addr_pkt_pd;
// assign i4_is_oor[24]                               = agu24_i4_is_oor;
// assign i4_is_misaligned[24]                        = agu24_i4_is_misaligned;
// assign i4_is_invalid_addr_space[24]                = agu24_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[24]               = agu24_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[24]                   = agu24_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[24]            = agu24_i4_is_illegal_instr_encoding;
// assign i4_isLG[24]                                 = agu24_i4_isLG;
// assign i4_isLocal[24]                              = agu24_i4_isLocal;
// assign i4_thread24_agu_error_addr                  = agu24_i4_agu_error_addr;
// assign i4_thread24_agu_error_addr_type             = agu24_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[24]   = agu24_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_24;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_24 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu24_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu24_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu24_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu24_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu24_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu24_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu24_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu24_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu24_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu24_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu24_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu24_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu24_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu24_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu24_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu24_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu24_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu24_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu24_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu24_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu24_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu24_i3_agu_id;
// //| &Connect i4_agu_id                               agu24_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu24_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu24_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu24_i3_ra_data;
// //| &Connect i3_agu_valid                            agu24_i3_agu_valid;
// //| &Connect i3_thread_active                        agu24_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu24_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu24_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu24_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu24_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu24_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu24_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu24_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu24_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu24_i4_pnzero;
// //| &Connect i4_isLG                                 agu24_i4_isLG;
// //| &Connect i4_isLocal                              agu24_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu24_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu24_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu24_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu25_i3_agu_id                             = 5'd25;
// assign agu25_i4_agu_id                             = 5'd25;
// assign agu25_i3_agu_data_ext                       = i3_agu_input_data_extended[831:800];
// assign agu25_i3_agu_input_data                     = i3_agu_input_data[831:800];
// assign agu25_i3_agu_valid                          = i3_thread25_agu_valid;
// assign agu25_i3_thread_active                      = i3_agu_active_mask[25];
// assign agu25_i4_thread_active                      = i4_agu_active_mask[25];
// assign agu25_i4_pnzero                             = i4_instr_agu__pnzero[25];
// assign i3_ra_data25                                = agu25_i3_ra_data;
// assign i4_miop2l1data_addr__addr25_pd              = agu25_i4_addr_pkt_pd;
// assign i4_is_oor[25]                               = agu25_i4_is_oor;
// assign i4_is_misaligned[25]                        = agu25_i4_is_misaligned;
// assign i4_is_invalid_addr_space[25]                = agu25_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[25]               = agu25_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[25]                   = agu25_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[25]            = agu25_i4_is_illegal_instr_encoding;
// assign i4_isLG[25]                                 = agu25_i4_isLG;
// assign i4_isLocal[25]                              = agu25_i4_isLocal;
// assign i4_thread25_agu_error_addr                  = agu25_i4_agu_error_addr;
// assign i4_thread25_agu_error_addr_type             = agu25_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[25]   = agu25_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_25;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_25 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu25_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu25_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu25_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu25_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu25_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu25_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu25_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu25_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu25_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu25_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu25_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu25_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu25_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu25_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu25_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu25_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu25_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu25_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu25_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu25_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu25_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu25_i3_agu_id;
// //| &Connect i4_agu_id                               agu25_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu25_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu25_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu25_i3_ra_data;
// //| &Connect i3_agu_valid                            agu25_i3_agu_valid;
// //| &Connect i3_thread_active                        agu25_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu25_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu25_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu25_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu25_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu25_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu25_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu25_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu25_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu25_i4_pnzero;
// //| &Connect i4_isLG                                 agu25_i4_isLG;
// //| &Connect i4_isLocal                              agu25_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu25_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu25_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu25_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu26_i3_agu_id                             = 5'd26;
// assign agu26_i4_agu_id                             = 5'd26;
// assign agu26_i3_agu_data_ext                       = i3_agu_input_data_extended[863:832];
// assign agu26_i3_agu_input_data                     = i3_agu_input_data[863:832];
// assign agu26_i3_agu_valid                          = i3_thread26_agu_valid;
// assign agu26_i3_thread_active                      = i3_agu_active_mask[26];
// assign agu26_i4_thread_active                      = i4_agu_active_mask[26];
// assign agu26_i4_pnzero                             = i4_instr_agu__pnzero[26];
// assign i3_ra_data26                                = agu26_i3_ra_data;
// assign i4_miop2l1data_addr__addr26_pd              = agu26_i4_addr_pkt_pd;
// assign i4_is_oor[26]                               = agu26_i4_is_oor;
// assign i4_is_misaligned[26]                        = agu26_i4_is_misaligned;
// assign i4_is_invalid_addr_space[26]                = agu26_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[26]               = agu26_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[26]                   = agu26_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[26]            = agu26_i4_is_illegal_instr_encoding;
// assign i4_isLG[26]                                 = agu26_i4_isLG;
// assign i4_isLocal[26]                              = agu26_i4_isLocal;
// assign i4_thread26_agu_error_addr                  = agu26_i4_agu_error_addr;
// assign i4_thread26_agu_error_addr_type             = agu26_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[26]   = agu26_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_26;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_26 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu26_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu26_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu26_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu26_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu26_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu26_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu26_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu26_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu26_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu26_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu26_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu26_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu26_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu26_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu26_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu26_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu26_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu26_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu26_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu26_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu26_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu26_i3_agu_id;
// //| &Connect i4_agu_id                               agu26_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu26_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu26_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu26_i3_ra_data;
// //| &Connect i3_agu_valid                            agu26_i3_agu_valid;
// //| &Connect i3_thread_active                        agu26_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu26_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu26_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu26_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu26_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu26_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu26_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu26_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu26_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu26_i4_pnzero;
// //| &Connect i4_isLG                                 agu26_i4_isLG;
// //| &Connect i4_isLocal                              agu26_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu26_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu26_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu26_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu27_i3_agu_id                             = 5'd27;
// assign agu27_i4_agu_id                             = 5'd27;
// assign agu27_i3_agu_data_ext                       = i3_agu_input_data_extended[895:864];
// assign agu27_i3_agu_input_data                     = i3_agu_input_data[895:864];
// assign agu27_i3_agu_valid                          = i3_thread27_agu_valid;
// assign agu27_i3_thread_active                      = i3_agu_active_mask[27];
// assign agu27_i4_thread_active                      = i4_agu_active_mask[27];
// assign agu27_i4_pnzero                             = i4_instr_agu__pnzero[27];
// assign i3_ra_data27                                = agu27_i3_ra_data;
// assign i4_miop2l1data_addr__addr27_pd              = agu27_i4_addr_pkt_pd;
// assign i4_is_oor[27]                               = agu27_i4_is_oor;
// assign i4_is_misaligned[27]                        = agu27_i4_is_misaligned;
// assign i4_is_invalid_addr_space[27]                = agu27_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[27]               = agu27_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[27]                   = agu27_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[27]            = agu27_i4_is_illegal_instr_encoding;
// assign i4_isLG[27]                                 = agu27_i4_isLG;
// assign i4_isLocal[27]                              = agu27_i4_isLocal;
// assign i4_thread27_agu_error_addr                  = agu27_i4_agu_error_addr;
// assign i4_thread27_agu_error_addr_type             = agu27_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[27]   = agu27_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_27;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_27 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu27_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu27_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu27_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu27_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu27_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu27_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu27_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu27_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu27_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu27_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu27_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu27_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu27_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu27_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu27_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu27_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu27_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu27_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu27_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu27_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu27_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu27_i3_agu_id;
// //| &Connect i4_agu_id                               agu27_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu27_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu27_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu27_i3_ra_data;
// //| &Connect i3_agu_valid                            agu27_i3_agu_valid;
// //| &Connect i3_thread_active                        agu27_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu27_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu27_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu27_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu27_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu27_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu27_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu27_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu27_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu27_i4_pnzero;
// //| &Connect i4_isLG                                 agu27_i4_isLG;
// //| &Connect i4_isLocal                              agu27_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu27_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu27_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu27_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu28_i3_agu_id                             = 5'd28;
// assign agu28_i4_agu_id                             = 5'd28;
// assign agu28_i3_agu_data_ext                       = i3_agu_input_data_extended[927:896];
// assign agu28_i3_agu_input_data                     = i3_agu_input_data[927:896];
// assign agu28_i3_agu_valid                          = i3_thread28_agu_valid;
// assign agu28_i3_thread_active                      = i3_agu_active_mask[28];
// assign agu28_i4_thread_active                      = i4_agu_active_mask[28];
// assign agu28_i4_pnzero                             = i4_instr_agu__pnzero[28];
// assign i3_ra_data28                                = agu28_i3_ra_data;
// assign i4_miop2l1data_addr__addr28_pd              = agu28_i4_addr_pkt_pd;
// assign i4_is_oor[28]                               = agu28_i4_is_oor;
// assign i4_is_misaligned[28]                        = agu28_i4_is_misaligned;
// assign i4_is_invalid_addr_space[28]                = agu28_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[28]               = agu28_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[28]                   = agu28_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[28]            = agu28_i4_is_illegal_instr_encoding;
// assign i4_isLG[28]                                 = agu28_i4_isLG;
// assign i4_isLocal[28]                              = agu28_i4_isLocal;
// assign i4_thread28_agu_error_addr                  = agu28_i4_agu_error_addr;
// assign i4_thread28_agu_error_addr_type             = agu28_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[28]   = agu28_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_28;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_28 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu28_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu28_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu28_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu28_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu28_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu28_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu28_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu28_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu28_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu28_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu28_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu28_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu28_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu28_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu28_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu28_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu28_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu28_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu28_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu28_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu28_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu28_i3_agu_id;
// //| &Connect i4_agu_id                               agu28_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu28_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu28_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu28_i3_ra_data;
// //| &Connect i3_agu_valid                            agu28_i3_agu_valid;
// //| &Connect i3_thread_active                        agu28_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu28_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu28_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu28_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu28_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu28_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu28_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu28_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu28_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu28_i4_pnzero;
// //| &Connect i4_isLG                                 agu28_i4_isLG;
// //| &Connect i4_isLocal                              agu28_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu28_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu28_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu28_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu29_i3_agu_id                             = 5'd29;
// assign agu29_i4_agu_id                             = 5'd29;
// assign agu29_i3_agu_data_ext                       = i3_agu_input_data_extended[959:928];
// assign agu29_i3_agu_input_data                     = i3_agu_input_data[959:928];
// assign agu29_i3_agu_valid                          = i3_thread29_agu_valid;
// assign agu29_i3_thread_active                      = i3_agu_active_mask[29];
// assign agu29_i4_thread_active                      = i4_agu_active_mask[29];
// assign agu29_i4_pnzero                             = i4_instr_agu__pnzero[29];
// assign i3_ra_data29                                = agu29_i3_ra_data;
// assign i4_miop2l1data_addr__addr29_pd              = agu29_i4_addr_pkt_pd;
// assign i4_is_oor[29]                               = agu29_i4_is_oor;
// assign i4_is_misaligned[29]                        = agu29_i4_is_misaligned;
// assign i4_is_invalid_addr_space[29]                = agu29_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[29]               = agu29_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[29]                   = agu29_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[29]            = agu29_i4_is_illegal_instr_encoding;
// assign i4_isLG[29]                                 = agu29_i4_isLG;
// assign i4_isLocal[29]                              = agu29_i4_isLocal;
// assign i4_thread29_agu_error_addr                  = agu29_i4_agu_error_addr;
// assign i4_thread29_agu_error_addr_type             = agu29_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[29]   = agu29_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_29;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_29 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu29_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu29_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu29_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu29_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu29_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu29_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu29_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu29_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu29_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu29_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu29_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu29_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu29_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu29_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu29_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu29_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu29_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu29_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu29_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu29_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu29_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu29_i3_agu_id;
// //| &Connect i4_agu_id                               agu29_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu29_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu29_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu29_i3_ra_data;
// //| &Connect i3_agu_valid                            agu29_i3_agu_valid;
// //| &Connect i3_thread_active                        agu29_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu29_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu29_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu29_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu29_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu29_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu29_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu29_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu29_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu29_i4_pnzero;
// //| &Connect i4_isLG                                 agu29_i4_isLG;
// //| &Connect i4_isLocal                              agu29_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu29_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu29_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu29_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu30_i3_agu_id                             = 5'd30;
// assign agu30_i4_agu_id                             = 5'd30;
// assign agu30_i3_agu_data_ext                       = i3_agu_input_data_extended[991:960];
// assign agu30_i3_agu_input_data                     = i3_agu_input_data[991:960];
// assign agu30_i3_agu_valid                          = i3_thread30_agu_valid;
// assign agu30_i3_thread_active                      = i3_agu_active_mask[30];
// assign agu30_i4_thread_active                      = i4_agu_active_mask[30];
// assign agu30_i4_pnzero                             = i4_instr_agu__pnzero[30];
// assign i3_ra_data30                                = agu30_i3_ra_data;
// assign i4_miop2l1data_addr__addr30_pd              = agu30_i4_addr_pkt_pd;
// assign i4_is_oor[30]                               = agu30_i4_is_oor;
// assign i4_is_misaligned[30]                        = agu30_i4_is_misaligned;
// assign i4_is_invalid_addr_space[30]                = agu30_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[30]               = agu30_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[30]                   = agu30_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[30]            = agu30_i4_is_illegal_instr_encoding;
// assign i4_isLG[30]                                 = agu30_i4_isLG;
// assign i4_isLocal[30]                              = agu30_i4_isLocal;
// assign i4_thread30_agu_error_addr                  = agu30_i4_agu_error_addr;
// assign i4_thread30_agu_error_addr_type             = agu30_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[30]   = agu30_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_30;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_30 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu30_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu30_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu30_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu30_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu30_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu30_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu30_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu30_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu30_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu30_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu30_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu30_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu30_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu30_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu30_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu30_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu30_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu30_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu30_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu30_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu30_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
// //| &Connect i3_agu_id                               agu30_i3_agu_id;
// //| &Connect i4_agu_id                               agu30_i4_agu_id;
// //| &Connect i3_agu_data_ext                         agu30_i3_agu_data_ext;
// //| &Connect i3_agu_input_data                       agu30_i3_agu_input_data;
// //| &Connect i3_ra_data                              agu30_i3_ra_data;
// //| &Connect i3_agu_valid                            agu30_i3_agu_valid;
// //| &Connect i3_thread_active                        agu30_i3_thread_active;
// //| &Connect i4_addr_pkt_pd                          agu30_i4_addr_pkt_pd;
// //| &Connect i4_is_oor                               agu30_i4_is_oor;
// //| &Connect i4_is_misaligned                        agu30_i4_is_misaligned;
// //| &Connect i4_is_invalid_addr_space                agu30_i4_is_invalid_addr_space;
// //| &Connect i4_is_illegal_instr_param               agu30_i4_is_illegal_instr_param;
// //| &Connect i4_is_cta_not_present                   agu30_i4_is_cta_not_present;
// //| &Connect i4_is_illegal_instr_encoding            agu30_i4_is_illegal_instr_encoding;
// //| &Connect i4_thread_active                        agu30_i4_thread_active;
// //| &Connect i4_is_pnzero                            agu30_i4_pnzero;
// //| &Connect i4_isLG                                 agu30_i4_isLG;
// //| &Connect i4_isLocal                              agu30_i4_isLocal;
// //| &Connect i4_agu_error_addr                       agu30_i4_agu_error_addr;
// //| &Connect i4_agu_error_addr_type                  agu30_i4_agu_error_addr_type;
// //| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu30_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// assign agu31_i3_agu_id                             = 5'd31;
// assign agu31_i4_agu_id                             = 5'd31;
// assign agu31_i3_agu_data_ext                       = i3_agu_input_data_extended[1023:992];
// assign agu31_i3_agu_input_data                     = i3_agu_input_data[1023:992];
// assign agu31_i3_agu_valid                          = i3_thread31_agu_valid;
// assign agu31_i3_thread_active                      = i3_agu_active_mask[31];
// assign agu31_i4_thread_active                      = i4_agu_active_mask[31];
// assign agu31_i4_pnzero                             = i4_instr_agu__pnzero[31];
// assign i3_ra_data31                                = agu31_i3_ra_data;
// assign i4_miop2l1data_addr__addr31_pd              = agu31_i4_addr_pkt_pd;
// assign i4_is_oor[31]                               = agu31_i4_is_oor;
// assign i4_is_misaligned[31]                        = agu31_i4_is_misaligned;
// assign i4_is_invalid_addr_space[31]                = agu31_i4_is_invalid_addr_space;
// assign i4_is_illegal_instr_param[31]               = agu31_i4_is_illegal_instr_param;
// assign i4_is_cta_not_present[31]                   = agu31_i4_is_cta_not_present;
// assign i4_is_illegal_instr_encoding[31]            = agu31_i4_is_illegal_instr_encoding;
// assign i4_isLG[31]                                 = agu31_i4_isLG;
// assign i4_isLocal[31]                              = agu31_i4_isLocal;
// assign i4_thread31_agu_error_addr                  = agu31_i4_agu_error_addr;
// assign i4_thread31_agu_error_addr_type             = agu31_i4_agu_error_addr_type;
// assign i4_ldgsts_bypass_zfill_ldg_is_aligned[31]   = agu31_i4_ldgsts_bypass_zfill_ldg_is_aligned;

// //| &Instance NV_GR_SM_MIOP_AGU_thread agu_thread_31;
// //| instance from file: ./NV_GR_SM_MIOP_AGU_thread.v
// NV_GR_SM_MIOP_AGU_thread agu_thread_31 (
//    .gpcclk                                (gpcclk)                                      //|< i
//   ,.reset_                                (reset_)                                      //|< i
//   ,.TP_i4_hw_managed_lmembase             (TP_i4_hw_managed_lmembase)                   //|< i
//   ,.TP_i4_vSMID                           (TP_i4_vSMID[7:0])                            //|< i
//   ,.esr2sm_report_mask_pd_d               (esr2sm_report_mask_pd_d[8:7])                //|< i
//   ,.i3_agu_data_ext                       (agu31_i3_agu_data_ext[31:0])                 //|< w
//   ,.i3_agu_id                             (agu31_i3_agu_id[4:0])                        //|< w
//   ,.i3_agu_input_data                     (agu31_i3_agu_input_data[31:0])               //|< w
//   ,.i3_agu_instr_ext_is_gs_state          (i3_agu_instr_ext_is_gs_state)                //|< r
//   ,.i3_agu_instr_ext_is_lg_e              (i3_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i3_agu_instr_ext_is_shfl_rc           (i3_agu_instr_ext_is_shfl_rc)                 //|< r
//   ,.i3_agu_valid                          (agu31_i3_agu_valid)                          //|< w
//   ,.i3_instr_agu__data_op_size            (i3_instr_agu__data_op_size[5:0])             //|< r
//   ,.i3_instr_agu__imm                     (i3_instr_agu__imm[31:0])                     //|< r
//   ,.i3_instr_agu__imm_msb                 (i3_instr_agu__imm_msb[31:0])                 //|< r
//   ,.i3_instr_agu__instr_is_ldg            (i3_instr_agu__instr_is_ldg)                  //|< i
//   ,.i3_instr_agu__instr_is_redas          (i3_instr_agu__instr_is_redas)                //|< i
//   ,.i3_instr_agu__instr_is_stas           (i3_instr_agu__instr_is_stas)                 //|< i
//   ,.i3_instr_agu__instr_is_stg            (i3_instr_agu__instr_is_stg)                  //|< i
//   ,.i3_instr_agu__instr_type              (i3_instr_agu__instr_type[3:0])               //|< r
//   ,.i3_instr_agu__opcode                  (i3_instr_agu__opcode[4:0])                   //|< i
//   ,.i3_instr_agu__opcode_flavor           (i3_instr_agu__opcode_flavor[3:0])            //|< r
//   ,.i3_instr_agu__pkt_type                (i3_instr_agu__pkt_type[1:0])                 //|< i
//   ,.i3_instr_agu__ra_is_64b               (i3_instr_agu__ra_is_64b)                     //|< r
//   ,.i3_instr_agu__shader_type             (i3_instr_agu__shader_type[2:0])              //|< r
//   ,.i3_instr_agu__src_add_has_ra          (i3_instr_agu__src_add_has_ra[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rb          (i3_instr_agu__src_add_has_rb[1:0])           //|< r
//   ,.i3_instr_agu__src_add_has_rc          (i3_instr_agu__src_add_has_rc[1:0])           //|< r
//   ,.i3_instr_agu__stride                  (i3_instr_agu__stride[1:0])                   //|< r
//   ,.i3_instr_has_stride                   (i3_instr_has_stride)                         //|< r
//   ,.i3_is_sr17                            (i3_is_sr17)                                  //|< i
//   ,.i3_is_sr29                            (i3_is_sr29)                                  //|< i
//   ,.i3_shfl_rb_is_imm                     (i3_shfl_rb_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_imm                     (i3_shfl_rc_is_imm)                           //|< r
//   ,.i3_shfl_rc_is_state                   (i3_shfl_rc_is_state)                         //|< r
//   ,.i3_thread_active                      (agu31_i3_thread_active)                      //|< w
//   ,.i4_LOCAL_HI_SZ                        (i4_LOCAL_HI_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_LO_SZ                        (i4_LOCAL_LO_SZ[15:0])                        //|< i
//   ,.i4_LOCAL_WIN_BASE                     (i4_LOCAL_WIN_BASE[24:0])                     //|< i
//   ,.i4_SHARED_WIN_BASE                    (i4_SHARED_WIN_BASE[24:8])                    //|< r
//   ,.i4_agu_id                             (agu31_i4_agu_id[4:0])                        //|< w
//   ,.i4_agu_instr_ext_is_lg_e              (i4_agu_instr_ext_is_lg_e)                    //|< r
//   ,.i4_agu_instr_is_generic               (i4_agu_instr_is_generic)                     //|< r
//   ,.i4_agu_instr_is_global                (i4_agu_instr_is_global)                      //|< r
//   ,.i4_agu_instr_is_gs_out                (i4_agu_instr_is_gs_out)                      //|< r
//   ,.i4_agu_instr_is_ipa                   (i4_agu_instr_is_ipa)                         //|< r
//   ,.i4_agu_instr_is_local                 (i4_agu_instr_is_local)                       //|< r
//   ,.i4_agu_instr_is_s2r                   (i4_agu_instr_is_s2r)                         //|< r
//   ,.i4_agu_instr_is_shared                (i4_agu_instr_is_shared)                      //|< r
//   ,.i4_agu_valid                          (i4_agu_valid)                                //|< o
//   ,.i4_alignment_mask                     (i4_alignment_mask[4:0])                      //|< r
//   ,.i4_atom_global_unsupported            (i4_atom_global_unsupported)                  //|< r
//   ,.i4_atom_local_unsupported             (i4_atom_local_unsupported)                   //|< r
//   ,.i4_atom_shared_unsupported            (i4_atom_shared_unsupported)                  //|< r
//   ,.i4_cta_id_in_cga                      (i4_cta_id_in_cga[4:0])                       //|< r
//   ,.i4_instr__veid                        (i4_instr__veid[5:0])                         //|< i
//   ,.i4_instr_agu__instr_is_arrives        (i4_instr_agu__instr_is_arrives)              //|< i
//   ,.i4_instr_agu__instr_is_atom           (i4_instr_agu__instr_is_atom)                 //|< i
//   ,.i4_instr_agu__instr_is_atomg          (i4_instr_agu__instr_is_atomg)                //|< r
//   ,.i4_instr_agu__instr_is_atoms          (i4_instr_agu__instr_is_atoms)                //|< r
//   ,.i4_instr_agu__instr_is_cctl_pdr_ml2   (i4_instr_agu__instr_is_cctl_pdr_ml2)         //|< i
//   ,.i4_instr_agu__instr_is_cctl_qf        (i4_instr_agu__instr_is_cctl_qf)              //|< i
//   ,.i4_instr_agu__instr_is_ld             (i4_instr_agu__instr_is_ld)                   //|< r
//   ,.i4_instr_agu__instr_is_ldg            (i4_instr_agu__instr_is_ldg)                  //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_bypass  (i4_instr_agu__instr_is_ldgsts_bypass)        //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_ldg     (i4_instr_agu__instr_is_ldgsts_ldg)           //|< i
//   ,.i4_instr_agu__instr_is_ldgsts_sts     (i4_instr_agu__instr_is_ldgsts_sts)           //|< i
//   ,.i4_instr_agu__instr_is_lds            (i4_instr_agu__instr_is_lds)                  //|< r
//   ,.i4_instr_agu__instr_is_ldsm           (i4_instr_agu__instr_is_ldsm)                 //|< r
//   ,.i4_instr_agu__instr_is_qspc           (i4_instr_agu__instr_is_qspc)                 //|< i
//   ,.i4_instr_agu__instr_is_red            (i4_instr_agu__instr_is_red)                  //|< i
//   ,.i4_instr_agu__instr_is_redas          (i4_instr_agu__instr_is_redas)                //|< i
//   ,.i4_instr_agu__instr_is_redg           (i4_instr_agu__instr_is_redg)                 //|< r
//   ,.i4_instr_agu__instr_is_st             (i4_instr_agu__instr_is_st)                   //|< r
//   ,.i4_instr_agu__instr_is_stas           (i4_instr_agu__instr_is_stas)                 //|< i
//   ,.i4_instr_agu__instr_is_stg            (i4_instr_agu__instr_is_stg)                  //|< i
//   ,.i4_instr_agu__instr_is_sts            (i4_instr_agu__instr_is_sts)                  //|< r
//   ,.i4_instr_agu__instr_is_stsm           (i4_instr_agu__instr_is_stsm)                 //|< r
//   ,.i4_instr_agu__instr_is_uredgr         (i4_instr_agu__instr_is_uredgr)               //|< r
//   ,.i4_instr_agu__instr_is_ustgr          (i4_instr_agu__instr_is_ustgr)                //|< r
//   ,.i4_instr_agu__instr_type              (i4_instr_agu__instr_type[3:0])               //|< r
//   ,.i4_instr_agu__ra_is_64b               (i4_instr_agu__ra_is_64b)                     //|< r
//   ,.i4_is_gpc_cga                         (i4_is_gpc_cga[0])                            //|< r
//   ,.i4_is_pnzero                          (agu31_i4_pnzero)                             //|< w
//   ,.i4_issue_l1data_movm                  (i4_issue_l1data_movm)                        //|< i
//   ,.i4_lg_lmembase                        (i4_lg_lmembase[48:0])                        //|< i
//   ,.i4_phy_cta_id                         (i4_phy_cta_id[3:0])                          //|< r
//   ,.i4_shared_mem_base                    (i4_shared_mem_base[11:0])                    //|< r
//   ,.i4_sharedsz                           (i4_sharedsz[11:0])                           //|< r
//   ,.i4_sm_cga_cta_id_illegal_value        (i4_sm_cga_cta_id_illegal_value[4:0])         //|< r
//   ,.i4_sm_cga_cta_id_illegal_value_valid  (i4_sm_cga_cta_id_illegal_value_valid)        //|< r
//   ,.i4_sm_cga_slot                        (i4_sm_cga_slot[2:0])                         //|< r
//   ,.i4_sm_cga_slot_multicast_enable       (i4_sm_cga_slot_multicast_enable)             //|< r
//   ,.i4_thread_active                      (agu31_i4_thread_active)                      //|< w
//   ,.i5_agu_valid                          (i5_agu_valid)                                //|< o
//   ,.pri_oor_addr_check_mode               (pri_oor_addr_check_mode[2:0])                //|< i
//   ,.pri_smem_32bitos                      (pri_smem_32bitos)                            //|< i
//   ,.shm_config_dm_size                    (shm_config_dm_size[3:0])                     //|< i
//   ,.i3_ra_data                            (agu31_i3_ra_data[31:0])                      //|> w
//   ,.i4_addr_pkt_pd                        (agu31_i4_addr_pkt_pd[60:0])                  //|> w
//   ,.i4_agu_error_addr                     (agu31_i4_agu_error_addr[63:0])               //|> w
//   ,.i4_agu_error_addr_type                (agu31_i4_agu_error_addr_type[4:0])           //|> w
//   ,.i4_isLG                               (agu31_i4_isLG)                               //|> w
//   ,.i4_isLocal                            (agu31_i4_isLocal)                            //|> w
//   ,.i4_is_cta_not_present                 (agu31_i4_is_cta_not_present)                 //|> w
//   ,.i4_is_illegal_instr_encoding          (agu31_i4_is_illegal_instr_encoding)          //|> w
//   ,.i4_is_illegal_instr_param             (agu31_i4_is_illegal_instr_param)             //|> w
//   ,.i4_is_invalid_addr_space              (agu31_i4_is_invalid_addr_space)              //|> w
//   ,.i4_is_misaligned                      (agu31_i4_is_misaligned)                      //|> w
//   ,.i4_is_oor                             (agu31_i4_is_oor)                             //|> w
//   ,.i4_ldgsts_bypass_zfill_ldg_is_aligned (agu31_i4_ldgsts_bypass_zfill_ldg_is_aligned) //|> w
//   );
//| &Connect i3_agu_id                               agu31_i3_agu_id;
//| &Connect i4_agu_id                               agu31_i4_agu_id;
//| &Connect i3_agu_data_ext                         agu31_i3_agu_data_ext;
//| &Connect i3_agu_input_data                       agu31_i3_agu_input_data;
//| &Connect i3_ra_data                              agu31_i3_ra_data;
//| &Connect i3_agu_valid                            agu31_i3_agu_valid;
//| &Connect i3_thread_active                        agu31_i3_thread_active;
//| &Connect i4_addr_pkt_pd                          agu31_i4_addr_pkt_pd;
//| &Connect i4_is_oor                               agu31_i4_is_oor;
//| &Connect i4_is_misaligned                        agu31_i4_is_misaligned;
//| &Connect i4_is_invalid_addr_space                agu31_i4_is_invalid_addr_space;
//| &Connect i4_is_illegal_instr_param               agu31_i4_is_illegal_instr_param;
//| &Connect i4_is_cta_not_present                   agu31_i4_is_cta_not_present;
//| &Connect i4_is_illegal_instr_encoding            agu31_i4_is_illegal_instr_encoding;
//| &Connect i4_thread_active                        agu31_i4_thread_active;
//| &Connect i4_is_pnzero                            agu31_i4_pnzero;
//| &Connect i4_isLG                                 agu31_i4_isLG;
//| &Connect i4_isLocal                              agu31_i4_isLocal;
//| &Connect i4_agu_error_addr                       agu31_i4_agu_error_addr;
//| &Connect i4_agu_error_addr_type                  agu31_i4_agu_error_addr_type;
//| &Connect i4_ldgsts_bypass_zfill_ldg_is_aligned   agu31_i4_ldgsts_bypass_zfill_ldg_is_aligned;


///////////////////////////////////////////////////////////////////////////////
// I3 -> I4 control signals
///////////////////////////////////////////////////////////////////////////////

//| &Always posedge;
//| _seq_0
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i4_agu_valid <= '0;
    i4_is_for_shm_agu <= '0;
    i4_agu_instr_is_usetshmsz_valid <= '0;
  end else begin
  i4_agu_valid          <=  i3_agu_valid ;
  i4_is_for_shm_agu     <=  i3_is_for_shm_agu;
  i4_agu_instr_is_usetshmsz_valid          <=  i3_agu_instr_is_usetshmsz_valid ;
//| &End;
  end
end

//| ::flop i4_agu_active_mask <= [i3_agu_valid] i3_agu_active_mask;
//| &Always posedge;
//| _seq_1
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((i3_agu_valid)) begin
    i4_agu_active_mask <= i3_agu_active_mask;
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(i3_agu_valid)) begin end // hold value
  else begin
    i4_agu_active_mask <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end

//| &Always;
//| _com_11
always_comb begin
  lst_miop2l1data_addr_valid  = i5_agu_valid_qual;
//| &End;
end

assign i2_agu_shared_win_re = (i2_is_for_shm_agu && (i2_agu_instr_is_shared  ||
                                                     i2_agu_instr_is_local   ||
                                                     i2_agu_instr_is_global  ||
                                                     i2_agu_instr_is_generic  ));

assign i3_agu_shared_win_re = (i3_is_for_shm_agu && (i3_agu_instr_is_shared  ||
                                                     i3_agu_instr_is_local   ||
                                                     i3_agu_instr_is_global  ||
                                                     i3_agu_instr_is_generic  ));
//| &Always posedge;
//| _seq_2
always_ff @(posedge gpcclk) begin
  if (i2_agu_shared_win_re) begin  
    i3_SHARED_WIN_BASE    <= b5_SHARED_WIN_BASE[24:0];
  end
//| &End;
end

// Reset this to prevent X-prop
//| &Force internal A__i4_cta_id_in_cga; 
// for assertion 
//| &Always posedge;
//| _seq_3
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i4_is_gpc_cga_raw <= '0;
    A__i4_cta_id_in_cga <= '0;
  end else begin
  if (i3_is_for_shm_agu && (i3_agu_instr_is_shared || i3_agu_instr_is_generic)) begin  
    i4_is_gpc_cga_raw      <= i3_is_gpc_cga;
    A__i4_cta_id_in_cga    <= i3_cta_id_in_cga;
  end
//| &End;
  end
end

// MPC is not aware of this PRI, so best to force is_gpc_cga to 0 when PRI is set. There is no concept of CGA in 32b os mode.
//| &Always;
//| _com_12
always_comb begin
  i4_is_gpc_cga = pri_smem_32bitos ? 1'b0 : i4_is_gpc_cga_raw;
//| &End;
end

//| &Always posedge;
//| _seq_4
always_ff @(posedge gpcclk) begin

  if (i3_is_for_shm_agu && (i3_agu_instr_is_shared || i3_agu_instr_is_generic)) begin  
    i4_shared_mem_base                    <= i3_shared_mem_base;
    i4_sharedsz                           <= i3_sharedsz;
    i4_sm_cga_slot                        <= i3_sm_cga_slot;
    i4_sm_cga_cta_id_illegal_value        <= i3_sm_cga_cta_id_illegal_value;
    i4_sm_cga_cta_id_illegal_value_valid  <= i3_sm_cga_cta_id_illegal_value_valid;
    i4_sm_cga_slot_multicast_enable       <= i3_sm_cga_slot_multicast_enable;
    i4_cta_id_in_cga                      <= i3_cta_id_in_cga;
    i4_phy_cta_id                         <= i3_phy_cta_id;
//| &Force output i3_sm_cga_slot;
  end

  if (i3_agu_shared_win_re) begin  
    i4_alignment_mask     <= i3_alignment_mask_qual;
    i4_SHARED_WIN_BASE    <= i3_SHARED_WIN_BASE;
  end

  if (i3_is_for_shm_agu) begin  
    i4_instr_agu__instr_type     <= i3_instr_agu__instr_type;
    i4_instr_agu__instr_ext_type <= i3_instr_agu__instr_ext_type;
    i4_instr_agu__ra_is_64b      <= i3_instr_agu__ra_is_64b;
    i4_instr_agu__imm            <= i3_instr_agu__imm;
    i4_instr_agu__pnzero         <= i3_instr_agu__pnzero;
    i4_atom_shared_unsupported   <= i3_atom_shared_unsupported;
    i4_atom_local_unsupported    <= i3_atom_local_unsupported;
    i4_atom_global_unsupported   <= i3_atom_global_unsupported;
  end
//| &End;
end

///////////////////////////////////////////////////////////////////////////////
// Encode address packets for L1data
///////////////////////////////////////////////////////////////////////////////

//| &Always;
//| _com_14
always_comb begin
  i3_agu_instr_is_uniform_xor_1 =  
  i3_q0_is_xor_1 && 
  i3_q1_is_xor_1 && 
  i3_q2_is_xor_1 && 
  i3_q3_is_xor_1 && 
  i3_q4_is_xor_1 && 
  i3_q5_is_xor_1 && 
  i3_q6_is_xor_1 && 
  i3_q7_is_xor_1 ;
  i3_agu_instr_is_uniform_xor_2 =  
  i3_q0_is_xor_2 && 
  i3_q1_is_xor_2 && 
  i3_q2_is_xor_2 && 
  i3_q3_is_xor_2 && 
  i3_q4_is_xor_2 && 
  i3_q5_is_xor_2 && 
  i3_q6_is_xor_2 && 
  i3_q7_is_xor_2 ;
//| &End;
end

//| &Always;
//| _com_15
always_comb begin
  i3_uniform_type = i3_agu_instr_is_uniform_xor_1 ? 2'd1  :
                    i3_agu_instr_is_uniform_xor_2 ? 2'd2  :
                                                    2'd0 ;
//| &End;
end

//| &Always;
//| _com_16
always_comb begin
  i4_agu_has_shared_threads = |(i4_agu_active_mask & ~i4_isLG);
  i4_agu_has_lg_threads     = |(i4_agu_active_mask &  i4_isLG);
//| &End;
end

//| ::assert implication "Non-generic instruction has shared and lg threads" i4_agu_valid && (i4_agu_has_shared_threads && i4_agu_has_lg_threads), i4_agu_instr_is_generic;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_implication #(0,0,"Non-generic instruction has shared and lg threads")      zzz_assert_implication_1x (gpcclk, `ASSERT_RESET, i4_agu_valid && (i4_agu_has_shared_threads && i4_agu_has_lg_threads), i4_agu_instr_is_generic); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON

//------------------------------------------------------------------------------
// Release scoreboard for non diverging generic
// Also release scoreboard for generic NOP
//------------------------------------------------------------------------------
//| ::flop i5_agu_valid                    <0= i4_agu_valid;
//| &Always posedge;
//| _seq_5
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i5_agu_valid <= '0;
  end else begin
    i5_agu_valid <= i4_agu_valid;
//| &End;
  end
end
//| ::flop i5_agu_valid_qual               <0= i4_agu_valid || i4_issue_l1data_movm;
//| &Always posedge;
//| _seq_6
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i5_agu_valid_qual <= '0;
  end else begin
    i5_agu_valid_qual <= i4_agu_valid || i4_issue_l1data_movm;
//| &End;
  end
end
//| ::flop i5_instr_is_generic_and_not_red_or_qspc <= [i4_agu_valid] i4_agu_instr_is_generic && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_qspc;
//| &Always posedge;
//| _seq_7
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((i4_agu_valid)) begin
    i5_instr_is_generic_and_not_red_or_qspc <= i4_agu_instr_is_generic && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_qspc;
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(i4_agu_valid)) begin end // hold value
  else begin
    i5_instr_is_generic_and_not_red_or_qspc <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end
//| ::flop i5_is_generic_nop               <0= i4_is_generic_nop;
//| &Always posedge;
//| _seq_8
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i5_is_generic_nop <= '0;
  end else begin
    i5_is_generic_nop <= i4_is_generic_nop;
//| &End;
  end
end

//Send this to set PQ 2nd release expected
assign i5_agu_has_shared_and_lg_threads_valid = i5_agu_valid && (i5_agu_has_shared_threads && i5_agu_has_lg_threads);

//| ::flop i5_instr_lg__scrbd_id           <= [i4_agu_valid || i4_is_generic_nop] i4_instr_lg__scrbd_id[2:0];
//| &Always posedge;
//| _seq_9
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((i4_agu_valid || i4_is_generic_nop)) begin
    i5_instr_lg__scrbd_id <= i4_instr_lg__scrbd_id[2:0];
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(i4_agu_valid || i4_is_generic_nop)) begin end // hold value
  else begin
    i5_instr_lg__scrbd_id <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end
//| ::flop i5_instr_warp_id                <= [i4_agu_valid || i4_is_generic_nop] i4_instr__warp_id[2:0];
//| &Always posedge;
//| _seq_10
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((i4_agu_valid || i4_is_generic_nop)) begin
    i5_instr_warp_id <= i4_instr__warp_id[2:0];
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(i4_agu_valid || i4_is_generic_nop)) begin end // hold value
  else begin
    i5_instr_warp_id <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end
//| ::flop i5_instr_subpart_id             <= [i4_agu_valid || i4_is_generic_nop] i4_instr__subpart_id[1:0];
//| &Always posedge;
//| _seq_11
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((i4_agu_valid || i4_is_generic_nop)) begin
    i5_instr_subpart_id <= i4_instr__subpart_id[1:0];
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(i4_agu_valid || i4_is_generic_nop)) begin end // hold value
  else begin
    i5_instr_subpart_id <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end

//| &Always;
//| _com_17
always_comb begin
  lst2core_agu_instr_accepted_valid_next       = (i5_agu_valid && i5_instr_is_generic_and_not_red_or_qspc && !(i5_agu_has_shared_threads && i5_agu_has_lg_threads)) || i5_is_generic_nop;
  lst2core_agu_instr_accepted_next__scrbd_id   = i5_instr_lg__scrbd_id;
  lst2core_agu_instr_accepted_next__warp_id    = i5_instr_warp_id;
  lst2core_agu_instr_accepted_next__subpart_id = i5_instr_subpart_id;

// PKT_PACK_REG( l1data_instr_accepted ,  lst2core_agu_instr_accepted_next__ ,  lst2core_agu_instr_accepted_next_pd )
lst2core_agu_instr_accepted_next_pd[2:0] =     lst2core_agu_instr_accepted_next__warp_id[2:0];
lst2core_agu_instr_accepted_next_pd[4:3] =     lst2core_agu_instr_accepted_next__subpart_id[1:0];
lst2core_agu_instr_accepted_next_pd[7:5] =     lst2core_agu_instr_accepted_next__scrbd_id[2:0];
//| &End;
end

//| ::flop lst2core_agu_instr_accepted_valid <0= lst2core_agu_instr_accepted_valid_next;
//| &Always posedge;
//| _seq_12
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    lst2core_agu_instr_accepted_valid <= '0;
  end else begin
    lst2core_agu_instr_accepted_valid <= lst2core_agu_instr_accepted_valid_next;
//| &End;
  end
end
//| ::flop lst2core_agu_instr_accepted_pd    <= [lst2core_agu_instr_accepted_valid_next] lst2core_agu_instr_accepted_next_pd;
//| &Always posedge;
//| _seq_13
always_ff @(posedge gpcclk) begin
//| &Viva push ifdef_ignore_on;
  if ((lst2core_agu_instr_accepted_valid_next)) begin
    lst2core_agu_instr_accepted_pd <= lst2core_agu_instr_accepted_next_pd;
  end
`ifdef ASSERT_ON
`ifndef FLOP_NO_XBASH
  // VCS coverage off
  else if (!(lst2core_agu_instr_accepted_valid_next)) begin end // hold value
  else begin
    lst2core_agu_instr_accepted_pd <= 'x; // spyglass disable STARC05-2.10.1.6
  end
  // VCS coverage on
`endif // !FLOP_NO_XBASH
`endif // ASSERT_ON
//| &Viva pop ifdef_ignore_on;
//| &End;
end

//Wakeup 3 cycles early
//| &Always;
//| _com_18
always_comb begin
  agu_instr_accepted_wakeup     = (i2_is_for_shm_agu && i2_agu_instr_is_generic && !i2_instr_agu__instr_is_red && !i2_instr_agu__instr_is_qspc) || i2_is_generic_nop;
//| &End;
end

///////////////////////////////////////////////////////////////////////////////
// Pack l1data address
///////////////////////////////////////////////////////////////////////////////

//| &Always;
//| _com_19
always_comb begin
  i4_miop2l1data_addr__any_shm_raw = ~i4_issue_l1data_movm & i4_agu_has_shared_threads; // This is needed only for generics, when movm - set this to 0 to avoid X on interface
  i4_miop2l1data_addr__any_shm = i4_miop2l1data_addr__any_shm_raw || i4_is_generic_atom; // For generic atom, predicates are always returned via shared pipe 
  i4_miop2l1data_addr__any_lg  = ~i4_issue_l1data_movm & i4_agu_has_lg_threads;     // This is needed only for generics, when movm - set this to 0 to avoid X on interface


// PKT_PACK_REG( miop2l1data_addr ,  i4_miop2l1data_addr__ ,  i4_miop2l1data_addr_pd )
i4_miop2l1data_addr_pd[60:0] =     i4_miop2l1data_addr__addr0_pd[60:0];
i4_miop2l1data_addr_pd[121:61] =     i4_miop2l1data_addr__addr1_pd[60:0];
i4_miop2l1data_addr_pd[182:122] =     i4_miop2l1data_addr__addr2_pd[60:0];
i4_miop2l1data_addr_pd[243:183] =     i4_miop2l1data_addr__addr3_pd[60:0];
i4_miop2l1data_addr_pd[304:244] =     i4_miop2l1data_addr__addr4_pd[60:0];
i4_miop2l1data_addr_pd[365:305] =     i4_miop2l1data_addr__addr5_pd[60:0];
i4_miop2l1data_addr_pd[426:366] =     i4_miop2l1data_addr__addr6_pd[60:0];
i4_miop2l1data_addr_pd[487:427] =     i4_miop2l1data_addr__addr7_pd[60:0];
i4_miop2l1data_addr_pd[548:488] =     i4_miop2l1data_addr__addr8_pd[60:0];
i4_miop2l1data_addr_pd[609:549] =     i4_miop2l1data_addr__addr9_pd[60:0];
i4_miop2l1data_addr_pd[670:610] =     i4_miop2l1data_addr__addr10_pd[60:0];
i4_miop2l1data_addr_pd[731:671] =     i4_miop2l1data_addr__addr11_pd[60:0];
i4_miop2l1data_addr_pd[792:732] =     i4_miop2l1data_addr__addr12_pd[60:0];
i4_miop2l1data_addr_pd[853:793] =     i4_miop2l1data_addr__addr13_pd[60:0];
i4_miop2l1data_addr_pd[914:854] =     i4_miop2l1data_addr__addr14_pd[60:0];
i4_miop2l1data_addr_pd[975:915] =     i4_miop2l1data_addr__addr15_pd[60:0];
i4_miop2l1data_addr_pd[1036:976] =     i4_miop2l1data_addr__addr16_pd[60:0];
i4_miop2l1data_addr_pd[1097:1037] =     i4_miop2l1data_addr__addr17_pd[60:0];
i4_miop2l1data_addr_pd[1158:1098] =     i4_miop2l1data_addr__addr18_pd[60:0];
i4_miop2l1data_addr_pd[1219:1159] =     i4_miop2l1data_addr__addr19_pd[60:0];
i4_miop2l1data_addr_pd[1280:1220] =     i4_miop2l1data_addr__addr20_pd[60:0];
i4_miop2l1data_addr_pd[1341:1281] =     i4_miop2l1data_addr__addr21_pd[60:0];
i4_miop2l1data_addr_pd[1402:1342] =     i4_miop2l1data_addr__addr22_pd[60:0];
i4_miop2l1data_addr_pd[1463:1403] =     i4_miop2l1data_addr__addr23_pd[60:0];
i4_miop2l1data_addr_pd[1524:1464] =     i4_miop2l1data_addr__addr24_pd[60:0];
i4_miop2l1data_addr_pd[1585:1525] =     i4_miop2l1data_addr__addr25_pd[60:0];
i4_miop2l1data_addr_pd[1646:1586] =     i4_miop2l1data_addr__addr26_pd[60:0];
i4_miop2l1data_addr_pd[1707:1647] =     i4_miop2l1data_addr__addr27_pd[60:0];
i4_miop2l1data_addr_pd[1768:1708] =     i4_miop2l1data_addr__addr28_pd[60:0];
i4_miop2l1data_addr_pd[1829:1769] =     i4_miop2l1data_addr__addr29_pd[60:0];
i4_miop2l1data_addr_pd[1890:1830] =     i4_miop2l1data_addr__addr30_pd[60:0];
i4_miop2l1data_addr_pd[1951:1891] =     i4_miop2l1data_addr__addr31_pd[60:0];
i4_miop2l1data_addr_pd[1952] =     i4_miop2l1data_addr__any_shm ;
i4_miop2l1data_addr_pd[1953] =     i4_miop2l1data_addr__any_lg ;
//| &End;
end

//| &Always posedge;
//| _seq_14
always_ff @(posedge gpcclk) begin
   if(i4_agu_valid || i4_issue_l1data_movm) begin
     lst_miop2l1data_addr_pd    <= i4_miop2l1data_addr_pd;
     i5_agu_has_shared_threads  <= i4_miop2l1data_addr__any_shm_raw;
     i5_agu_has_lg_threads      <= i4_miop2l1data_addr__any_lg;
   end
//| &End;
end

// Check for Xs on valid threads
//| &Force internal /^ASSERT_.*/;
//| &Always;
//| _com_20
always_comb begin
  //| ::replicate 32 ASSERT_addr_pkt__addr_chk[$i]      = ^({{61 - 19 {i4_agu_active_mask[$i]}},{19 {i4_agu_active_mask[$i] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr$i_pd);
  ASSERT_addr_pkt__addr_chk[0]      = ^({{61 - 19 {i4_agu_active_mask[0]}},{19 {i4_agu_active_mask[0] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr0_pd);
  ASSERT_addr_pkt__addr_chk[1]      = ^({{61 - 19 {i4_agu_active_mask[1]}},{19 {i4_agu_active_mask[1] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr1_pd);
  ASSERT_addr_pkt__addr_chk[2]      = ^({{61 - 19 {i4_agu_active_mask[2]}},{19 {i4_agu_active_mask[2] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr2_pd);
  ASSERT_addr_pkt__addr_chk[3]      = ^({{61 - 19 {i4_agu_active_mask[3]}},{19 {i4_agu_active_mask[3] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr3_pd);
  ASSERT_addr_pkt__addr_chk[4]      = ^({{61 - 19 {i4_agu_active_mask[4]}},{19 {i4_agu_active_mask[4] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr4_pd);
  ASSERT_addr_pkt__addr_chk[5]      = ^({{61 - 19 {i4_agu_active_mask[5]}},{19 {i4_agu_active_mask[5] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr5_pd);
  ASSERT_addr_pkt__addr_chk[6]      = ^({{61 - 19 {i4_agu_active_mask[6]}},{19 {i4_agu_active_mask[6] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr6_pd);
  ASSERT_addr_pkt__addr_chk[7]      = ^({{61 - 19 {i4_agu_active_mask[7]}},{19 {i4_agu_active_mask[7] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr7_pd);
  ASSERT_addr_pkt__addr_chk[8]      = ^({{61 - 19 {i4_agu_active_mask[8]}},{19 {i4_agu_active_mask[8] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr8_pd);
  ASSERT_addr_pkt__addr_chk[9]      = ^({{61 - 19 {i4_agu_active_mask[9]}},{19 {i4_agu_active_mask[9] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr9_pd);
  ASSERT_addr_pkt__addr_chk[10]      = ^({{61 - 19 {i4_agu_active_mask[10]}},{19 {i4_agu_active_mask[10] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr10_pd);
  ASSERT_addr_pkt__addr_chk[11]      = ^({{61 - 19 {i4_agu_active_mask[11]}},{19 {i4_agu_active_mask[11] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr11_pd);
  ASSERT_addr_pkt__addr_chk[12]      = ^({{61 - 19 {i4_agu_active_mask[12]}},{19 {i4_agu_active_mask[12] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr12_pd);
  ASSERT_addr_pkt__addr_chk[13]      = ^({{61 - 19 {i4_agu_active_mask[13]}},{19 {i4_agu_active_mask[13] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr13_pd);
  ASSERT_addr_pkt__addr_chk[14]      = ^({{61 - 19 {i4_agu_active_mask[14]}},{19 {i4_agu_active_mask[14] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr14_pd);
  ASSERT_addr_pkt__addr_chk[15]      = ^({{61 - 19 {i4_agu_active_mask[15]}},{19 {i4_agu_active_mask[15] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr15_pd);
  ASSERT_addr_pkt__addr_chk[16]      = ^({{61 - 19 {i4_agu_active_mask[16]}},{19 {i4_agu_active_mask[16] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr16_pd);
  ASSERT_addr_pkt__addr_chk[17]      = ^({{61 - 19 {i4_agu_active_mask[17]}},{19 {i4_agu_active_mask[17] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr17_pd);
  ASSERT_addr_pkt__addr_chk[18]      = ^({{61 - 19 {i4_agu_active_mask[18]}},{19 {i4_agu_active_mask[18] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr18_pd);
  ASSERT_addr_pkt__addr_chk[19]      = ^({{61 - 19 {i4_agu_active_mask[19]}},{19 {i4_agu_active_mask[19] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr19_pd);
  ASSERT_addr_pkt__addr_chk[20]      = ^({{61 - 19 {i4_agu_active_mask[20]}},{19 {i4_agu_active_mask[20] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr20_pd);
  ASSERT_addr_pkt__addr_chk[21]      = ^({{61 - 19 {i4_agu_active_mask[21]}},{19 {i4_agu_active_mask[21] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr21_pd);
  ASSERT_addr_pkt__addr_chk[22]      = ^({{61 - 19 {i4_agu_active_mask[22]}},{19 {i4_agu_active_mask[22] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr22_pd);
  ASSERT_addr_pkt__addr_chk[23]      = ^({{61 - 19 {i4_agu_active_mask[23]}},{19 {i4_agu_active_mask[23] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr23_pd);
  ASSERT_addr_pkt__addr_chk[24]      = ^({{61 - 19 {i4_agu_active_mask[24]}},{19 {i4_agu_active_mask[24] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr24_pd);
  ASSERT_addr_pkt__addr_chk[25]      = ^({{61 - 19 {i4_agu_active_mask[25]}},{19 {i4_agu_active_mask[25] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr25_pd);
  ASSERT_addr_pkt__addr_chk[26]      = ^({{61 - 19 {i4_agu_active_mask[26]}},{19 {i4_agu_active_mask[26] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr26_pd);
  ASSERT_addr_pkt__addr_chk[27]      = ^({{61 - 19 {i4_agu_active_mask[27]}},{19 {i4_agu_active_mask[27] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr27_pd);
  ASSERT_addr_pkt__addr_chk[28]      = ^({{61 - 19 {i4_agu_active_mask[28]}},{19 {i4_agu_active_mask[28] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr28_pd);
  ASSERT_addr_pkt__addr_chk[29]      = ^({{61 - 19 {i4_agu_active_mask[29]}},{19 {i4_agu_active_mask[29] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr29_pd);
  ASSERT_addr_pkt__addr_chk[30]      = ^({{61 - 19 {i4_agu_active_mask[30]}},{19 {i4_agu_active_mask[30] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr30_pd);
  ASSERT_addr_pkt__addr_chk[31]      = ^({{61 - 19 {i4_agu_active_mask[31]}},{19 {i4_agu_active_mask[31] && ~i4_agu_instr_is_s2r}}} & i4_miop2l1data_addr__addr31_pd);
//| &End;
end

// X assert on addr_pkt.{addr,addr_type} outputs based on active mask
//| ::assert never #(sim_only) "miop2l1data_addr.addr can't have Xs on active lanes"
//|        ( i4_agu_valid && ((^ASSERT_addr_pkt__addr_chk) === 1'bx) );
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
`ifndef SYNTHESIS
  // VCS coverage off
// Inferring sim_only based on presence of X test
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"miop2l1data_addr.addr can't have Xs on active lanes")      zzz_assert_never_2x (gpcclk, `ASSERT_RESET, ( i4_agu_valid && ((^ASSERT_addr_pkt__addr_chk) === 1'bx) )); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`endif // SYNTHESIS
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON

//| ::assert never "MIOP: AGU: For non-CGA, cta_id_in_cga must have a value of 0 (MPC responsibility)"
//|   i4_agu_valid && !i4_is_gpc_cga && (A__i4_cta_id_in_cga != 0);
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"MIOP: AGU: For non-CGA, cta_id_in_cga must have a value of 0 (MPC responsibility)")      zzz_assert_never_3x (gpcclk, `ASSERT_RESET, i4_agu_valid && !i4_is_gpc_cga && (A__i4_cta_id_in_cga != 0)); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON

////////////////////////////////////////////////////////////////////////////
// Error Reporting
// exclude threads that are not active or have Pnz=0
////////////////////////////////////////////////////////////////////////////

//| &Always;
//| _com_21
always_comb begin
    // OOR if not 128B aligned or new size greater than existing size
    // This error is per instruction, not per thread, so i4_agu_error_addr and i4_agu_error_addr_type will be set to 0

// PKT_UNPACK_REG( usetshmsz_size_imm_decode ,  i4_usetshmsz_ ,  i4_instr_agu__imm )
i4_usetshmsz_reconfig_size[19:0] =     i4_instr_agu__imm[19:0];
i4_usetshmsz_illegal_param  =     i4_instr_agu__imm[20];
    // Error computed checked in MIOC, MIOP is merely reporting it
    i4_agu_err_usetshmsz_oor        = i4_agu_instr_is_usetshmsz_valid && i4_usetshmsz_illegal_param && esr2sm_report_mask_pd_d[5:5]; 
//| &Force internal i4_usetshmsz_reconfig_size;

  i4_agu_err_illegal_instr_encoding = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_illegal_instr_encoding) & 
                                      {32{esr2sm_report_mask_pd_d[4:4]}};
  i4_agu_err_cta_not_present        = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_cta_not_present)     & {32{esr2sm_report_mask_pd_d[15:15]}};
  i4_agu_err_illegal_instr_param    = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_illegal_instr_param) & {32{esr2sm_report_mask_pd_d[5:5]}};
  i4_agu_err_invalid_addr_space     = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_invalid_addr_space)  & {32{esr2sm_report_mask_pd_d[9:9]}};
  i4_agu_err_oor_addr               = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_oor)                 & {32{esr2sm_report_mask_pd_d[7:7]}};
  i4_agu_err_misaligned_addr        = (i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_misaligned)          & {32{esr2sm_report_mask_pd_d[8:8]}};

  i4_agu_err_valid                  = i4_agu_err_cta_not_present | i4_agu_err_illegal_instr_param | i4_agu_err_invalid_addr_space | i4_agu_err_oor_addr | i4_agu_err_misaligned_addr;
  // Set err_valid to zero if instruction is usetshmz to avoid X-prop
  if (i4_agu_instr_is_usetshmsz_valid) begin
    i4_agu_err_valid = 0;
  end

  // AGU thread errors are not valid for usetshmsz
  i4_agu_err_illegal_instr_encoding_any = |i4_agu_err_illegal_instr_encoding && !i4_agu_instr_is_usetshmsz_valid;
  i4_agu_err_cta_not_present_any        = |i4_agu_err_cta_not_present && !i4_agu_instr_is_usetshmsz_valid;
  i4_agu_err_illegal_instr_param_any    = (|i4_agu_err_illegal_instr_param && !i4_agu_instr_is_usetshmsz_valid) || i4_agu_err_usetshmsz_oor;
  i4_agu_err_invalid_addr_space_any     = |i4_agu_err_invalid_addr_space && !i4_agu_instr_is_usetshmsz_valid;
  i4_agu_err_oor_addr_any               = |i4_agu_err_oor_addr && !i4_agu_instr_is_usetshmsz_valid;
  i4_agu_err_misaligned_addr_any        = |i4_agu_err_misaligned_addr && !i4_agu_instr_is_usetshmsz_valid;

    // Listed in order of priority when there are multiple errors
    // spyglass disable_block W226 W171 -- constant case select expression; case label is not constant
    case (1'b1)
        i4_agu_err_illegal_instr_encoding_any:     i4_agu_error = 6'd9 ;
        i4_agu_err_cta_not_present_any:            i4_agu_error = 6'd34 ;
        i4_agu_err_illegal_instr_param_any:        i4_agu_error = 6'd11 ;
        i4_agu_err_invalid_addr_space_any:         i4_agu_error = 6'd16 ;
        i4_agu_err_oor_addr_any:                   i4_agu_error = 6'd14 ;
        i4_agu_err_misaligned_addr_any:            i4_agu_error = 6'd15 ;
        default:                                   i4_agu_error = 6'd0 ;
    endcase
    // spyglass enable_block W226 W171

    // ignore agu errors for CCTL/CCTLL
    i4_error_valid = (i4_agu_valid || i4_agu_instr_is_usetshmsz_valid) && !i4_instr_agu__instr_is_cctl_cctll &&
                     (i4_agu_error != 6'd0 );
    i4_error_multiple = (
        i4_agu_err_illegal_instr_encoding_any      && (i4_agu_error != 6'd9 ) ||
        i4_agu_err_cta_not_present_any             && (i4_agu_error != 6'd34 ) ||
        i4_agu_err_illegal_instr_param_any         && (i4_agu_error != 6'd11 ) ||
        i4_agu_err_invalid_addr_space_any          && (i4_agu_error != 6'd16 ) ||
        i4_agu_err_oor_addr_any                    && (i4_agu_error != 6'd14 ) ||
        i4_agu_err_misaligned_addr_any             && (i4_agu_error != 6'd15 )
    );
//| &End;
end

//| &Always;
//| _com_22
always_comb begin
    casez (i4_agu_err_valid)
    //| &PerlBeg;
    //| for ($i = 0; $i < 32; $i++) {
    //|   $width = 32;
    //|   $sel_str = "?" x ($width-$i-1) . "1" . "0" x $i;
    //|   $shift_str = "1" x ($width-$i) . "0" x $i;
    //|   vprinti qq@
    //|   | ${width}'b${sel_str} : begin 
    //|   |            i4_agu_error_addr      = i4_thread${i}_agu_error_addr;
    //|   |            i4_agu_error_addr_type = i4_thread${i}_agu_error_addr_type;
    //|   | end
    //|   |@
    //| }
    //| &PerlEnd;
    32'b???????????????????????????????1 : begin 
               i4_agu_error_addr      = i4_thread0_agu_error_addr;
               i4_agu_error_addr_type = i4_thread0_agu_error_addr_type;
    end

    32'b??????????????????????????????10 : begin 
               i4_agu_error_addr      = i4_thread1_agu_error_addr;
               i4_agu_error_addr_type = i4_thread1_agu_error_addr_type;
    end

    32'b?????????????????????????????100 : begin 
               i4_agu_error_addr      = i4_thread2_agu_error_addr;
               i4_agu_error_addr_type = i4_thread2_agu_error_addr_type;
    end

    32'b????????????????????????????1000 : begin 
               i4_agu_error_addr      = i4_thread3_agu_error_addr;
               i4_agu_error_addr_type = i4_thread3_agu_error_addr_type;
    end

    32'b???????????????????????????10000 : begin 
               i4_agu_error_addr      = i4_thread4_agu_error_addr;
               i4_agu_error_addr_type = i4_thread4_agu_error_addr_type;
    end

    32'b??????????????????????????100000 : begin 
               i4_agu_error_addr      = i4_thread5_agu_error_addr;
               i4_agu_error_addr_type = i4_thread5_agu_error_addr_type;
    end

    32'b?????????????????????????1000000 : begin 
               i4_agu_error_addr      = i4_thread6_agu_error_addr;
               i4_agu_error_addr_type = i4_thread6_agu_error_addr_type;
    end

    32'b????????????????????????10000000 : begin 
               i4_agu_error_addr      = i4_thread7_agu_error_addr;
               i4_agu_error_addr_type = i4_thread7_agu_error_addr_type;
    end

    32'b???????????????????????100000000 : begin 
               i4_agu_error_addr      = i4_thread8_agu_error_addr;
               i4_agu_error_addr_type = i4_thread8_agu_error_addr_type;
    end

    32'b??????????????????????1000000000 : begin 
               i4_agu_error_addr      = i4_thread9_agu_error_addr;
               i4_agu_error_addr_type = i4_thread9_agu_error_addr_type;
    end

    32'b?????????????????????10000000000 : begin 
               i4_agu_error_addr      = i4_thread10_agu_error_addr;
               i4_agu_error_addr_type = i4_thread10_agu_error_addr_type;
    end

    32'b????????????????????100000000000 : begin 
               i4_agu_error_addr      = i4_thread11_agu_error_addr;
               i4_agu_error_addr_type = i4_thread11_agu_error_addr_type;
    end

    32'b???????????????????1000000000000 : begin 
               i4_agu_error_addr      = i4_thread12_agu_error_addr;
               i4_agu_error_addr_type = i4_thread12_agu_error_addr_type;
    end

    32'b??????????????????10000000000000 : begin 
               i4_agu_error_addr      = i4_thread13_agu_error_addr;
               i4_agu_error_addr_type = i4_thread13_agu_error_addr_type;
    end

    32'b?????????????????100000000000000 : begin 
               i4_agu_error_addr      = i4_thread14_agu_error_addr;
               i4_agu_error_addr_type = i4_thread14_agu_error_addr_type;
    end

    32'b????????????????1000000000000000 : begin 
               i4_agu_error_addr      = i4_thread15_agu_error_addr;
               i4_agu_error_addr_type = i4_thread15_agu_error_addr_type;
    end

    32'b???????????????10000000000000000 : begin 
               i4_agu_error_addr      = i4_thread16_agu_error_addr;
               i4_agu_error_addr_type = i4_thread16_agu_error_addr_type;
    end

    32'b??????????????100000000000000000 : begin 
               i4_agu_error_addr      = i4_thread17_agu_error_addr;
               i4_agu_error_addr_type = i4_thread17_agu_error_addr_type;
    end

    32'b?????????????1000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread18_agu_error_addr;
               i4_agu_error_addr_type = i4_thread18_agu_error_addr_type;
    end

    32'b????????????10000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread19_agu_error_addr;
               i4_agu_error_addr_type = i4_thread19_agu_error_addr_type;
    end

    32'b???????????100000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread20_agu_error_addr;
               i4_agu_error_addr_type = i4_thread20_agu_error_addr_type;
    end

    32'b??????????1000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread21_agu_error_addr;
               i4_agu_error_addr_type = i4_thread21_agu_error_addr_type;
    end

    32'b?????????10000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread22_agu_error_addr;
               i4_agu_error_addr_type = i4_thread22_agu_error_addr_type;
    end

    32'b????????100000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread23_agu_error_addr;
               i4_agu_error_addr_type = i4_thread23_agu_error_addr_type;
    end

    32'b???????1000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread24_agu_error_addr;
               i4_agu_error_addr_type = i4_thread24_agu_error_addr_type;
    end

    32'b??????10000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread25_agu_error_addr;
               i4_agu_error_addr_type = i4_thread25_agu_error_addr_type;
    end

    32'b?????100000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread26_agu_error_addr;
               i4_agu_error_addr_type = i4_thread26_agu_error_addr_type;
    end

    32'b????1000000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread27_agu_error_addr;
               i4_agu_error_addr_type = i4_thread27_agu_error_addr_type;
    end

    32'b???10000000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread28_agu_error_addr;
               i4_agu_error_addr_type = i4_thread28_agu_error_addr_type;
    end

    32'b??100000000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread29_agu_error_addr;
               i4_agu_error_addr_type = i4_thread29_agu_error_addr_type;
    end

    32'b?1000000000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread30_agu_error_addr;
               i4_agu_error_addr_type = i4_thread30_agu_error_addr_type;
    end

    32'b10000000000000000000000000000000 : begin 
               i4_agu_error_addr      = i4_thread31_agu_error_addr;
               i4_agu_error_addr_type = i4_thread31_agu_error_addr_type;
    end

    32'b0 : begin
                    i4_agu_error_addr      = 0;
                    i4_agu_error_addr_type = 0;
    end
    //| ::casedefault i4_agu_error_addr  i4_agu_error_addr_type;
    //VCS coverage off
    `ifdef SIMULATION_ONLY
    `define sv_x_or_0  'x
    `else
    `define sv_x_or_0  '0
    `endif
    default : begin 
                i4_agu_error_addr = `sv_x_or_0;
                i4_agu_error_addr_type = `sv_x_or_0;
              end
    //VCS coverage on
    endcase

    i4_issue_ldgsts_bypass_zfill_ldg_is_aligned = i4_agu_valid && 
                                                  &i4_ldgsts_bypass_zfill_ldg_is_aligned;
//| &End;
end

//| &Always posedge;
//| _seq_15
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    agu2esr_valid <= '0;
  end else begin
   agu2esr_valid <= i4_error_valid;
//| &End;
  end
end

//| &Always posedge;
//| _seq_16
always_ff @(posedge gpcclk) begin
    if(i4_error_valid) begin
        agu2esr_error       <= i4_agu_error;
        agu2esr_warp_id     <= {i4_instr__warp_id, i4_instr__subpart_id};
        agu2esr_veid        <= i4_instr__veid[5:0];
        agu2esr_instr_pc    <= i4_instr__instr_pc[52:0];
        agu2esr_multiple    <= i4_error_multiple;
        agu2esr_addr_type   <= i4_agu_error_addr_type;
        agu2esr_addr        <= i4_agu_error_addr;
    end
//| &End;
end


// PKT_PACK_WIRE( warp_esr_report_full ,  agu2esr_ ,  agu2esr_pd )
assign       agu2esr_pd[5:0] =     agu2esr_error[5:0];
assign       agu2esr_pd[10:6] =     agu2esr_warp_id[4:0];
assign       agu2esr_pd[16:11] =     agu2esr_veid[5:0];
assign       agu2esr_pd[69:17] =     agu2esr_instr_pc[52:0];
assign       agu2esr_pd[70] =     agu2esr_multiple ;
assign       agu2esr_pd[75:71] =     agu2esr_addr_type[4:0];
assign       agu2esr_pd[139:76] =     agu2esr_addr[63:0];

//| &Force output agu2esr_valid;

// Begin: These three seem redundant - writted differently in 
//    ::testpoint -name "MIOP: HWW_WARP_ESR AGU invalid_addr_space"
//    ::testpoint -name "MIOP: HWW_WARP_ESR AGU oor_addr"
//    ::testpoint -name "MIOP: HWW_WARP_ESR AGU misaligned_addr"

//| ::testpoint -name "HWW_WARP_ESR AGU invalid_addr_space"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0);
// TESTPOINT PREFIX START
`ifndef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
  `ifdef COVER
    `define COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
  `elsif TP_UNIT__SM // !COVER, Enable all testpoints for unit SM 
    `define COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
  `elsif TP_MODULE__NV_GR_SM_MIOP_agu // !COVER, !UNIT, Enable all testpoints for module NV_GR_SM_MIOP_agu
    `define COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
  `endif
`endif

//| &Force internal /^testpoint_/;
// TESTPOINT PREFIX END

// TESTPOINT STAGE0 START
// TESTPOINT ATTACHING DEFAULT STAGE1
    //| &Attach -key EndModulePrepend ::testpoint -stage1 \"<DEFAULT>\" \; ;
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "HWW_WARP_ESR AGU oor_addr"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0);
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_oor_addr // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "HWW_WARP_ESR AGU misaligned_addr"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0);
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_misaligned_addr // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

// End: These three seem redundant

//| ::testpoint -name "HWW_WARP_ESR AGU invalid_addr_space masking"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0) && !esr2sm_report_mask_pd[9:9];
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "HWW_WARP_ESR AGU oor_addr masking"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0) && !esr2sm_report_mask_pd[7:7];
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_masking_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "HWW_WARP_ESR AGU misaligned_addr masking"
//|     i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0) && !esr2sm_report_mask_pd[8:8];
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_masking_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

////////////////////////////////////////////////////////////////////////////
// ECO donors
////////////////////////////////////////////////////////////////////////////
//| ::ecodonors gpcclk {i4_agu_valid,i4_is_for_shm_agu};

// ecodonor ecodonor0_gpcclk(.clk(gpcclk), .in({i4_agu_valid,i4_is_for_shm_agu}), .out());


////////////////////////////////////////////////////////////////////////////
// Debug Tags
////////////////////////////////////////////////////////////////////////////
// Moving this outside of the DEBUG_TAG code to sink other debug only signals
assign i3_agu_input_data_extended_DBG_valid = i3_agu_data_ext_valid;

// Non-debug-tag, keep the signal inside
//| &Force internal i3_agu_input_data_extended_DBG_valid;

///////////////////////////////////////////////////////////////////////////
// Assert (for stimulus generator debug) to catch oor
///////////////////////////////////////////////////////////////////////////
// `ifndef SYNTHESIS
//   assign ASSERT_addr_oor_enable = $test$plusargs("assert_on_agu_oor");
//   assign ASSERT_addr_misalign_enable = $test$plusargs("assert_on_agu_misalign");
// `else
//   assign ASSERT_addr_oor_enable = 1'b0;
//   assign ASSERT_addr_misalign_enable = 1'b0;
// `endif

assign ASSERT_illegal_instr_encoding      = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_illegal_instr_encoding);
assign ASSERT_cta_not_present             = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_cta_not_present);
assign ASSERT_illegal_instr_param         = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_illegal_instr_param);
assign ASSERT_invalid_addr_space          = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_invalid_addr_space);
assign ASSERT_oor_addr                    = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_oor);
assign ASSERT_misaligned_addr             = |(i4_agu_active_mask & i4_instr_agu__pnzero & i4_is_misaligned);

//| ::assert never "AGU ERROR: ILLEGAL_INSTR_ENCODING   (Debug mode: assert_on_agu_oor is enabled)" ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_illegal_instr_encoding;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: ILLEGAL_INSTR_ENCODING   (Debug mode: assert_on_agu_oor is enabled)")      zzz_assert_never_4x (gpcclk, `ASSERT_RESET, ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_illegal_instr_encoding); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
//| ::assert never "AGU ERROR: CTA_NOT_PRESENT          (Debug mode: assert_on_agu_oor is enabled)" ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_cta_not_present;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: CTA_NOT_PRESENT          (Debug mode: assert_on_agu_oor is enabled)")      zzz_assert_never_5x (gpcclk, `ASSERT_RESET, ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_cta_not_present); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
//| ::assert never "AGU ERROR: ILLEGAL_INSTR_PARAM      (Debug mode: assert_on_agu_oor is enabled)" ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_illegal_instr_param;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: ILLEGAL_INSTR_PARAM      (Debug mode: assert_on_agu_oor is enabled)")      zzz_assert_never_6x (gpcclk, `ASSERT_RESET, ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_illegal_instr_param); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
//| ::assert never "AGU ERROR: INVALID_ADDR_SPACE       (Debug mode: assert_on_agu_oor is enabled)" ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_invalid_addr_space;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: INVALID_ADDR_SPACE       (Debug mode: assert_on_agu_oor is enabled)")      zzz_assert_never_7x (gpcclk, `ASSERT_RESET, ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_invalid_addr_space); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
//| ::assert never "AGU ERROR: OOR_ADDR                 (Debug mode: assert_on_agu_oor is enabled)" ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_oor_addr;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: OOR_ADDR                 (Debug mode: assert_on_agu_oor is enabled)")      zzz_assert_never_8x (gpcclk, `ASSERT_RESET, ASSERT_addr_oor_enable && i4_agu_valid && ASSERT_oor_addr); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
//| ::assert never "AGU ERROR: MISALIGNED_ADDR          (Debug mode: assert_on_agu_misalign is enabled)" ASSERT_addr_misalign_enable && i4_agu_valid && ASSERT_misaligned_addr;
`ifndef SPYGLASS_ASSERT_ON
// spyglass disable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON
`ifdef ASSERT_ON
`ifdef FV_ASSERT_ON
`define ASSERT_RESET reset_
`else
`ifdef SYNTHESIS
`define ASSERT_RESET reset_
`else
`ifdef ASSERT_OFF_RESET_IS_X
`define ASSERT_RESET ((1'bx === reset_) ? 1'b0 : reset_)
`else
`define ASSERT_RESET ((1'bx === reset_) ? 1'b1 : reset_)
`endif // ASSERT_OFF_RESET_IS_X
`endif // SYNTHESIS
`endif // FV_ASSERT_ON
  // VCS coverage off
  // spyglass disable_block NamedAssoc
  nv_assert_never #(0,0,"AGU ERROR: MISALIGNED_ADDR          (Debug mode: assert_on_agu_misalign is enabled)")      zzz_assert_never_9x (gpcclk, `ASSERT_RESET, ASSERT_addr_misalign_enable && i4_agu_valid && ASSERT_misaligned_addr); // spyglass disable W504 SelfDeterminedExpr-ML 
  // spyglass enable_block NamedAssoc
  // VCS coverage on
`undef ASSERT_RESET
`endif // ASSERT_ON
`ifndef SPYGLASS_ASSERT_ON
// spyglass enable_block NoWidthInBasedNum-ML STARC05-2.10.3.2a STARC05-2.1.3.1 W116 W239 W362 W576 W339a SYNTH_5058
`endif // SPYGLASS_ASSERT_ON

///////////////////////////////////////////////////////////////////////////
// Testpoints
///////////////////////////////////////////////////////////////////////////

//| &Force internal TP.*;

//| &Force input TP_i4_hw_managed_lmembase; 
//used in AGU_thread
//| &Force input TP_i4_vSMID;               
//used in AGU_thread


//| &Always posedge;
//| _seq_17
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    i4_instr_agu__instr_is_ld <= '0;
    i4_instr_agu__instr_is_ldgmc <= '0;
    i4_instr_agu__instr_is_ustgr <= '0;
    i4_instr_agu__instr_is_uredgr <= '0;
    i4_instr_agu__instr_is_lds <= '0;
    i4_instr_agu__instr_is_st <= '0;
    i4_instr_agu__instr_is_sts <= '0;
    i4_instr_agu__instr_is_stsm <= '0;
    i4_instr_agu__instr_is_ldsm <= '0;
    i4_instr_agu__instr_is_atomg <= '0;
    i4_instr_agu__instr_is_redg <= '0;
    i4_instr_agu__instr_is_atoms <= '0;
    TP_i4_instr_agu__shader_type <= '0;
    TP_i4_instr_agu__opcode_flavor <= '0;
  end else begin
  i4_instr_agu__instr_is_ld     <= i3_agu_valid && i3_instr_agu__instr_is_ld;
  i4_instr_agu__instr_is_ldgmc  <= i3_agu_valid && i3_instr_agu__instr_is_ldgmc;
  i4_instr_agu__instr_is_ustgr  <= i3_agu_valid && i3_instr_agu__instr_is_ustgr;
  i4_instr_agu__instr_is_uredgr <= i3_agu_valid && i3_instr_agu__instr_is_uredgr;
  i4_instr_agu__instr_is_lds    <= i3_agu_valid && i3_instr_agu__instr_is_lds;
  i4_instr_agu__instr_is_st     <= i3_agu_valid && i3_instr_agu__instr_is_st;
  i4_instr_agu__instr_is_sts    <= i3_agu_valid && i3_instr_agu__instr_is_sts;
  i4_instr_agu__instr_is_stsm   <= i3_agu_valid && i3_instr_agu__instr_is_stsm;
  i4_instr_agu__instr_is_ldsm   <= i3_agu_valid && i3_instr_agu__instr_is_ldsm;

  i4_instr_agu__instr_is_atomg  <= i3_agu_valid && i3_instr_agu__instr_is_atomg;
  i4_instr_agu__instr_is_redg   <= i3_agu_valid && i3_instr_agu__instr_is_red;
  i4_instr_agu__instr_is_atoms  <= i3_agu_valid && i3_instr_agu__instr_is_atoms;

  TP_i4_instr_agu__shader_type   <= i3_instr_agu__shader_type;
  TP_i4_instr_agu__opcode_flavor <= i3_instr_agu__opcode_flavor;
//| &End;
  end
end

//| &Viva parser_off; 
   `ifndef DISABLE_TESTPOINTS
//| &Viva parser_on; 

//| &Always;
//| _com_23
always_comb begin
  TP_i4_instr_list = {i4_instr_agu__instr_is_atom, i4_instr_agu__instr_is_atoms, 
                      i4_instr_agu__instr_is_ld, i4_instr_agu__instr_is_lds, 
                      i4_instr_agu__instr_is_st, i4_instr_agu__instr_is_sts};

  TP_i4_error_list = {i4_agu_err_illegal_instr_encoding_any, i4_agu_err_invalid_addr_space_any, i4_agu_err_cta_not_present_any, i4_agu_err_illegal_instr_param_any, i4_agu_err_oor_addr_any, i4_agu_err_misaligned_addr_any};
//| &End;
end

//| ::testpoint -name "Opcode LDGMC OOR Address Check"
//|   [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_oor_addr_any]
//| ;
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_Opcode_LDGMC_OOR_Address_Check_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_Opcode_LDGMC_OOR_Address_Check // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "Opcode LDGMC ILLEGAL_ADDR_SPACE Address Check"
//|   [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_invalid_addr_space_any]
//| ;
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "Opcode LDGMC Misaligned Address Check"
//|   [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_misaligned_addr_any]
//| ;
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_Opcode_LDGMC_Misaligned_Address_Check_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_Opcode_LDGMC_Misaligned_Address_Check // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "MIOP: Multi source sm errors - DSMEM ops x various combinations"
//|   [i4_agu_valid] x
//|   [::list_of(TP_i4_instr_list, 1, 2, 4, 8, 16, 32)] x
//|   [::list_of(TP_i4_error_list, 0..31)],
//|   [i4_agu_valid] x
//|   [i4_instr_agu__instr_is_stas, i4_instr_agu__instr_is_redas] x
//|   [::list_of(TP_i4_error_list, 0..15, 32..63)]
//| ; 
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
  
//| &Always;
//| _com_24
always_comb begin
  TP_e0_instr_shm_mios__warp_id_d     = e0_instr_shm_mios__warp_id_d[2:0];
  TP_e0_instr_shm_mios__subpart_id_d  = e0_instr_shm_mios__subpart_id_d[1:0];
  TP_e0_reconfig_size_d = e0_reconfig_size_d[11:0];

  TP_new_and_old_reconfig_size_diff = TP_i4_agu_valid_once && sip2bl_shm_we_d &&
                              (TP_i4_instr__warp_id_d == TP_e0_instr_shm_mios__warp_id_d) && (TP_i4_instr__subpart_id_d == TP_e0_instr_shm_mios__subpart_id_d) && 
                              (TP_i4_sharedsz_d != TP_e0_reconfig_size_d);
//| &End;
end

//| &Always posedge;
//| _seq_18
always_ff @(posedge gpcclk) begin
  if (!reset_) begin
    TP_i4_agu_valid_once <= '0;
    TP_new_and_old_reconfig_size_diff_d <= '0;
    TP_i4_instr__warp_id_d <= '0;
    TP_i4_instr__subpart_id_d <= '0;
    TP_i4_sharedsz_d <= '0;
  end else begin
  if (i4_agu_valid) begin
    TP_i4_agu_valid_once      <= i4_agu_valid; // Once set, remains set
  end
  if (TP_new_and_old_reconfig_size_diff) begin
    TP_new_and_old_reconfig_size_diff_d <= TP_new_and_old_reconfig_size_diff;
  end
  // Update with every agu_valid
  if (i4_agu_valid) begin
    TP_i4_instr__warp_id_d    <= i4_instr__warp_id;
    TP_i4_instr__subpart_id_d <= i4_instr__subpart_id; 
    TP_i4_sharedsz_d          <= i4_sharedsz;
  end
//| &End;
  end
end

//| ::testpoint -name "MIOP: USETSHMSZ followed by different ops to available smem in AGU pipe"
//|   [i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d &&
//|    (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)] x 
//|   [::list_of(TP_i4_instr_list, 1, 2, 4, 8, 16, 32)] x
//|   [::list_of(i4_is_gpc_cga, 0, 1)];
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "MIOP: USETSHMSZ hitting ILLEGAL_INSTR_PARAM error"
//|   [i4_agu_err_usetshmsz_oor] x
//|   [::list_of(shm_config_dm_size, 4'd1 
//|                                , 4'd2 
//|                                , 4'd3 
//|                                , 4'd7 
//|                                , 4'd4 
//|                                , 4'd6 
//|                                , 4'd8 
//|                                , 4'd9 
//|                                , 4'd10 
//|                                , 4'd11 
//|                                , 4'd12 
//|             )
//|   ];
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU illegal_instr_encoding"
//|     agu2esr_valid && (agu2esr_error == 6'd9 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU cta_not_present"
//|     agu2esr_valid && (agu2esr_error == 6'd34 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU illegal_instr_param"
//|     agu2esr_valid && (agu2esr_error == 6'd11 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU invalid_addr_space"
//|     agu2esr_valid && (agu2esr_error == 6'd16 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU oor_addr"
//|     agu2esr_valid && (agu2esr_error == 6'd14 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_oor_addr_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU misaligned_addr"
//|     agu2esr_valid && (agu2esr_error == 6'd15 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_SHARED_OVERFLOW_ADDR"
//|     agu2esr_valid && (agu2esr_addr_type == 5'd12 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_CGA_OVERFLOW_ADDR"
//|     agu2esr_valid && (agu2esr_addr_type == 5'd14 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE MISALIGNED_ADDR"
//|     agu2esr_valid && (agu2esr_addr_type == 5'd13 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END
//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE NONE"
//|     agu2esr_valid && (agu2esr_addr_type == 5'd0 );
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

   //| ::testpoint -name "SMM_MIOP (AGU): Error for various instruction types"
   //|             -clk  gpcclk
   //|             [(i4_agu_valid==1)] x
   //|             [::list_of(i4_instr_agu__instr_type, 4'd0 )] x 
   //|             [(i4_agu_err_oor_addr==0) && (i4_agu_err_misaligned_addr==1),
   //|              (i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==0),
   //|              (i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==1)];
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END

//       PQ release happens for all Generic flavours [Mixed, Only LG, Only Shared]
   //| ::testpoint -name "PQ : PQ rel for Generic Instructions                           "
   //|             -clk  gpcclk
   //|             [i5_agu_valid && i5_instr_lg__pq_addr_valid0] X
   //|             [::list_of(i5_agu_has_shared_threads, 0, 1)] X
   //|             [::list_of(i5_agu_has_lg_threads, 0, 1)];
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_PQ___PQ_rel_for_Generic_Instructions // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END

//     Identify [No uniformity, XOR1,XOR2] pattern in each quad (8)
   //| ::testpoint -name "AGU : Uniformity Check "
   //|             -clk  gpcclk
   //|             [i3_agu_valid] X [::list_of(i3_q0_is_xor_1, 0, 1)] X [::list_of(i3_q0_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q1_is_xor_1, 0, 1)] X [::list_of(i3_q1_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q2_is_xor_1, 0, 1)] X [::list_of(i3_q2_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q3_is_xor_1, 0, 1)] X [::list_of(i3_q3_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q4_is_xor_1, 0, 1)] X [::list_of(i3_q4_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q5_is_xor_1, 0, 1)] X [::list_of(i3_q5_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q6_is_xor_1, 0, 1)] X [::list_of(i3_q6_is_xor_2, 0, 1)] ,
   //|             [i3_agu_valid] X [::list_of(i3_q7_is_xor_1, 0, 1)] X [::list_of(i3_q7_is_xor_2, 0, 1)] ;
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_AGU___Uniformity_Check__0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_AGU___Uniformity_Check // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END

//   [LD|ST,ATOM,RED] x [compute warp] 
// x [vSMID = [0... NUM_TPCS(one hot cases)(6)]
// x [LG, LS, GS, LGS amongst all threads of one instruction]"

//| &Always;
//| _com_25
always_comb begin
//| &PerlBeg;
//|   for($i=0; $i<32; $i++) { vprinti qq@
//|     |  TP_i4_isL[$i] = (i4_miop2l1data_addr__addr${i}_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr${i}_pd[57:57];
//|     |  TP_i4_isG[$i] = (i4_miop2l1data_addr__addr${i}_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr${i}_pd[57:57];
//|     |  TP_i4_isS[$i] = (i4_miop2l1data_addr__addr${i}_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );
//|     |@;
//|   }
//| &PerlEnd;
 TP_i4_isL[0] = (i4_miop2l1data_addr__addr0_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr0_pd[57:57];
 TP_i4_isG[0] = (i4_miop2l1data_addr__addr0_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr0_pd[57:57];
 TP_i4_isS[0] = (i4_miop2l1data_addr__addr0_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[1] = (i4_miop2l1data_addr__addr1_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr1_pd[57:57];
 TP_i4_isG[1] = (i4_miop2l1data_addr__addr1_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr1_pd[57:57];
 TP_i4_isS[1] = (i4_miop2l1data_addr__addr1_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[2] = (i4_miop2l1data_addr__addr2_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr2_pd[57:57];
 TP_i4_isG[2] = (i4_miop2l1data_addr__addr2_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr2_pd[57:57];
 TP_i4_isS[2] = (i4_miop2l1data_addr__addr2_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[3] = (i4_miop2l1data_addr__addr3_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr3_pd[57:57];
 TP_i4_isG[3] = (i4_miop2l1data_addr__addr3_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr3_pd[57:57];
 TP_i4_isS[3] = (i4_miop2l1data_addr__addr3_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[4] = (i4_miop2l1data_addr__addr4_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr4_pd[57:57];
 TP_i4_isG[4] = (i4_miop2l1data_addr__addr4_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr4_pd[57:57];
 TP_i4_isS[4] = (i4_miop2l1data_addr__addr4_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[5] = (i4_miop2l1data_addr__addr5_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr5_pd[57:57];
 TP_i4_isG[5] = (i4_miop2l1data_addr__addr5_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr5_pd[57:57];
 TP_i4_isS[5] = (i4_miop2l1data_addr__addr5_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[6] = (i4_miop2l1data_addr__addr6_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr6_pd[57:57];
 TP_i4_isG[6] = (i4_miop2l1data_addr__addr6_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr6_pd[57:57];
 TP_i4_isS[6] = (i4_miop2l1data_addr__addr6_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[7] = (i4_miop2l1data_addr__addr7_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr7_pd[57:57];
 TP_i4_isG[7] = (i4_miop2l1data_addr__addr7_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr7_pd[57:57];
 TP_i4_isS[7] = (i4_miop2l1data_addr__addr7_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[8] = (i4_miop2l1data_addr__addr8_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr8_pd[57:57];
 TP_i4_isG[8] = (i4_miop2l1data_addr__addr8_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr8_pd[57:57];
 TP_i4_isS[8] = (i4_miop2l1data_addr__addr8_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[9] = (i4_miop2l1data_addr__addr9_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr9_pd[57:57];
 TP_i4_isG[9] = (i4_miop2l1data_addr__addr9_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr9_pd[57:57];
 TP_i4_isS[9] = (i4_miop2l1data_addr__addr9_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[10] = (i4_miop2l1data_addr__addr10_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr10_pd[57:57];
 TP_i4_isG[10] = (i4_miop2l1data_addr__addr10_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr10_pd[57:57];
 TP_i4_isS[10] = (i4_miop2l1data_addr__addr10_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[11] = (i4_miop2l1data_addr__addr11_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr11_pd[57:57];
 TP_i4_isG[11] = (i4_miop2l1data_addr__addr11_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr11_pd[57:57];
 TP_i4_isS[11] = (i4_miop2l1data_addr__addr11_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[12] = (i4_miop2l1data_addr__addr12_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr12_pd[57:57];
 TP_i4_isG[12] = (i4_miop2l1data_addr__addr12_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr12_pd[57:57];
 TP_i4_isS[12] = (i4_miop2l1data_addr__addr12_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[13] = (i4_miop2l1data_addr__addr13_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr13_pd[57:57];
 TP_i4_isG[13] = (i4_miop2l1data_addr__addr13_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr13_pd[57:57];
 TP_i4_isS[13] = (i4_miop2l1data_addr__addr13_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[14] = (i4_miop2l1data_addr__addr14_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr14_pd[57:57];
 TP_i4_isG[14] = (i4_miop2l1data_addr__addr14_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr14_pd[57:57];
 TP_i4_isS[14] = (i4_miop2l1data_addr__addr14_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[15] = (i4_miop2l1data_addr__addr15_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr15_pd[57:57];
 TP_i4_isG[15] = (i4_miop2l1data_addr__addr15_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr15_pd[57:57];
 TP_i4_isS[15] = (i4_miop2l1data_addr__addr15_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[16] = (i4_miop2l1data_addr__addr16_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr16_pd[57:57];
 TP_i4_isG[16] = (i4_miop2l1data_addr__addr16_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr16_pd[57:57];
 TP_i4_isS[16] = (i4_miop2l1data_addr__addr16_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[17] = (i4_miop2l1data_addr__addr17_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr17_pd[57:57];
 TP_i4_isG[17] = (i4_miop2l1data_addr__addr17_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr17_pd[57:57];
 TP_i4_isS[17] = (i4_miop2l1data_addr__addr17_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[18] = (i4_miop2l1data_addr__addr18_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr18_pd[57:57];
 TP_i4_isG[18] = (i4_miop2l1data_addr__addr18_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr18_pd[57:57];
 TP_i4_isS[18] = (i4_miop2l1data_addr__addr18_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[19] = (i4_miop2l1data_addr__addr19_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr19_pd[57:57];
 TP_i4_isG[19] = (i4_miop2l1data_addr__addr19_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr19_pd[57:57];
 TP_i4_isS[19] = (i4_miop2l1data_addr__addr19_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[20] = (i4_miop2l1data_addr__addr20_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr20_pd[57:57];
 TP_i4_isG[20] = (i4_miop2l1data_addr__addr20_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr20_pd[57:57];
 TP_i4_isS[20] = (i4_miop2l1data_addr__addr20_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[21] = (i4_miop2l1data_addr__addr21_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr21_pd[57:57];
 TP_i4_isG[21] = (i4_miop2l1data_addr__addr21_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr21_pd[57:57];
 TP_i4_isS[21] = (i4_miop2l1data_addr__addr21_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[22] = (i4_miop2l1data_addr__addr22_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr22_pd[57:57];
 TP_i4_isG[22] = (i4_miop2l1data_addr__addr22_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr22_pd[57:57];
 TP_i4_isS[22] = (i4_miop2l1data_addr__addr22_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[23] = (i4_miop2l1data_addr__addr23_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr23_pd[57:57];
 TP_i4_isG[23] = (i4_miop2l1data_addr__addr23_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr23_pd[57:57];
 TP_i4_isS[23] = (i4_miop2l1data_addr__addr23_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[24] = (i4_miop2l1data_addr__addr24_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr24_pd[57:57];
 TP_i4_isG[24] = (i4_miop2l1data_addr__addr24_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr24_pd[57:57];
 TP_i4_isS[24] = (i4_miop2l1data_addr__addr24_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[25] = (i4_miop2l1data_addr__addr25_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr25_pd[57:57];
 TP_i4_isG[25] = (i4_miop2l1data_addr__addr25_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr25_pd[57:57];
 TP_i4_isS[25] = (i4_miop2l1data_addr__addr25_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[26] = (i4_miop2l1data_addr__addr26_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr26_pd[57:57];
 TP_i4_isG[26] = (i4_miop2l1data_addr__addr26_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr26_pd[57:57];
 TP_i4_isS[26] = (i4_miop2l1data_addr__addr26_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[27] = (i4_miop2l1data_addr__addr27_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr27_pd[57:57];
 TP_i4_isG[27] = (i4_miop2l1data_addr__addr27_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr27_pd[57:57];
 TP_i4_isS[27] = (i4_miop2l1data_addr__addr27_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[28] = (i4_miop2l1data_addr__addr28_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr28_pd[57:57];
 TP_i4_isG[28] = (i4_miop2l1data_addr__addr28_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr28_pd[57:57];
 TP_i4_isS[28] = (i4_miop2l1data_addr__addr28_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[29] = (i4_miop2l1data_addr__addr29_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr29_pd[57:57];
 TP_i4_isG[29] = (i4_miop2l1data_addr__addr29_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr29_pd[57:57];
 TP_i4_isS[29] = (i4_miop2l1data_addr__addr29_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[30] = (i4_miop2l1data_addr__addr30_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr30_pd[57:57];
 TP_i4_isG[30] = (i4_miop2l1data_addr__addr30_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr30_pd[57:57];
 TP_i4_isS[30] = (i4_miop2l1data_addr__addr30_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

 TP_i4_isL[31] = (i4_miop2l1data_addr__addr31_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) &&  i4_miop2l1data_addr__addr31_pd[57:57];
 TP_i4_isG[31] = (i4_miop2l1data_addr__addr31_pd[60:60] == 1'd0  /* PKT_miop2l1data_addr_per_thread_pkt_lg_thread_pkt_ID  */ ) && !i4_miop2l1data_addr__addr31_pd[57:57];
 TP_i4_isS[31] = (i4_miop2l1data_addr__addr31_pd[60:60] == 1'd1  /* PKT_miop2l1data_addr_per_thread_pkt_shared_thread_pkt_ID  */ );

  TP_i4_has_L = |(i4_agu_active_mask & TP_i4_isL);
  TP_i4_has_G = |(i4_agu_active_mask & TP_i4_isG);
  TP_i4_has_S = |(i4_agu_active_mask & TP_i4_isS);
//| &End;
end
   //| ::testpoint -name "GENERIC: Local/Shared/Global access for compute for all warpIDs in one instruction"
   //|             -clk  gpcclk
   //|             [i4_agu_valid] X
   //|             [(i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom,
   //|              i4_instr_agu__instr_is_red, i4_instr_agu__instr_is_atom] X
   //|             [TP_i4_instr_agu__shader_type == 3'd6 ] X
   //|             [::list_of(TP_i4_vSMID[::range(7 +1)], 1,2,4,8,16,32)] X
   //|             [ TP_i4_has_L &&  TP_i4_has_G && !TP_i4_has_S,
   //|               TP_i4_has_L && !TP_i4_has_G &&  TP_i4_has_S,
   //|              !TP_i4_has_L &&  TP_i4_has_G &&  TP_i4_has_S,
   //|               TP_i4_has_L &&  TP_i4_has_G &&  TP_i4_has_S];
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END


// OOR and misaligned errors for LDGSTS
//  '[LDGSTS.ACCESS|LDGSTS.BYPASS] x [all threads | not all threads] x [Pnz!=0 | PnZ=0]'
//| &Always;
//| _com_26
always_comb begin
  TP_all_active_threads_pnz0        = (i4_agu_active_mask & ~i4_instr_agu__pnzero) == i4_agu_active_mask;
  TP_all_active_threads_pnz1        = (i4_agu_active_mask & i4_instr_agu__pnzero)  == i4_agu_active_mask;
  TP_all_active_threads_oor         = (i4_agu_active_mask & i4_is_oor)             == i4_agu_active_mask;
  TP_all_active_threads_misaligned  = (i4_agu_active_mask & i4_is_misaligned)      == i4_agu_active_mask;

  TP_no_active_threads_pnz0         = (i4_agu_active_mask & ~i4_instr_agu__pnzero)    == 0;
  TP_no_active_threads_pnz1         = (i4_agu_active_mask & i4_instr_agu__pnzero)     == 0;
  TP_no_active_threads_oor          = (i4_agu_active_mask & i4_is_oor)                == 0;
  TP_no_active_threads_misaligned   = (i4_agu_active_mask & i4_is_misaligned)         == 0;
  TP_no_active_threads_invalid_as   = (i4_agu_active_mask & i4_is_invalid_addr_space) == 0;

  TP_some_active_threads_pnz0       = !TP_no_active_threads_pnz0       && ((i4_agu_active_mask & ~i4_instr_agu__pnzero) != i4_agu_active_mask);
  TP_some_active_threads_pnz1       = !TP_no_active_threads_pnz1       && ((i4_agu_active_mask & i4_instr_agu__pnzero)  != i4_agu_active_mask);
  TP_some_active_threads_oor        = !TP_no_active_threads_oor        && ((i4_agu_active_mask & i4_is_oor)             != i4_agu_active_mask);
  TP_some_active_threads_misaligned = !TP_no_active_threads_misaligned && ((i4_agu_active_mask & i4_is_misaligned)      != i4_agu_active_mask);
//| &End;
end

   //| ::testpoint -name "SM_MIOP: Single CCTL.QFAULT instruction x Address Space x OOR"
   //|             -clk  gpcclk
   //|             [i4_agu_valid && i4_instr_agu__instr_is_cctl_qf] x
   //|             [TP_no_active_threads_oor,
   //|              TP_all_active_threads_oor,
   //|              TP_some_active_threads_oor && |TP_num_of_shared_threads && |TP_num_of_lg_threads && |TP_num_of_local_threads,
   //|              |TP_num_of_shared_threads,
   //|              |TP_num_of_lg_threads,
   //|              |TP_num_of_local_threads
   //|             ];
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END

   //| ::testpoint -name "SM_MIOP: LDG.256 X .Pnz"
   //|             -clk  gpcclk
   //|             [i4_agu_valid && i4_instr_agu__instr_is_ldg] x
   //|             [TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as] x
   //|             [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1, TP_some_active_threads_pnz0, TP_some_active_threads_pnz1];
   // TESTPOINT STAGE0 START
   `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
   ::testpoint -ifdef_ignore_check zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0;
   `endif

   `ifndef DISABLE_TESTPOINTS
       `ifndef COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
           `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
               `define COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
           `elsif TP_SM_SM_MIOP__LDG_256_X__Pnz // !COVER, !UNIT, !MODULE, Enable this specific testpoint
               `define COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
           `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
       `endif // !COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
       `ifdef COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
           `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
               `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
           `endif
       `endif // COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
   `endif // DISABLE_TESTPOINTS
   // TESTPOINT STAGE0 END

//    '[LDGSTS.ACCESS|LDGSTS.BYPASS] x [all active threads, one of the active threads]'
  //| ::testpoint -name "LDGSTS: OOR Shared Memory Address"
  //|              -clk  gpcclk
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_all_active_threads_pnz1 && TP_all_active_threads_oor],
  //| 
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_some_active_threads_pnz1 && TP_some_active_threads_oor];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_LDGSTS__OOR_Shared_Memory_Address // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//    '[LDGSTS.ACCESS|LDGSTS.BYPASS] x [all active threads, one of the active threads]'
  //| ::testpoint -name "LDGSTS: Misaligned Shared Memory Address"
  //|              -clk  gpcclk
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned],
  //| 
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_LDGSTS__Misaligned_Shared_Memory_Address // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//    '[LDGSTS.ACCESS|LDGSTS.BYPASS] x [all active threads, one of the active threads] x [Pnz!=0 | PnZ=0]'
  //| ::testpoint -name "LDGSTS: OOR Global Memory Address"
  //|              -clk  gpcclk
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1 && TP_all_active_threads_oor],
  //| 
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_some_active_threads_pnz0, TP_some_active_threads_pnz1 && TP_some_active_threads_oor];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_LDGSTS__OOR_Global_Memory_Address // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//    '[LDGSTS.ACCESS|LDGSTS.BYPASS] x [all active threads, one of the active threads] x [Pnz!=0 | PnZ=0]'
  //| ::testpoint -name "LDGSTS: Misaligned Global Memory Address"
  //|              -clk  gpcclk
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned],
  //| 
  //|              [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
  //|              [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
  //|              [TP_some_active_threads_pnz0, TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_LDGSTS__Misaligned_Global_Memory_Address // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//'Observe all the possible errors for the new ARRIVE instructions.
//[ATOM.E.ARRIVE|ATOM.E.POPC.INC|ATOMS.ARRIVE|ATOMS.POPC.INC|ARRIVES.LDGSTSBAR] x [{threads with OOR| threads with Misaligned_reg} = {1,1} | {2,2} | {4,4} | {8,8} | {32,0} | {0,32}]'
//| &Always;
//| _com_27
always_comb begin
  TP_num_of_oor_threads        = fun_bit_sum(i4_agu_active_mask & i4_is_oor);
  TP_num_of_misaligned_threads = fun_bit_sum(i4_agu_active_mask & i4_is_misaligned);
  TP_num_of_shared_threads     = fun_bit_sum(i4_agu_active_mask & ~i4_isLG);
  TP_num_of_lg_threads         = fun_bit_sum(i4_agu_active_mask &  i4_isLG);
  TP_num_of_local_threads      = fun_bit_sum(i4_agu_active_mask &  i4_isLocal);

  //| ::replicate 32 i4_is_unsupported_atom[$i] = i4_agu_active_mask[$i] && (i4_miop2l1data_addr__addr$i_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[0] = i4_agu_active_mask[0] && (i4_miop2l1data_addr__addr0_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[1] = i4_agu_active_mask[1] && (i4_miop2l1data_addr__addr1_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[2] = i4_agu_active_mask[2] && (i4_miop2l1data_addr__addr2_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[3] = i4_agu_active_mask[3] && (i4_miop2l1data_addr__addr3_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[4] = i4_agu_active_mask[4] && (i4_miop2l1data_addr__addr4_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[5] = i4_agu_active_mask[5] && (i4_miop2l1data_addr__addr5_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[6] = i4_agu_active_mask[6] && (i4_miop2l1data_addr__addr6_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[7] = i4_agu_active_mask[7] && (i4_miop2l1data_addr__addr7_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[8] = i4_agu_active_mask[8] && (i4_miop2l1data_addr__addr8_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[9] = i4_agu_active_mask[9] && (i4_miop2l1data_addr__addr9_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[10] = i4_agu_active_mask[10] && (i4_miop2l1data_addr__addr10_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[11] = i4_agu_active_mask[11] && (i4_miop2l1data_addr__addr11_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[12] = i4_agu_active_mask[12] && (i4_miop2l1data_addr__addr12_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[13] = i4_agu_active_mask[13] && (i4_miop2l1data_addr__addr13_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[14] = i4_agu_active_mask[14] && (i4_miop2l1data_addr__addr14_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[15] = i4_agu_active_mask[15] && (i4_miop2l1data_addr__addr15_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[16] = i4_agu_active_mask[16] && (i4_miop2l1data_addr__addr16_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[17] = i4_agu_active_mask[17] && (i4_miop2l1data_addr__addr17_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[18] = i4_agu_active_mask[18] && (i4_miop2l1data_addr__addr18_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[19] = i4_agu_active_mask[19] && (i4_miop2l1data_addr__addr19_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[20] = i4_agu_active_mask[20] && (i4_miop2l1data_addr__addr20_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[21] = i4_agu_active_mask[21] && (i4_miop2l1data_addr__addr21_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[22] = i4_agu_active_mask[22] && (i4_miop2l1data_addr__addr22_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[23] = i4_agu_active_mask[23] && (i4_miop2l1data_addr__addr23_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[24] = i4_agu_active_mask[24] && (i4_miop2l1data_addr__addr24_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[25] = i4_agu_active_mask[25] && (i4_miop2l1data_addr__addr25_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[26] = i4_agu_active_mask[26] && (i4_miop2l1data_addr__addr26_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[27] = i4_agu_active_mask[27] && (i4_miop2l1data_addr__addr27_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[28] = i4_agu_active_mask[28] && (i4_miop2l1data_addr__addr28_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[29] = i4_agu_active_mask[29] && (i4_miop2l1data_addr__addr29_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[30] = i4_agu_active_mask[30] && (i4_miop2l1data_addr__addr30_pd[20:19] == 2'd3 );
  i4_is_unsupported_atom[31] = i4_agu_active_mask[31] && (i4_miop2l1data_addr__addr31_pd[20:19] == 2'd3 );
  TP_num_of_unsupported_atom_threads = fun_bit_sum(i4_agu_active_mask & ~i4_isLG & i4_is_unsupported_atom);
  TP_num_of_active_threads = fun_bit_sum(i4_agu_active_mask);
//| &End;
end

  //| ::testpoint -name "MIOP: error coverage for ARRIVE instructions"
  //|              -clk  gpcclk
  //|              [i4_agu_valid==1] x
  //|              [i4_instr_agu__instr_is_atom  && (TP_i4_instr_agu__opcode_flavor== 4'd13 )
  //|              ,i4_instr_agu__instr_is_atom  && (TP_i4_instr_agu__opcode_flavor== 4'd14 )
  //|              ,i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )
  //|              ,i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )
  //|              ,i4_instr_agu__instr_is_arrives
  //|              ] x
  //|              [(TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)
  //|              ,(TP_num_of_oor_threads==0)                        && (TP_num_of_misaligned_threads==TP_num_of_active_threads)
  //|              ,(TP_num_of_oor_threads!=0)                        && (TP_num_of_misaligned_threads!=0)
  //|              ];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_MIOP__error_coverage_for_ARRIVE_instructions // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//'Observe the OOR error on all possible address spaces for the new ATOM ARRIVE/POPC instructions.
//[ATOM.E.ARRIVE|ATOM.E.POPC.INC] x [{active threads with OOR in barrier address = local,shared,global} = {1,1,1} | {2,2,2} | {4,4,4} | {8,8,8} | {32,0,0} | {0,32,0} | {0,0,32} ]'	14	0
  //| ::testpoint -name "MIOP: OOR/NON-OOR coverage for ATOM ARRIVE/POPC instructions with different address ranges"
  //|              -clk  gpcclk
  //|              [i4_agu_valid==1] x
  //|              [(i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )
  //|              ,(i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )
  //|              ] x
  //|              [(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0)                        && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==0)
  //|              ,(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==0)
  //|              ,(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0)                        && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)
  //|              ,(TP_num_of_shared_threads==0)                        && (TP_num_of_oor_threads==TP_num_of_active_threads)  && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==TP_num_of_active_threads)
  //|              ,(TP_num_of_shared_threads!=0)                        && (TP_num_of_oor_threads!=0)                        && (TP_num_of_unsupported_atom_threads!=0)                        && (TP_num_of_lg_threads!=0)
  //|              ];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

// [shader=CS] [opcode=LDSM] [NUM = {1,2}] [f3_active_mask = 0xFFFFFFFF] [{OOR addresses on threads > 16 for NUM = 2}, {OOR addresses on threads > 8 for NUM =1}]
// The rtl fix here was to disable the higher thread agu, so no oor will be generated.
// Adding this TP to just check that we do that

  //| ::testpoint -name "Opcode LDSM OOR Check"
  //|              -clk  gpcclk
  //|              [i3_agu_valid && i3_instr_agu__instr_is_ldsm] x 
  //|              [(i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0), 
  //|               (i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)];
  // TESTPOINT STAGE0 START
  `ifdef TESTPOINT_IFDEF_IGNORE_CHECK
  ::testpoint -ifdef_ignore_check zzz_testpoint_Opcode_LDSM_OOR_Check_0;
  `endif

  `ifndef DISABLE_TESTPOINTS
      `ifndef COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
          `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
              `define COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
          `elsif TP_SM_Opcode_LDSM_OOR_Check // !COVER, !UNIT, !MODULE, Enable this specific testpoint
              `define COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
          `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
      `endif // !COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
      `ifdef COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
          `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
              `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
          `endif
      `endif // COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
  `endif // DISABLE_TESTPOINTS
  // TESTPOINT STAGE0 END

//| ::testpoint
//|   -name "MIOP: Opcode STSM AGU Active Mask Check For Unused Threads"
//|   -clk  gpcclk
//|     [i3_agu_valid && i3_instr_agu__instr_is_stsm] x 
//|     [(i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0), 
//|      (i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)]
//| ;
// TESTPOINT STAGE0 START
`ifdef TESTPOINT_IFDEF_IGNORE_CHECK
::testpoint -ifdef_ignore_check zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0;
`endif

`ifndef DISABLE_TESTPOINTS
    `ifndef COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
        `ifdef COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
            `define COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
        `elsif TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads // !COVER, !UNIT, !MODULE, Enable this specific testpoint
            `define COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
        `endif // COVER_OR_TP_UNIT__SM_OR_TP_MODULE__NV_GR_SM_MIOP_agu
    `endif // !COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
    `ifdef COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
        `ifndef NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
            `define NV_TESTPOINT_COVERAGE_GUARD_NV_GR_SM_MIOP_agu
        `endif
    `endif // COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS
// TESTPOINT STAGE0 END

// ZERO_GFX

//| &Shell $VFUNCTIONS -n fun_bit_sum      fun_bit_sum        32;
function [5:0] fun_bit_sum;
  input [31:0] idata;
  reg [5:0] ocnt;
  begin
    ocnt =
      idata[0] +
      idata[1] +
      idata[2] +
      idata[3] +
      idata[4] +
      idata[5] +
      idata[6] +
      idata[7] +
      idata[8] +
      idata[9] +
      idata[10] +
      idata[11] +
      idata[12] +
      idata[13] +
      idata[14] +
      idata[15] +
      idata[16] +
      idata[17] +
      idata[18] +
      idata[19] +
      idata[20] +
      idata[21] +
      idata[22] +
      idata[23] +
      idata[24] +
      idata[25] +
      idata[26] +
      idata[27] +
      idata[28] +
      idata[29] +
      idata[30] +
      idata[31] ;
    fun_bit_sum = ocnt;
  end
endfunction


//| &Viva parser_off; 
   `endif //ifdef DISABLE_TESTPOINTS
//| &Viva parser_on; 

//| _attach_EndModulePrepend_1;
//| ::testpoint -stage1 "<DEFAULT>" ;
// TESTPOINT STAGE1 START:  ("<DEFAULT>")
//VCS coverage off
//| ::testpoint -name "HWW_WARP_ESR AGU invalid_addr_space"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0);
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0);
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU invalid_addr_space")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0)"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::0 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:invalid_addr_space:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_invalid_addr_space):nvSPACE:!=:nvSPACE:0):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::0,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_invalid_addr_space):nvSPACE:!=:nvSPACE:0):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "HWW_WARP_ESR AGU oor_addr"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0);
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0);
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU oor_addr")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0)"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::1 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:oor_addr:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_oor_addr:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_oor):nvSPACE:!=:nvSPACE:0):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::1,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_oor):nvSPACE:!=:nvSPACE:0):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "HWW_WARP_ESR AGU misaligned_addr"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0);
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0);
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU misaligned_addr")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0)"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::2 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:misaligned_addr:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_misaligned_addr:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_misaligned):nvSPACE:!=:nvSPACE:0):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::2,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_misaligned):nvSPACE:!=:nvSPACE:0):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "HWW_WARP_ESR AGU invalid_addr_space masking"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0) && !esr2sm_report_mask_pd[9:9];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0) && !esr2sm_report_mask_pd[9:9];
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU invalid_addr_space masking")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0) && !esr2sm_report_mask_pd[9:9]"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_invalid_addr_space) != 0) && !esr2sm_report_mask_pd[9:9]);

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::3 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:invalid_addr_space:nvSPACE:masking:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_invalid_addr_space):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[:nvSPACE:9:9:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::3,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_invalid_addr_space):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[9:9]:nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_invalid_addr_space_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "HWW_WARP_ESR AGU oor_addr masking"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0) && !esr2sm_report_mask_pd[7:7];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_masking_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0) && !esr2sm_report_mask_pd[7:7];
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU oor_addr masking")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0) && !esr2sm_report_mask_pd[7:7]"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_masking_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_masking_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_oor) != 0) && !esr2sm_report_mask_pd[7:7]);

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::4 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:oor_addr:nvSPACE:masking:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_oor):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[:nvSPACE:7:7:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::4,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_oor_addr_masking_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_oor):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[7:7]:nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_oor_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "HWW_WARP_ESR AGU misaligned_addr masking"
//|         i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0) && !esr2sm_report_mask_pd[8:8];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_snk =  gpcclk || reset_ || i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0) && !esr2sm_report_mask_pd[8:8];
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("HWW_WARP_ESR AGU misaligned_addr masking")
   ,.EXPRESSIONS(
      '{
        "i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0) && !esr2sm_report_mask_pd[8:8]"
       }
    )
`endif
) zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_masking_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_masking_0.goal[0].tp = (i4_agu_valid && !i4_instr_agu__instr_is_cctl_cctll && ((i4_agu_active_mask & i4_is_misaligned) != 0) && !esr2sm_report_mask_pd[8:8]);

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::5 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:misaligned_addr:nvSPACE:masking:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_misaligned):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[:nvSPACE:8:8:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::5,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_HWW_WARP_ESR_AGU_misaligned_addr_masking_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:i4_agu_valid:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_cctl_cctll:nvSPACE:&&:nvSPACE:((i4_agu_active_mask:nvSPACE:&:nvSPACE:i4_is_misaligned):nvSPACE:!=:nvSPACE:0):nvSPACE:&&:nvSPACE:!esr2sm_report_mask_pd[8:8]:nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_HWW_WARP_ESR_AGU_misaligned_addr_masking_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "Opcode LDGMC OOR Address Check"
//|       [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_oor_addr_any]
//|     ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_Opcode_LDGMC_OOR_Address_Check_0_snk =  gpcclk || reset_ || (i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_oor_addr_any);
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("Opcode LDGMC OOR Address Check")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_oor_addr_any)"
       }
    )
`endif
) zzz_testpoint_Opcode_LDGMC_OOR_Address_Check_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_Opcode_LDGMC_OOR_Address_Check_0.goal[0].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_oor_addr_any));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::6 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:Opcode:nvSPACE:LDGMC:nvSPACE:OOR:nvSPACE:Address:nvSPACE:Check:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_Opcode_LDGMC_OOR_Address_Check:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_oor_addr_any:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::6,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_Opcode_LDGMC_OOR_Address_Check_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_oor_addr_any):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_OOR_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "Opcode LDGMC ILLEGAL_ADDR_SPACE Address Check"
//|       [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_invalid_addr_space_any]
//|     ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_snk =  gpcclk || reset_ || (i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_invalid_addr_space_any);
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("Opcode LDGMC ILLEGAL_ADDR_SPACE Address Check")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_invalid_addr_space_any)"
       }
    )
`endif
) zzz_testpoint_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0.goal[0].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_invalid_addr_space_any));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::7 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:Opcode:nvSPACE:LDGMC:nvSPACE:ILLEGAL_ADDR_SPACE:nvSPACE:Address:nvSPACE:Check:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_invalid_addr_space_any:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::7,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_invalid_addr_space_any):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_ILLEGAL_ADDR_SPACE_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "Opcode LDGMC Misaligned Address Check"
//|       [i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_misaligned_addr_any]
//|     ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_Opcode_LDGMC_Misaligned_Address_Check_0_snk =  gpcclk || reset_ || (i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_misaligned_addr_any);
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("Opcode LDGMC Misaligned Address Check")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_misaligned_addr_any)"
       }
    )
`endif
) zzz_testpoint_Opcode_LDGMC_Misaligned_Address_Check_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_Opcode_LDGMC_Misaligned_Address_Check_0.goal[0].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldgmc && i4_agu_err_misaligned_addr_any));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::8 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:Opcode:nvSPACE:LDGMC:nvSPACE:Misaligned:nvSPACE:Address:nvSPACE:Check:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_Opcode_LDGMC_Misaligned_Address_Check:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_misaligned_addr_any:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::8,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_Opcode_LDGMC_Misaligned_Address_Check_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgmc:nvSPACE:&&:nvSPACE:i4_agu_err_misaligned_addr_any):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_Opcode_LDGMC_Misaligned_Address_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: Multi source sm errors - DSMEM ops x various combinations"
//|       [i4_agu_valid] x
//|       [TP_i4_instr_list == 1, TP_i4_instr_list == 2, TP_i4_instr_list == 4, TP_i4_instr_list == 8, TP_i4_instr_list == 16, TP_i4_instr_list == 32] x
//|       [TP_i4_error_list == 0, TP_i4_error_list == 1, TP_i4_error_list == 2, TP_i4_error_list == 3, TP_i4_error_list == 4, TP_i4_error_list == 5, TP_i4_error_list == 6, TP_i4_error_list == 7, TP_i4_error_list == 8, TP_i4_error_list == 9, TP_i4_error_list == 10, TP_i4_error_list == 11, TP_i4_error_list == 12, TP_i4_error_list == 13, TP_i4_error_list == 14, TP_i4_error_list == 15, TP_i4_error_list == 16, TP_i4_error_list == 17, TP_i4_error_list == 18, TP_i4_error_list == 19, TP_i4_error_list == 20, TP_i4_error_list == 21, TP_i4_error_list == 22, TP_i4_error_list == 23, TP_i4_error_list == 24, TP_i4_error_list == 25, TP_i4_error_list == 26, TP_i4_error_list == 27, TP_i4_error_list == 28, TP_i4_error_list == 29, TP_i4_error_list == 30, TP_i4_error_list == 31],
//|       [i4_agu_valid] x
//|       [i4_instr_agu__instr_is_stas, i4_instr_agu__instr_is_redas] x
//|       [TP_i4_error_list == 0, TP_i4_error_list == 1, TP_i4_error_list == 2, TP_i4_error_list == 3, TP_i4_error_list == 4, TP_i4_error_list == 5, TP_i4_error_list == 6, TP_i4_error_list == 7, TP_i4_error_list == 8, TP_i4_error_list == 9, TP_i4_error_list == 10, TP_i4_error_list == 11, TP_i4_error_list == 12, TP_i4_error_list == 13, TP_i4_error_list == 14, TP_i4_error_list == 15, TP_i4_error_list == 32, TP_i4_error_list == 33, TP_i4_error_list == 34, TP_i4_error_list == 35, TP_i4_error_list == 36, TP_i4_error_list == 37, TP_i4_error_list == 38, TP_i4_error_list == 39, TP_i4_error_list == 40, TP_i4_error_list == 41, TP_i4_error_list == 42, TP_i4_error_list == 43, TP_i4_error_list == 44, TP_i4_error_list == 45, TP_i4_error_list == 46, TP_i4_error_list == 47, TP_i4_error_list == 48, TP_i4_error_list == 49, TP_i4_error_list == 50, TP_i4_error_list == 51, TP_i4_error_list == 52, TP_i4_error_list == 53, TP_i4_error_list == 54, TP_i4_error_list == 55, TP_i4_error_list == 56, TP_i4_error_list == 57, TP_i4_error_list == 58, TP_i4_error_list == 59, TP_i4_error_list == 60, TP_i4_error_list == 61, TP_i4_error_list == 62, TP_i4_error_list == 63]
//|     ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_snk =  gpcclk || reset_ || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 31) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 31) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 31) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 31) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 31) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 0) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 1) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 2) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 3) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 4) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 5) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 6) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 7) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 8) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 9) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 10) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 11) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 12) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 13) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 14) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 15) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 16) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 17) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 18) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 19) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 20) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 21) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 22) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 23) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 24) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 25) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 26) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 27) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 28) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 29) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 30) || (i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 31) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 0) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 1) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 2) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 3) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 4) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 5) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 6) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 7) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 8) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 9) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 10) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 11) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 12) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 13) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 14) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 15) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 32) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 33) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 34) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 35) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 36) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 37) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 38) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 39) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 40) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 41) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 42) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 43) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 44) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 45) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 46) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 47) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 48) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 49) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 50) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 51) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 52) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 53) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 54) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 55) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 56) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 57) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 58) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 59) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 60) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 61) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 62) || (i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 63) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 0) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 1) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 2) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 3) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 4) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 5) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 6) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 7) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 8) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 9) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 10) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 11) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 12) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 13) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 14) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 15) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 32) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 33) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 34) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 35) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 36) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 37) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 38) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 39) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 40) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 41) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 42) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 43) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 44) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 45) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 46) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 47) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 48) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 49) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 50) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 51) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 52) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 53) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 54) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 55) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 56) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 57) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 58) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 59) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 60) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 61) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 62) || (i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 63);
    `endif // COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(288)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: Multi source sm errors - DSMEM ops x various combinations")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 16)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 17)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 18)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 19)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 20)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 21)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 22)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 23)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 24)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 25)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 26)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 27)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 28)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 29)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 30)",
        "(i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 31)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 32)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 33)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 34)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 35)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 36)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 37)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 38)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 39)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 40)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 41)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 42)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 43)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 44)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 45)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 46)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 47)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 48)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 49)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 50)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 51)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 52)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 53)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 54)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 55)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 56)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 57)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 58)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 59)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 60)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 61)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 62)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 63)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 0)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 1)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 2)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 3)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 4)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 5)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 6)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 7)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 8)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 9)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 10)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 11)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 12)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 13)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 14)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 15)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 32)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 33)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 34)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 35)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 36)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 37)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 38)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 39)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 40)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 41)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 42)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 43)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 44)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 45)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 46)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 47)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 48)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 49)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 50)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 51)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 52)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 53)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 54)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 55)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 56)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 57)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 58)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 59)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 60)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 61)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 62)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 63)"
       }
    )
`endif
) zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[0].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[1].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[2].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[3].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[4].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[5].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[6].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[7].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[8].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[9].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[10].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[11].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[12].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[13].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[14].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[15].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[16].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[17].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[18].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[19].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[20].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[21].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[22].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[23].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[24].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[25].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[26].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[27].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[28].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[29].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[30].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[31].tp = ((i4_agu_valid) & (TP_i4_instr_list == 1) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[32].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[33].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[34].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[35].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[36].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[37].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[38].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[39].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[40].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[41].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[42].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[43].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[44].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[45].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[46].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[47].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[48].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[49].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[50].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[51].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[52].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[53].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[54].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[55].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[56].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[57].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[58].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[59].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[60].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[61].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[62].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[63].tp = ((i4_agu_valid) & (TP_i4_instr_list == 2) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[64].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[65].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[66].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[67].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[68].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[69].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[70].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[71].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[72].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[73].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[74].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[75].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[76].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[77].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[78].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[79].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[80].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[81].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[82].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[83].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[84].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[85].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[86].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[87].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[88].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[89].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[90].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[91].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[92].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[93].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[94].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[95].tp = ((i4_agu_valid) & (TP_i4_instr_list == 4) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[96].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[97].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[98].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[99].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[100].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[101].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[102].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[103].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[104].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[105].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[106].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[107].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[108].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[109].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[110].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[111].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[112].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[113].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[114].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[115].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[116].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[117].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[118].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[119].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[120].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[121].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[122].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[123].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[124].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[125].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[126].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[127].tp = ((i4_agu_valid) & (TP_i4_instr_list == 8) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[128].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[129].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[130].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[131].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[132].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[133].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[134].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[135].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[136].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[137].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[138].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[139].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[140].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[141].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[142].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[143].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[144].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[145].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[146].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[147].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[148].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[149].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[150].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[151].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[152].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[153].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[154].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[155].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[156].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[157].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[158].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[159].tp = ((i4_agu_valid) & (TP_i4_instr_list == 16) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[160].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[161].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[162].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[163].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[164].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[165].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[166].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[167].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[168].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[169].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[170].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[171].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[172].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[173].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[174].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[175].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[176].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 16));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[177].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 17));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[178].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 18));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[179].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 19));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[180].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 20));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[181].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 21));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[182].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 22));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[183].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 23));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[184].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 24));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[185].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 25));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[186].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 26));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[187].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 27));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[188].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 28));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[189].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 29));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[190].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 30));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[191].tp = ((i4_agu_valid) & (TP_i4_instr_list == 32) & (TP_i4_error_list == 31));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[192].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[193].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[194].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[195].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[196].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[197].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[198].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[199].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[200].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[201].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[202].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[203].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[204].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[205].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[206].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[207].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[208].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 32));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[209].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 33));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[210].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 34));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[211].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 35));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[212].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 36));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[213].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 37));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[214].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 38));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[215].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 39));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[216].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 40));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[217].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 41));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[218].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 42));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[219].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 43));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[220].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 44));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[221].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 45));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[222].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 46));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[223].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 47));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[224].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 48));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[225].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 49));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[226].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 50));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[227].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 51));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[228].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 52));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[229].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 53));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[230].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 54));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[231].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 55));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[232].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 56));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[233].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 57));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[234].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 58));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[235].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 59));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[236].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 60));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[237].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 61));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[238].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 62));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[239].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_stas) & (TP_i4_error_list == 63));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[240].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 0));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[241].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 1));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[242].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 2));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[243].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 3));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[244].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 4));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[245].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 5));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[246].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 6));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[247].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 7));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[248].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 8));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[249].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 9));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[250].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 10));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[251].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 11));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[252].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 12));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[253].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 13));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[254].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 14));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[255].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 15));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[256].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 32));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[257].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 33));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[258].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 34));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[259].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 35));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[260].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 36));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[261].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 37));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[262].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 38));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[263].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 39));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[264].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 40));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[265].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 41));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[266].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 42));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[267].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 43));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[268].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 44));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[269].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 45));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[270].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 46));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[271].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 47));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[272].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 48));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[273].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 49));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[274].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 50));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[275].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 51));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[276].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 52));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[277].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 53));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[278].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 54));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[279].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 55));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[280].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 56));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[281].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 57));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[282].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 58));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[283].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 59));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[284].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 60));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[285].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 61));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[286].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 62));
assign zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[287].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_redas) & (TP_i4_error_list == 63));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:Multi:nvSPACE:source:nvSPACE:sm:nvSPACE:errors:nvSPACE:-:nvSPACE:DSMEM:nvSPACE:ops:nvSPACE:x:nvSPACE:various:nvSPACE:combinations:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:1,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:2,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:4,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:8,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:16,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:32:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:0,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:1,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:2,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:3,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:4,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:5,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:6,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:7,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:8,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:9,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:10,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:11,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:12,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:13,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:14,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:15,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:16,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:17,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:18,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:19,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:20,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:21,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:22,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:23,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:24,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:25,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:26,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:27,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:28,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:29,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:30,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:31:nvSPACE:],:nvBS:n:nvSPACE::nvSPACE:[:nvSPACE:i4_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_stas,:nvSPACE:i4_instr_agu__instr_is_redas:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:0,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:1,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:2,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:3,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:4,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:5,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:6,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:7,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:8,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:9,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:10,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:11,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:12,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:13,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:14,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:15,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:32,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:33,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:34,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:35,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:36,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:37,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:38,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:39,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:40,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:41,:nvSPACE:TP_i4_error_list:nvSPACE:==:nv<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=1 >>>>SPACE:42,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:43,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:44,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:45,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:46,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:47,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:48,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:49,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:50,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:51,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:52,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:53,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:54,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:55,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:56,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:57,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:58,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:59,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:60,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:61,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:62,:nvSPACE:TP_i4_error_list:nvSPACE:==:nvSPACE:63:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::9,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP_<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=2 >>>>_Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[11].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[12].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[13].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[14].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[15].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[16].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[17].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[18].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[19].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[20].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[21].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:21):nvDQ:<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=3 >>>>},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[22].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[23].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[24].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[25].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[26].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[27].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[28].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[29].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[30].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[31].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[32].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[33].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[34].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSP<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=4 >>>>ACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[35].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[36].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[37].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[38].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[39].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[40].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[41].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[42].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[43].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[44].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[45].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[46].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[47].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=5 >>>>&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[48].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[49].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[50].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[51].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[52].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[53].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:21):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[54].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[55].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[56].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[57].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[58].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[59].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[60].COLLECT<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=6 >>>>.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[61].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[62].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[63].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[64].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[65].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[66].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[67].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[68].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[69].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[70].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[71].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[72].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors_<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=7 >>>>__DSMEM_ops_x_various_combinations_0.goal[73].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[74].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[75].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[76].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[77].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[78].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[79].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[80].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[81].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[82].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[83].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[84].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[85].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:21):nvDQ:},{:nvDQ:sv_descriptive<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=8 >>>>_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[86].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[87].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[88].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[89].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[90].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[91].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[92].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[93].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[94].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[95].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[96].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[97].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[98].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_er<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=9 >>>>ror_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[99].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[100].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[101].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[102].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[103].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[104].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[105].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[106].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[107].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[108].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[109].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[110].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[111].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=10 >>>>TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[112].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[113].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[114].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[115].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[116].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[117].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:21):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[118].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[119].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[120].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[121].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[122].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[123].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[124].COLLE<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=11 >>>>CT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[125].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[126].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[127].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[128].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[129].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[130].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[131].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[132].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[133].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[134].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[135].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[136].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=12 >>>>Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[137].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[138].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[139].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[140].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[141].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[142].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[143].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[144].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[145].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[146].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[147].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[148].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[149].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nv<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=13 >>>>SPACE:==:nvSPACE:21):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[150].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[151].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[152].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[153].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[154].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[155].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[156].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[157].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[158].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[159].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[160].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[161].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[162].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:n<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=14 >>>>vSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[163].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[164].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[165].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[166].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[167].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[168].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[169].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[170].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[171].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[172].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[173].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[174].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.go<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=15 >>>>al[175].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[176].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:16):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[177].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:17):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[178].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:18):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[179].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:19):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[180].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:20):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[181].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:21):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[182].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:22):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[183].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:23):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[184].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:24):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[185].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:25):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[186].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:26):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[187].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:27):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ::<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=16 >>>>:nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[188].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:28):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[189].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:29):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[190].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:30):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[191].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:31):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[192].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[193].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[194].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[195].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[196].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[197].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[198].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[199].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[200].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=17 >>>>MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[201].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[202].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[203].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[204].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[205].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[206].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[207].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[208].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:32):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[209].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:33):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[210].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:34):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[211].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:35):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[212].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:36):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[213].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:37):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combi<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=18 >>>>nations_0.goal[214].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:38):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[215].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:39):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[216].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:40):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[217].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:41):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[218].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:42):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[219].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:43):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[220].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:44):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[221].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:45):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[222].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:46):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[223].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:47):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[224].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:48):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[225].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:49):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[226].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:50):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[227].COLLECT.cp:nvDQ:,:nvDQ:expression:n<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=19 >>>>vDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:51):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[228].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:52):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[229].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:53):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[230].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:54):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[231].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:55):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[232].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:56):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[233].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:57):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[234].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:58):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[235].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:59):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[236].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:60):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[237].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:61):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[238].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:62):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[239].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_stas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:63):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[240].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_a<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=20 >>>>gu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[241].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[242].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[243].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[244].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[245].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:5):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[246].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[247].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[248].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[249].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[250].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[251].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[252].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:12):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[253].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_l<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=21 >>>>ist:nvSPACE:==:nvSPACE:13):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[254].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:14):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[255].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:15):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[256].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:32):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[257].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:33):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[258].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:34):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[259].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:35):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[260].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:36):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[261].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:37):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[262].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:38):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[263].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:39):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[264].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:40):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[265].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:41):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[266].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:42):nvDQ:},{:nvDQ:s<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=22 >>>>v_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[267].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:43):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[268].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:44):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[269].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:45):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[270].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:46):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[271].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:47):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[272].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:48):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[273].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:49):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[274].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:50):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[275].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:51):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[276].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:52):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[277].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:53):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[278].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:54):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[279].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:55):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoi<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::9 PARTS=24 INDEX=23 >>>>nt_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[280].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:56):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[281].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:57):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[282].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:58):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[283].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:59):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[284].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:60):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[285].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:61):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[286].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:62):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0.goal[287].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_redas):nvSPACE:&:nvSPACE:(TP_i4_error_list:nvSPACE:==:nvSPACE:63):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__Multi_source_sm_errors___DSMEM_ops_x_various_combinations_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: USETSHMSZ followed by different ops to available smem in AGU pipe"
//|       [i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d &&
//|        (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)] x 
//|       [TP_i4_instr_list == 1, TP_i4_instr_list == 2, TP_i4_instr_list == 4, TP_i4_instr_list == 8, TP_i4_instr_list == 16, TP_i4_instr_list == 32] x
//|       [i4_is_gpc_cga == 0, i4_is_gpc_cga == 1];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_snk =  gpcclk || reset_ || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 1) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 1) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 1) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 1) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 1) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 0) || (i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 1);
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(12)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: USETSHMSZ followed by different ops to available smem in AGU pipe")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 1)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 1)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 1)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 1)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 1)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 0)",
        "(i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 1)"
       }
    )
`endif
) zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[0].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[1].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 1) & (i4_is_gpc_cga == 1));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[2].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[3].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 2) & (i4_is_gpc_cga == 1));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[4].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[5].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 4) & (i4_is_gpc_cga == 1));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[6].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[7].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 8) & (i4_is_gpc_cga == 1));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[8].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[9].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 16) & (i4_is_gpc_cga == 1));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[10].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 0));
assign zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[11].tp = ((i4_agu_valid && sip2bl_shm_we_d && TP_new_and_old_reconfig_size_diff_d && (i4_instr__warp_id == TP_e0_instr_shm_mios__warp_id_d) && (i4_instr__subpart_id == TP_e0_instr_shm_mios__subpart_id_d)) & (TP_i4_instr_list == 32) & (i4_is_gpc_cga == 1));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::10 PARTS=3 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:USETSHMSZ:nvSPACE:followed:nvSPACE:by:nvSPACE:different:nvSPACE:ops:nvSPACE:to:nvSPACE:available:nvSPACE:smem:nvSPACE:in:nvSPACE:AGU:nvSPACE:pipe:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvBS:n:nvSPACE::nvSPACE::nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d):nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:1,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:2,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:4,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:8,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:16,:nvSPACE:TP_i4_instr_list:nvSPACE:==:nvSPACE:32:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_is_gpc_cga:nvSPACE:==:nvSPACE:0,:nvSPACE:i4_is_gpc_cga:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::10,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::10 PARTS=3 INDEX=1 >>>>by_different_ops_to_available_smem_in_AGU_pipe_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::10 PARTS=3 INDEX=2 >>>>):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0.goal[11].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:sip2bl_shm_we_d:nvSPACE:&&:nvSPACE:TP_new_and_old_reconfig_size_diff_d:nvSPACE:&&:nvSPACE:(i4_instr__warp_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__warp_id_d):nvSPACE:&&:nvSPACE:(i4_instr__subpart_id:nvSPACE:==:nvSPACE:TP_e0_instr_shm_mios__subpart_id_d)):nvSPACE:&:nvSPACE:(TP_i4_instr_list:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(i4_is_gpc_cga:nvSPACE:==:nvSPACE:1):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_followed_by_different_ops_to_available_smem_in_AGU_pipe_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: USETSHMSZ hitting ILLEGAL_INSTR_PARAM error"
//|       [i4_agu_err_usetshmsz_oor] x
//|       [shm_config_dm_size == 4'd1, shm_config_dm_size == 4'd2, shm_config_dm_size == 4'd3, shm_config_dm_size == 4'd7, shm_config_dm_size == 4'd4, shm_config_dm_size == 4'd6, shm_config_dm_size == 4'd8, shm_config_dm_size == 4'd9, shm_config_dm_size == 4'd10, shm_config_dm_size == 4'd11, shm_config_dm_size == 4'd12
//|       ];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_snk =  gpcclk || reset_ || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd1) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd2) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd3) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd7) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd4) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd6) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd8) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd9) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd10) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd11) || (i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd12);
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(11)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: USETSHMSZ hitting ILLEGAL_INSTR_PARAM error")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd1)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd2)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd3)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd7)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd4)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd6)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd8)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd9)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd10)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd11)",
        "(i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd12)"
       }
    )
`endif
) zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[0].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd1));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[1].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd2));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[2].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd3));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[3].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd7));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[4].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd4));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[5].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd6));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[6].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd8));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[7].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd9));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[8].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd10));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[9].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd11));
assign zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[10].tp = ((i4_agu_err_usetshmsz_oor) & (shm_config_dm_size == 4'd12));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::11 PARTS=2 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:USETSHMSZ:nvSPACE:hitting:nvSPACE:ILLEGAL_INSTR_PARAM:nvSPACE:error:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_err_usetshmsz_oor:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd1,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd2,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd3,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd7,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd4,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd6,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd8,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd9,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd10,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd11,:nvSPACE:shm_config_dm_size:nvSPACE:==:nvSPACE:4'd12:nvBS:n:nvSPACE::nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::11,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd2):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd3):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd7):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd4):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd6):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd8):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd9):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd10):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd11):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__USETSHMSZ_hitting_ILLEGA<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::11 PARTS=2 INDEX=1 >>>>L_INSTR_PARAM_error_0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_err_usetshmsz_oor):nvSPACE:&:nvSPACE:(shm_config_dm_size:nvSPACE:==:nvSPACE:4'd12):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__USETSHMSZ_hitting_ILLEGAL_INSTR_PARAM_error_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU illegal_instr_encoding"
//|         agu2esr_valid && (agu2esr_error == 6'd9 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd9 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU illegal_instr_encoding")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd9 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd9 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::12 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:illegal_instr_encoding:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd9:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::12,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd9:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_encoding_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU cta_not_present"
//|         agu2esr_valid && (agu2esr_error == 6'd34 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd34 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU cta_not_present")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd34 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd34 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::13 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:cta_not_present:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd34:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::13,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd34:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_cta_not_present_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU illegal_instr_param"
//|         agu2esr_valid && (agu2esr_error == 6'd11 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd11 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU illegal_instr_param")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd11 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd11 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::14 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:illegal_instr_param:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd11:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::14,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd11:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_illegal_instr_param_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU invalid_addr_space"
//|         agu2esr_valid && (agu2esr_error == 6'd16 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd16 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU invalid_addr_space")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd16 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd16 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::15 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:invalid_addr_space:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd16:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::15,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd16:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_invalid_addr_space_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU oor_addr"
//|         agu2esr_valid && (agu2esr_error == 6'd14 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd14 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU oor_addr")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd14 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_oor_addr_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_oor_addr_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd14 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::16 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:oor_addr:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd14:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::16,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_oor_addr_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd14:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_oor_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU misaligned_addr"
//|         agu2esr_valid && (agu2esr_error == 6'd15 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_error == 6'd15 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU misaligned_addr")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_error == 6'd15 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0.goal[0].tp = (agu2esr_valid && (agu2esr_error == 6'd15 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::17 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:misaligned_addr:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd15:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::17,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_error:nvSPACE:==:nvSPACE:6'd15:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_misaligned_addr_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_SHARED_OVERFLOW_ADDR"
//|         agu2esr_valid && (agu2esr_addr_type == 5'd12 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_addr_type == 5'd12 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_SHARED_OVERFLOW_ADDR")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_addr_type == 5'd12 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0.goal[0].tp = (agu2esr_valid && (agu2esr_addr_type == 5'd12 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::18 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:ADDR:nvSPACE:ERROR:nvSPACE:TYPE:nvSPACE:OOR_SHARED_OVERFLOW_ADDR:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd12:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::18,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd12:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_SHARED_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_CGA_OVERFLOW_ADDR"
//|         agu2esr_valid && (agu2esr_addr_type == 5'd14 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_addr_type == 5'd14 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE OOR_CGA_OVERFLOW_ADDR")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_addr_type == 5'd14 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0.goal[0].tp = (agu2esr_valid && (agu2esr_addr_type == 5'd14 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::19 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:ADDR:nvSPACE:ERROR:nvSPACE:TYPE:nvSPACE:OOR_CGA_OVERFLOW_ADDR:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd14:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::19,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd14:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_OOR_CGA_OVERFLOW_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE MISALIGNED_ADDR"
//|         agu2esr_valid && (agu2esr_addr_type == 5'd13 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_addr_type == 5'd13 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE MISALIGNED_ADDR")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_addr_type == 5'd13 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0.goal[0].tp = (agu2esr_valid && (agu2esr_addr_type == 5'd13 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::20 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:ADDR:nvSPACE:ERROR:nvSPACE:TYPE:nvSPACE:MISALIGNED_ADDR:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd13:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::20,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd13:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_MISALIGNED_ADDR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE NONE"
//|         agu2esr_valid && (agu2esr_addr_type == 5'd0 );
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_snk =  gpcclk || reset_ || agu2esr_valid && (agu2esr_addr_type == 5'd0 );
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(1)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: HWW_WARP_ESR AGU ADDR ERROR TYPE NONE")
   ,.EXPRESSIONS(
      '{
        "agu2esr_valid && (agu2esr_addr_type == 5'd0 )"
       }
    )
`endif
) zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0.goal[0].tp = (agu2esr_valid && (agu2esr_addr_type == 5'd0 ));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::21 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:HWW_WARP_ESR:nvSPACE:AGU:nvSPACE:ADDR:nvSPACE:ERROR:nvSPACE:TYPE:nvSPACE:NONE:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd0:nvSPACE:):nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::21,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:agu2esr_valid:nvSPACE:&&:nvSPACE:(agu2esr_addr_type:nvSPACE:==:nvSPACE:5'd0:nvSPACE:):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__HWW_WARP_ESR_AGU_ADDR_ERROR_TYPE_NONE_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "SMM_MIOP (AGU): Error for various instruction types"
//|                    -clk  gpcclk
//|                    [(i4_agu_valid==1)] x
//|                    [i4_instr_agu__instr_type == 4'd0] x 
//|                    [(i4_agu_err_oor_addr==0) && (i4_agu_err_misaligned_addr==1),
//|                     (i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==0),
//|                     (i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==1)];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0_snk =  gpcclk || reset_ || ((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==0) && (i4_agu_err_misaligned_addr==1)) || ((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==0)) || ((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==1));
    `endif // COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(3)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("SMM_MIOP (AGU): Error for various instruction types")
   ,.EXPRESSIONS(
      '{
        "((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==0) && (i4_agu_err_misaligned_addr==1))",
        "((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==0))",
        "((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==1))"
       }
    )
`endif
) zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[0].tp = (((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==0) && (i4_agu_err_misaligned_addr==1)));
assign zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[1].tp = (((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==0)));
assign zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[2].tp = (((i4_agu_valid==1)) & (i4_instr_agu__instr_type == 4'd0) & ((i4_agu_err_oor_addr==1) && (i4_agu_err_misaligned_addr==1)));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::22 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:SMM_MIOP:nvSPACE:(AGU)::nvSPACE:Error:nvSPACE:for:nvSPACE:various:nvSPACE:instruction:nvSPACE:types:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:(i4_agu_valid==1):nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_type:nvSPACE:==:nvSPACE:4'd0:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(i4_agu_err_oor_addr==0):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==1),:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:(i4_agu_err_oor_addr==1):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==0),:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:(i4_agu_err_oor_addr==1):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==1):nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::22,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1)):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_type:nvSPACE:==:nvSPACE:4'd0):nvSPACE:&:nvSPACE:((i4_agu_err_oor_addr==0):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==1)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1)):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_type:nvSPACE:==:nvSPACE:4'd0):nvSPACE:&:nvSPACE:((i4_agu_err_oor_addr==1):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SMM_MIOP_AGU__Error_for_various_instruction_types_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1)):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_type:nvSPACE:==:nvSPACE:4'd0):nvSPACE:&:nvSPACE:((i4_agu_err_oor_addr==1):nvSPACE:&&:nvSPACE:(i4_agu_err_misaligned_addr==1)):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_SMM_MIOP__AGU___Error_for_various_instruction_types_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "PQ : PQ rel for Generic Instructions                           "
//|                    -clk  gpcclk
//|                    [i5_agu_valid && i5_instr_lg__pq_addr_valid0] X
//|                    [i5_agu_has_shared_threads == 0, i5_agu_has_shared_threads == 1] X
//|                    [i5_agu_has_lg_threads == 0, i5_agu_has_lg_threads == 1];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0_snk =  gpcclk || reset_ || (i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 0) || (i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 1) || (i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 0) || (i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 1);
    `endif // COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(4)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("PQ : PQ rel for Generic Instructions                           ")
   ,.EXPRESSIONS(
      '{
        "(i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 0)",
        "(i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 1)",
        "(i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 0)",
        "(i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 1)"
       }
    )
`endif
) zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[0].tp = ((i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 0));
assign zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[1].tp = ((i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 0) & (i5_agu_has_lg_threads == 1));
assign zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[2].tp = ((i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 0));
assign zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[3].tp = ((i5_agu_valid && i5_instr_lg__pq_addr_valid0) & (i5_agu_has_shared_threads == 1) & (i5_agu_has_lg_threads == 1));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::23 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:PQ:nvSPACE:::nvSPACE:PQ:nvSPACE:rel:nvSPACE:for:nvSPACE:Generic:nvSPACE:Instructions:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_PQ___PQ_rel_for_Generic_Instructions:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i5_agu_valid:nvSPACE:&&:nvSPACE:i5_instr_lg__pq_addr_valid0:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:0,:nvSPACE:i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:0,:nvSPACE:i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::23,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i5_agu_valid:nvSPACE:&&:nvSPACE:i5_instr_lg__pq_addr_valid0):nvSPACE:&:nvSPACE:(i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i5_agu_valid:nvSPACE:&&:nvSPACE:i5_instr_lg__pq_addr_valid0):nvSPACE:&:nvSPACE:(i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i5_agu_valid:nvSPACE:&&:nvSPACE:i5_instr_lg__pq_addr_valid0):nvSPACE:&:nvSPACE:(i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_PQ___PQ_rel_for_Generic_Instructions____________________________0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i5_agu_valid:nvSPACE:&&:nvSPACE:i5_instr_lg__pq_addr_valid0):nvSPACE:&:nvSPACE:(i5_agu_has_shared_threads:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i5_agu_has_lg_threads:nvSPACE:==:nvSPACE:1):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_PQ___PQ_rel_for_Generic_Instructions_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "AGU : Uniformity Check "
//|                    -clk  gpcclk
//|                    [i3_agu_valid] X [i3_q0_is_xor_1 == 0, i3_q0_is_xor_1 == 1] X [i3_q0_is_xor_2 == 0, i3_q0_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q1_is_xor_1 == 0, i3_q1_is_xor_1 == 1] X [i3_q1_is_xor_2 == 0, i3_q1_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q2_is_xor_1 == 0, i3_q2_is_xor_1 == 1] X [i3_q2_is_xor_2 == 0, i3_q2_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q3_is_xor_1 == 0, i3_q3_is_xor_1 == 1] X [i3_q3_is_xor_2 == 0, i3_q3_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q4_is_xor_1 == 0, i3_q4_is_xor_1 == 1] X [i3_q4_is_xor_2 == 0, i3_q4_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q5_is_xor_1 == 0, i3_q5_is_xor_1 == 1] X [i3_q5_is_xor_2 == 0, i3_q5_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q6_is_xor_1 == 0, i3_q6_is_xor_1 == 1] X [i3_q6_is_xor_2 == 0, i3_q6_is_xor_2 == 1] ,
//|                    [i3_agu_valid] X [i3_q7_is_xor_1 == 0, i3_q7_is_xor_1 == 1] X [i3_q7_is_xor_2 == 0, i3_q7_is_xor_2 == 1] ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_AGU___Uniformity_Check__0_snk =  gpcclk || reset_ || (i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 0) || (i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 1) || (i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 0) || (i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 1) || (i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 0) || (i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 1) || (i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 0) || (i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 1) || (i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 0) || (i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 1) || (i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 0) || (i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 1) || (i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 0) || (i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 1) || (i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 0) || (i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 1) || (i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 0) || (i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 1) || (i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 0) || (i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 1) || (i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 0) || (i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 1) || (i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 0) || (i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 1) || (i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 0) || (i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 1) || (i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 0) || (i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 1) || (i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 0) || (i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 1) || (i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 0) || (i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 1);
    `endif // COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(32)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("AGU : Uniformity Check ")
   ,.EXPRESSIONS(
      '{
        "(i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 1)",
        "(i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 0)",
        "(i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 1)"
       }
    )
`endif
) zzz_testpoint_AGU___Uniformity_Check__0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[0].tp = ((i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[1].tp = ((i3_agu_valid) & (i3_q0_is_xor_1 == 0) & (i3_q0_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[2].tp = ((i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[3].tp = ((i3_agu_valid) & (i3_q0_is_xor_1 == 1) & (i3_q0_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[4].tp = ((i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[5].tp = ((i3_agu_valid) & (i3_q1_is_xor_1 == 0) & (i3_q1_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[6].tp = ((i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[7].tp = ((i3_agu_valid) & (i3_q1_is_xor_1 == 1) & (i3_q1_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[8].tp = ((i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[9].tp = ((i3_agu_valid) & (i3_q2_is_xor_1 == 0) & (i3_q2_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[10].tp = ((i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[11].tp = ((i3_agu_valid) & (i3_q2_is_xor_1 == 1) & (i3_q2_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[12].tp = ((i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[13].tp = ((i3_agu_valid) & (i3_q3_is_xor_1 == 0) & (i3_q3_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[14].tp = ((i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[15].tp = ((i3_agu_valid) & (i3_q3_is_xor_1 == 1) & (i3_q3_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[16].tp = ((i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[17].tp = ((i3_agu_valid) & (i3_q4_is_xor_1 == 0) & (i3_q4_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[18].tp = ((i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[19].tp = ((i3_agu_valid) & (i3_q4_is_xor_1 == 1) & (i3_q4_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[20].tp = ((i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[21].tp = ((i3_agu_valid) & (i3_q5_is_xor_1 == 0) & (i3_q5_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[22].tp = ((i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[23].tp = ((i3_agu_valid) & (i3_q5_is_xor_1 == 1) & (i3_q5_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[24].tp = ((i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[25].tp = ((i3_agu_valid) & (i3_q6_is_xor_1 == 0) & (i3_q6_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[26].tp = ((i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[27].tp = ((i3_agu_valid) & (i3_q6_is_xor_1 == 1) & (i3_q6_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[28].tp = ((i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[29].tp = ((i3_agu_valid) & (i3_q7_is_xor_1 == 0) & (i3_q7_is_xor_2 == 1));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[30].tp = ((i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 0));
assign zzz_testpoint_AGU___Uniformity_Check__0.goal[31].tp = ((i3_agu_valid) & (i3_q7_is_xor_1 == 1) & (i3_q7_is_xor_2 == 1));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::24 PARTS=4 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:AGU:nvSPACE:::nvSPACE:Uniformity:nvSPACE:Check:nvSPACE::nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_AGU___Uniformity_Check:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q0_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q0_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q0_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q0_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q1_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q1_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q1_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q1_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q2_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q2_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q2_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q2_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q3_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q3_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q3_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q3_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q4_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q4_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q4_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q4_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q5_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q5_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q5_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q5_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q6_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q6_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q6_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q6_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:i3_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q7_is_xor_1:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q7_is_xor_1:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i3_q7_is_xor_2:nvSPACE:==:nvSPACE:0,:nvSPACE:i3_q7_is_xor_2:nvSPACE:==:nvSPACE:1:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::24,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_a<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::24 PARTS=4 INDEX=1 >>>>gu_valid):nvSPACE:&:nvSPACE:(i3_q0_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q0_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q0_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q0_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q0_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q0_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q0_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q0_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q1_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q1_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q1_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q1_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q1_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q1_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q1_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q1_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q2_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q2_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q2_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q2_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q2_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q2_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[11].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q2_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q2_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[12].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q3_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q3_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[13].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q3_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q3_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[14].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q3_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q3_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[15].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::24 PARTS=4 INDEX=2 >>>>(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q3_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q3_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[16].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q4_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q4_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[17].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q4_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q4_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[18].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q4_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q4_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[19].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q4_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q4_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[20].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q5_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q5_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[21].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q5_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q5_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[22].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q5_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q5_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[23].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q5_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q5_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[24].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q6_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q6_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[25].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q6_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q6_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[26].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q6_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q6_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[27].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q6_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q6_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[28].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q7_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q7_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[29].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q7_is_xor_1:nvSPACE:==:nvSPACE:0):nvSPACE:&:nvSPACE:(i3_q7_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[30].COLLECT.cp:nvDQ:,:nvDQ:expressio<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::24 PARTS=4 INDEX=3 >>>>n:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q7_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q7_is_xor_2:nvSPACE:==:nvSPACE:0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_AGU___Uniformity_Check__0.goal[31].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid):nvSPACE:&:nvSPACE:(i3_q7_is_xor_1:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(i3_q7_is_xor_2:nvSPACE:==:nvSPACE:1):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_AGU___Uniformity_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "GENERIC: Local/Shared/Global access for compute for all warpIDs in one instruction"
//|                    -clk  gpcclk
//|                    [i4_agu_valid] X
//|                    [(i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom,
//|                     i4_instr_agu__instr_is_red, i4_instr_agu__instr_is_atom] X
//|                    [TP_i4_instr_agu__shader_type == 3'd6 ] X
//|                    [TP_i4_vSMID[7:0] == 1, TP_i4_vSMID[7:0] == 2, TP_i4_vSMID[7:0] == 4, TP_i4_vSMID[7:0] == 8, TP_i4_vSMID[7:0] == 16, TP_i4_vSMID[7:0] == 32] X
//|                    [ TP_i4_has_L &&  TP_i4_has_G && !TP_i4_has_S,
//|                      TP_i4_has_L && !TP_i4_has_G &&  TP_i4_has_S,
//|                     !TP_i4_has_L &&  TP_i4_has_G &&  TP_i4_has_S,
//|                      TP_i4_has_L &&  TP_i4_has_G &&  TP_i4_has_S];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_snk =  gpcclk || reset_ || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S) || (i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S);
    `endif // COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(72)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("GENERIC: Local/Shared/Global access for compute for all warpIDs in one instruction")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)",
        "(i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S)"
       }
    )
`endif
) zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[0].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[1].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[2].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[3].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[4].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[5].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[6].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[7].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[8].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[9].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[10].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[11].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[12].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[13].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[14].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[15].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[16].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[17].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[18].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[19].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[20].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[21].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[22].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[23].tp = ((i4_agu_valid) & ((i4_instr_agu__instr_type== 4'd10 ) && !i4_instr_agu__instr_is_red && !i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[24].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[25].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[26].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[27].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[28].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[29].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[30].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[31].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[32].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[33].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[34].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[35].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[36].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[37].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[38].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[39].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[40].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[41].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[42].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[43].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[44].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[45].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[46].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[47].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_red) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[48].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[49].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[50].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[51].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 1) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[52].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[53].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[54].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[55].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 2) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[56].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[57].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[58].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[59].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 4) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[60].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[61].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[62].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[63].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 8) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[64].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[65].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[66].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[67].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 16) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[68].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && !TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[69].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && !TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[70].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (!TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));
assign zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[71].tp = ((i4_agu_valid) & (i4_instr_agu__instr_is_atom) & (TP_i4_instr_agu__shader_type == 3'd6) & (TP_i4_vSMID[7:0] == 32) & (TP_i4_has_L && TP_i4_has_G && TP_i4_has_S));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:GENERIC::nvSPACE:Local/Shared/Global:nvSPACE:access:nvSPACE:for:nvSPACE:compute:nvSPACE:for:nvSPACE:all:nvSPACE:warpIDs:nvSPACE:in:nvSPACE:one:nvSPACE:instruction:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:i4_instr_agu__instr_is_red,:nvSPACE:i4_instr_agu__instr_is_atom:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:1,:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:2,:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:4,:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:8,:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:16,:nvSPACE:TP_i4_vSMID[:nvSPACE:7:0:nvSPACE:]:nvSPACE:==:nvSPACE:32:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_i4_has_L:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_S,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:!TP_i4_has_L:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_S,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:TP_i4_has_L:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE::nvSPACE:TP_i4_has_S:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::25,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expres<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=1 >>>>sion:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPA<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=2 >>>>CE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[11].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[12].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[13].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[14].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[15].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSP<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=3 >>>>ACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[16].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[17].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[18].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[19].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[20].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[21].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:z<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=4 >>>>zz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[22].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[23].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_type==:nvSPACE:4'd10:nvSPACE:):nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_red:nvSPACE:&&:nvSPACE:!i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[24].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[25].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[26].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[27].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[28].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[29].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSP<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=5 >>>>ACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[30].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[31].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[32].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[33].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[34].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[35].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[36].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[37].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=6 >>>>:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[38].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[39].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[40].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[41].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[42].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[43].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[44].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[45].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=7 >>>>_all_warpIDs_in_one_instruction_0.goal[46].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[47].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_red):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[48].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[49].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[50].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[51].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:1):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[52].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[53].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[54].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=8 >>>>_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[55].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:2):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[56].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[57].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[58].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[59].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:4):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[60].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[61].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[62].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shad<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=9 >>>>er_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[63].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:8):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[64].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[65].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[66].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[67].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:16):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[68].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:!TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[69].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:!TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[70].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::25 PARTS=11 INDEX=10 >>>>):nvSPACE:&:nvSPACE:(!TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0.goal[71].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom):nvSPACE:&:nvSPACE:(TP_i4_instr_agu__shader_type:nvSPACE:==:nvSPACE:3'd6):nvSPACE:&:nvSPACE:(TP_i4_vSMID[7:0]:nvSPACE:==:nvSPACE:32):nvSPACE:&:nvSPACE:(TP_i4_has_L:nvSPACE:&&:nvSPACE:TP_i4_has_G:nvSPACE:&&:nvSPACE:TP_i4_has_S):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_GENERIC__Local_Shared_Global_access_for_compute_for_all_warpIDs_in_one_instruction_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "SM_MIOP: Single CCTL.QFAULT instruction x Address Space x OOR"
//|                    -clk  gpcclk
//|                    [i4_agu_valid && i4_instr_agu__instr_is_cctl_qf] x
//|                    [TP_no_active_threads_oor,
//|                     TP_all_active_threads_oor,
//|                     TP_some_active_threads_oor && |TP_num_of_shared_threads && |TP_num_of_lg_threads && |TP_num_of_local_threads,
//|                     |TP_num_of_shared_threads,
//|                     |TP_num_of_lg_threads,
//|                     |TP_num_of_local_threads
//|                    ];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_snk =  gpcclk || reset_ || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_no_active_threads_oor) || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_all_active_threads_oor) || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_some_active_threads_oor && |TP_num_of_shared_threads && |TP_num_of_lg_threads && |TP_num_of_local_threads) || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_shared_threads) || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_lg_threads) || (i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_local_threads);
    `endif // COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(6)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("SM_MIOP: Single CCTL.QFAULT instruction x Address Space x OOR")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_no_active_threads_oor)",
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_all_active_threads_oor)",
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_some_active_threads_oor && |TP_num_of_shared_threads && |TP_num_of_lg_threads && |TP_num_of_local_threads)",
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_shared_threads)",
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_lg_threads)",
        "(i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_local_threads)"
       }
    )
`endif
) zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[0].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_no_active_threads_oor));
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[1].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_all_active_threads_oor));
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[2].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (TP_some_active_threads_oor && |TP_num_of_shared_threads && |TP_num_of_lg_threads && |TP_num_of_local_threads));
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[3].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_shared_threads));
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[4].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_lg_threads));
assign zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[5].tp = ((i4_agu_valid && i4_instr_agu__instr_is_cctl_qf) & (|TP_num_of_local_threads));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::26 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:SM_MIOP::nvSPACE:Single:nvSPACE:CCTL.QFAULT:nvSPACE:instruction:nvSPACE:x:nvSPACE:Address:nvSPACE:Space:nvSPACE:x:nvSPACE:OOR:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_no_active_threads_oor,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:TP_all_active_threads_oor,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:TP_some_active_threads_oor:nvSPACE:&&:nvSPACE:|TP_num_of_shared_threads:nvSPACE:&&:nvSPACE:|TP_num_of_lg_threads:nvSPACE:&&:nvSPACE:|TP_num_of_local_threads,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:|TP_num_of_shared_threads,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:|TP_num_of_lg_threads,:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:|TP_num_of_local_threads:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::26,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(TP_no_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(TP_all_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(TP_some_active_threads_oor:nvSPACE:&&:nvSPACE:|TP_num_of_shared_threads:nvSPACE:&&:nvSPACE:|TP_num_of_lg_threads:nvSPACE:&&:nvSPACE:|TP_num_of_local_threads):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(|TP_num_of_shared_threads):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(|TP_num_of_lg_threads):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_cctl_qf):nvSPACE:&:nvSPACE:(|TP_num_of_local_threads):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_SM_MIOP__Single_CCTL_QFAULT_instruction_x_Address_Space_x_OOR_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "SM_MIOP: LDG.256 X .Pnz"
//|                    -clk  gpcclk
//|                    [i4_agu_valid && i4_instr_agu__instr_is_ldg] x
//|                    [TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as] x
//|                    [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1, TP_some_active_threads_pnz0, TP_some_active_threads_pnz1];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0_snk =  gpcclk || reset_ || (i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz0) || (i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz1) || (i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz0) || (i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz1);
    `endif // COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(4)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("SM_MIOP: LDG.256 X .Pnz")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz0)",
        "(i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz1)",
        "(i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz0)",
        "(i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz1)"
       }
    )
`endif
) zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[0].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz0));
assign zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[1].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_all_active_threads_pnz1));
assign zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[2].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz0));
assign zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[3].tp = ((i4_agu_valid && i4_instr_agu__instr_is_ldg) & (TP_no_active_threads_oor && TP_no_active_threads_misaligned && TP_no_active_threads_invalid_as) & (TP_some_active_threads_pnz1));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::27 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:SM_MIOP::nvSPACE:LDG.256:nvSPACE:X:nvSPACE:.Pnz:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_SM_MIOP__LDG_256_X__Pnz:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldg:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_no_active_threads_oor:nvSPACE:&&:nvSPACE:TP_no_active_threads_misaligned:nvSPACE:&&:nvSPACE:TP_no_active_threads_invalid_as:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_all_active_threads_pnz0,:nvSPACE:TP_all_active_threads_pnz1,:nvSPACE:TP_some_active_threads_pnz0,:nvSPACE:TP_some_active_threads_pnz1:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::27,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldg):nvSPACE:&:nvSPACE:(TP_no_active_threads_oor:nvSPACE:&&:nvSPACE:TP_no_active_threads_misaligned:nvSPACE:&&:nvSPACE:TP_no_active_threads_invalid_as):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldg):nvSPACE:&:nvSPACE:(TP_no_active_threads_oor:nvSPACE:&&:nvSPACE:TP_no_active_threads_misaligned:nvSPACE:&&:nvSPACE:TP_no_active_threads_invalid_as):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldg):nvSPACE:&:nvSPACE:(TP_no_active_threads_oor:nvSPACE:&&:nvSPACE:TP_no_active_threads_misaligned:nvSPACE:&&:nvSPACE:TP_no_active_threads_invalid_as):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_SM_MIOP__LDG_256_X__Pnz_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid:nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldg):nvSPACE:&:nvSPACE:(TP_no_active_threads_oor:nvSPACE:&&:nvSPACE:TP_no_active_threads_misaligned:nvSPACE:&&:nvSPACE:TP_no_active_threads_invalid_as):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_SM_MIOP__LDG_256_X__Pnz_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "LDGSTS: OOR Shared Memory Address"
//|                    -clk  gpcclk
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_all_active_threads_pnz1 && TP_all_active_threads_oor],
//|     
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_some_active_threads_pnz1 && TP_some_active_threads_oor];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0_snk =  gpcclk || reset_ || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor);
    `endif // COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(4)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("LDGSTS: OOR Shared Memory Address")
   ,.EXPRESSIONS(
      '{
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor)"
       }
    )
`endif
) zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[0].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[1].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[2].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[3].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::28 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:LDGSTS::nvSPACE:OOR:nvSPACE:Shared:nvSPACE:Memory:nvSPACE:Address:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_LDGSTS__OOR_Shared_Memory_Address:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor:nvSPACE:],:nvBS:n:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::28,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Shared_Memory_Address_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_LDGSTS__OOR_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "LDGSTS: Misaligned Shared Memory Address"
//|                    -clk  gpcclk
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned],
//|     
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0_snk =  gpcclk || reset_ || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned);
    `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(4)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("LDGSTS: Misaligned Shared Memory Address")
   ,.EXPRESSIONS(
      '{
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned)"
       }
    )
`endif
) zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[0].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[1].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[2].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[3].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::29 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:LDGSTS::nvSPACE:Misaligned:nvSPACE:Shared:nvSPACE:Memory:nvSPACE:Address:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_LDGSTS__Misaligned_Shared_Memory_Address:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned:nvSPACE:],:nvBS:n:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::29,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Shared_Memory_Address_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Shared_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "LDGSTS: OOR Global Memory Address"
//|                    -clk  gpcclk
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1 && TP_all_active_threads_oor],
//|     
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_some_active_threads_pnz0, TP_some_active_threads_pnz1 && TP_some_active_threads_oor];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0_snk =  gpcclk || reset_ || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor);
    `endif // COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(8)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("LDGSTS: OOR Global Memory Address")
   ,.EXPRESSIONS(
      '{
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor)"
       }
    )
`endif
) zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[0].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[1].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[2].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[3].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[4].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[5].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[6].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[7].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_oor));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::30 PARTS=2 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:LDGSTS::nvSPACE:OOR:nvSPACE:Global:nvSPACE:Memory:nvSPACE:Address:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_LDGSTS__OOR_Global_Memory_Address:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_all_active_threads_pnz0,:nvSPACE:TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor:nvSPACE:],:nvBS:n:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_some_active_threads_pnz0,:nvSPACE:TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::30,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_tes<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::30 PARTS=2 INDEX=1 >>>>tpoint_LDGSTS__OOR_Global_Memory_Address_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_oor):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_LDGSTS__OOR_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "LDGSTS: Misaligned Global Memory Address"
//|                    -clk  gpcclk
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_all_active_threads_pnz0, TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned],
//|     
//|                    [(i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts] x
//|                    [i4_instr_agu__instr_is_ldgsts_bypass, i4_instr_agu__instr_is_ldgsts_access] x
//|                    [TP_some_active_threads_pnz0, TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0_snk =  gpcclk || reset_ || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0) || ((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned);
    `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(8)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("LDGSTS: Misaligned Global Memory Address")
   ,.EXPRESSIONS(
      '{
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0)",
        "((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned)"
       }
    )
`endif
) zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[0].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[1].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[2].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[3].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_ldg) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_all_active_threads_pnz1 && TP_all_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[4].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[5].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_bypass) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[6].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz0));
assign zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[7].tp = (((i4_agu_valid==1) && i4_instr_agu__instr_is_ldgsts_sts) & (i4_instr_agu__instr_is_ldgsts_access) & (TP_some_active_threads_pnz1 && TP_some_active_threads_misaligned));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::31 PARTS=2 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:LDGSTS::nvSPACE:Misaligned:nvSPACE:Global:nvSPACE:Memory:nvSPACE:Address:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_LDGSTS__Misaligned_Global_Memory_Address:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_all_active_threads_pnz0,:nvSPACE:TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned:nvSPACE:],:nvBS:n:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:[:nvSPACE:(i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_ldgsts_bypass,:nvSPACE:i4_instr_agu__instr_is_ldgsts_access:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:TP_some_active_threads_pnz0,:nvSPACE:TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned:nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::31,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_ldg):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_all_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_all_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_bypass):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvS<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::31 PARTS=2 INDEX=1 >>>>PACE:&:nvSPACE:(TP_some_active_threads_pnz0):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_LDGSTS__Misaligned_Global_Memory_Address_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:((i4_agu_valid==1):nvSPACE:&&:nvSPACE:i4_instr_agu__instr_is_ldgsts_sts):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_ldgsts_access):nvSPACE:&:nvSPACE:(TP_some_active_threads_pnz1:nvSPACE:&&:nvSPACE:TP_some_active_threads_misaligned):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_LDGSTS__Misaligned_Global_Memory_Address_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: error coverage for ARRIVE instructions"
//|                    -clk  gpcclk
//|                    [i4_agu_valid==1] x
//|                    [i4_instr_agu__instr_is_atom  && (TP_i4_instr_agu__opcode_flavor== 4'd13 )
//|                    ,i4_instr_agu__instr_is_atom  && (TP_i4_instr_agu__opcode_flavor== 4'd14 )
//|                    ,i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )
//|                    ,i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )
//|                    ,i4_instr_agu__instr_is_arrives
//|                    ] x
//|                    [(TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)
//|                    ,(TP_num_of_oor_threads==0)                        && (TP_num_of_misaligned_threads==TP_num_of_active_threads)
//|                    ,(TP_num_of_oor_threads!=0)                        && (TP_num_of_misaligned_threads!=0)
//|                    ];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0_snk =  gpcclk || reset_ || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0));
    `endif // COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(15)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: error coverage for ARRIVE instructions")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0))"
       }
    )
`endif
) zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[0].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[1].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[2].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[3].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[4].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[5].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atom && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[6].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[7].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[8].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[9].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[10].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[11].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_atoms && (TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[12].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_misaligned_threads==0)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[13].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads==0) && (TP_num_of_misaligned_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[14].tp = ((i4_agu_valid==1) & (i4_instr_agu__instr_is_arrives) & ((TP_num_of_oor_threads!=0) && (TP_num_of_misaligned_threads!=0)));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::32 PARTS=3 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:error:nvSPACE:coverage:nvSPACE:for:nvSPACE:ARRIVE:nvSPACE:instructions:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__error_coverage_for_ARRIVE_instructions:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid==1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:i4_instr_agu__instr_is_atom:nvSPACE::nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,i4_instr_agu__instr_is_atom:nvSPACE::nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,i4_instr_agu__instr_is_arrives:nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_oor_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_oor_threads!=0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::32,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::32 PARTS=3 INDEX=1 >>>>__error_coverage_for_ARRIVE_instructions_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[10].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[11].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_atoms:nvSPACE:&&:nvSPACE:(TP_i4_instr_agu__opcode_flavor==:nvSPACE:4<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::32 PARTS=3 INDEX=2 >>>>'d14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[12].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_arrives):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[13].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_arrives):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__error_coverage_for_ARRIVE_instructions_0.goal[14].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:(i4_instr_agu__instr_is_arrives):nvSPACE:&:nvSPACE:((TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_misaligned_threads!=0)):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__error_coverage_for_ARRIVE_instructions_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: OOR/NON-OOR coverage for ATOM ARRIVE/POPC instructions with different address ranges"
//|                    -clk  gpcclk
//|                    [i4_agu_valid==1] x
//|                    [(i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )
//|                    ,(i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )
//|                    ] x
//|                    [(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0)                        && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==0)
//|                    ,(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==0)
//|                    ,(TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0)                        && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)
//|                    ,(TP_num_of_shared_threads==0)                        && (TP_num_of_oor_threads==TP_num_of_active_threads)  && (TP_num_of_unsupported_atom_threads==0)                        && (TP_num_of_lg_threads==TP_num_of_active_threads)
//|                    ,(TP_num_of_shared_threads!=0)                        && (TP_num_of_oor_threads!=0)                        && (TP_num_of_unsupported_atom_threads!=0)                        && (TP_num_of_lg_threads!=0)
//|                    ];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_snk =  gpcclk || reset_ || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads)) || (i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0));
    `endif // COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(10)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: OOR/NON-OOR coverage for ATOM ARRIVE/POPC instructions with different address ranges")
   ,.EXPRESSIONS(
      '{
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads))",
        "(i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0))"
       }
    )
`endif
) zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[0].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[1].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[2].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[3].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[4].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd13 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[5].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[6].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[7].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==TP_num_of_active_threads) && (TP_num_of_oor_threads==0) && (TP_num_of_unsupported_atom_threads==TP_num_of_active_threads) && (TP_num_of_lg_threads==0)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[8].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads==0) && (TP_num_of_oor_threads==TP_num_of_active_threads) && (TP_num_of_unsupported_atom_threads==0) && (TP_num_of_lg_threads==TP_num_of_active_threads)));
assign zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[9].tp = ((i4_agu_valid==1) & ((i4_instr_agu__instr_is_atom && TP_i4_instr_agu__opcode_flavor== 4'd14 )) & ((TP_num_of_shared_threads!=0) && (TP_num_of_oor_threads!=0) && (TP_num_of_unsupported_atom_threads!=0) && (TP_num_of_lg_threads!=0)));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::33 PARTS=3 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:OOR/NON-OOR:nvSPACE:coverage:nvSPACE:for:nvSPACE:ATOM:nvSPACE:ARRIVE/POPC:nvSPACE:instructions:nvSPACE:with:nvSPACE:different:nvSPACE:address:nvSPACE:ranges:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i4_agu_valid==1:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_shared_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==TP_num_of_active_threads):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:,(TP_num_of_shared<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::33 PARTS=3 INDEX=1 >>>>_threads!=0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads!=0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads!=0):nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads!=0):nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::33,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[2].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[3].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[4].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd13:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads!=0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_t<<<<");
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::33 PARTS=3 INDEX=2 >>>>estpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[5].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[6].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[7].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[8].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads==TP_num_of_active_threads):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads==0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads==TP_num_of_active_threads)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0.goal[9].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i4_agu_valid==1):nvSPACE:&:nvSPACE:((i4_instr_agu__instr_is_atom:nvSPACE:&&:nvSPACE:TP_i4_instr_agu__opcode_flavor==:nvSPACE:4'd14:nvSPACE:)):nvSPACE:&:nvSPACE:((TP_num_of_shared_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_oor_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_unsupported_atom_threads!=0):nvSPACE:&&:nvSPACE:(TP_num_of_lg_threads!=0)):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__OOR_NON_OOR_coverage_for_ATOM_ARRIVE_POPC_instructions_with_different_address_ranges_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "Opcode LDSM OOR Check"
//|                    -clk  gpcclk
//|                    [i3_agu_valid && i3_instr_agu__instr_is_ldsm] x 
//|                    [(i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0), 
//|                     (i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)];
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_Opcode_LDSM_OOR_Check_0_snk =  gpcclk || reset_ || (i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0)) || (i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0));
    `endif // COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(2)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("Opcode LDSM OOR Check")
   ,.EXPRESSIONS(
      '{
        "(i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0))",
        "(i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0))"
       }
    )
`endif
) zzz_testpoint_Opcode_LDSM_OOR_Check_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_Opcode_LDSM_OOR_Check_0.goal[0].tp = ((i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0)));
assign zzz_testpoint_Opcode_LDSM_OOR_Check_0.goal[1].tp = ((i3_agu_valid && i3_instr_agu__instr_is_ldsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::34 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:Opcode:nvSPACE:LDSM:nvSPACE:OOR:nvSPACE:Check:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_Opcode_LDSM_OOR_Check:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_ldsm:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd4:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[:nvSPACE:31:8:nvSPACE:]:nvSPACE:==:nvSPACE:0),:nvSPACE::nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:(i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd6:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[:nvSPACE:31:16:nvSPACE:]:nvSPACE:==:nvSPACE:0):nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::34,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_Opcode_LDSM_OOR_Check_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_ldsm):nvSPACE:&:nvSPACE:((i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd4:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[31:8]:nvSPACE:==:nvSPACE:0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_Opcode_LDSM_OOR_Check_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_ldsm):nvSPACE:&:nvSPACE:((i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd6:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[31:16]:nvSPACE:==:nvSPACE:0)):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_Opcode_LDSM_OOR_Check_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//| ::testpoint -name "MIOP: Opcode STSM AGU Active Mask Check For Unused Threads"
//|       -clk  gpcclk
//|         [i3_agu_valid && i3_instr_agu__instr_is_stsm] x 
//|         [(i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0), 
//|          (i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)]
//|     ;
`ifdef VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
// Fake snk for VIVA's sake
logic testpoint_zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_snk =  gpcclk || reset_ || (i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0)) || (i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0));
    `endif // COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`else // !VIVA
`ifndef DISABLE_TESTPOINTS
    `ifdef COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
nv_testpoint_occurrence#(
    .N(2)
   ,.COUNT(1)
   ,.ASYNC_RESET(0)
`ifdef COVER_PRINT_TESTPOINT_HITS
   ,.PARENT_NAME("NV_GR_SM_MIOP_agu")
   ,.TESTPOINT_NAME("MIOP: Opcode STSM AGU Active Mask Check For Unused Threads")
   ,.EXPRESSIONS(
      '{
        "(i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0))",
        "(i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0))"
       }
    )
`endif
) zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0 (
    .clk(gpcclk),
    .reset_(reset_),
    .enable(1'b1)
); 
// The following assign(s) skip the cost of unpacking and propagation delay
assign zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0.goal[0].tp = ((i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd4 ) && (i3_agu_active_mask[31:8] == 0)));
assign zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0.goal[1].tp = ((i3_agu_valid && i3_instr_agu__instr_is_stsm) & ((i3_instr_agu__data_op_size == 6'd6 ) && (i3_agu_active_mask[31:16] == 0)));

        `ifdef NV_VIVA_TESTPOINT_ELAB_INFO
$info("NV::MULTI UID=VIVA::TESTPOINT::NV_GR_SM_MIOP_agu::35 PARTS=1 INDEX=0 >>>>NV::ENCODE(NV::JSON:nvSPACE:{:nvDQ:data:nvDQ::{:nvDQ:info:nvDQ:::nvDQ::nvDQ:,:nvDQ:count:nvDQ::1,:nvDQ:enable:nvDQ:::nvDQ::nvDQ:,:nvDQ:name:nvDQ:::nvDQ:MIOP::nvSPACE:Opcode:nvSPACE:STSM:nvSPACE:AGU:nvSPACE:Active:nvSPACE:Mask:nvSPACE:Check:nvSPACE:For:nvSPACE:Unused:nvSPACE:Threads:nvDQ:,:nvDQ:define:nvDQ:::nvDQ:TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads:nvDQ:,:nvDQ:autogen:nvDQ:::nvDQ:false:nvDQ:,:nvDQ:active_high_reset:nvDQ::0,:nvDQ:unit:nvDQ:::nvDQ:SM:nvDQ:,:nvDQ:random_cover:nvDQ:::nvDQ:true:nvDQ:,:nvDQ:clk:nvDQ:::nvDQ:gpcclk:nvDQ:,:nvDQ:reset:nvDQ:::nvDQ:reset_:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:[:nvSPACE:i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_stsm:nvSPACE:]:nvSPACE:X:nvSPACE:[:nvSPACE:(i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd4:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[:nvSPACE:31:8:nvSPACE:]:nvSPACE:==:nvSPACE:0),:nvSPACE::nvBS:n:nvSPACE::nvSPACE::nvSPACE::nvSPACE::nvSPACE:(i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd6:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[:nvSPACE:31:16:nvSPACE:]:nvSPACE:==:nvSPACE:0):nvSPACE:]:nvDQ:,:nvDQ:groups:nvDQ::[:nvDQ:DEFAULT:nvDQ:],:nvDQ:type:nvDQ:::nvDQ:OCCURRENCE:nvDQ:,:nvDQ:id:nvDQ::35,:nvDQ:goals:nvDQ::[{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0.goal[0].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_stsm):nvSPACE:&:nvSPACE:((i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd4:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[31:8]:nvSPACE:==:nvSPACE:0)):nvDQ:},{:nvDQ:sv_descriptive_name:nvDQ:::nvDQ:zzz_testpoint_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0.goal[1].COLLECT.cp:nvDQ:,:nvDQ:expression:nvDQ:::nvDQ:(i3_agu_valid:nvSPACE:&&:nvSPACE:i3_instr_agu__instr_is_stsm):nvSPACE:&:nvSPACE:((i3_instr_agu__data_op_size:nvSPACE:==:nvSPACE:6'd6:nvSPACE:):nvSPACE:&&:nvSPACE:(i3_agu_active_mask[31:16]:nvSPACE:==:nvSPACE:0)):nvDQ:}],:nvDQ:module:nvDQ:::nvDQ:NV_GR_SM_MIOP_agu:nvDQ:},:nvDQ:type:nvDQ:::nvDQ:VIVA::TESTPOINT:nvDQ:})<<<<");
        `endif // NV_VIVA_TESTPOINT_ELAB_INFO
    `endif // COVER_OR_TP_SM_MIOP__Opcode_STSM_AGU_Active_Mask_Check_For_Unused_Threads_0_NV_GR_SM_MIOP_agu
`endif // DISABLE_TESTPOINTS

`endif // VIVA


//VCS coverage on
// TESTPOINT STAGE1 END:  ("<DEFAULT>")
//| &EndModule;
endmodule // NV_GR_SM_MIOP_agu

