<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1070" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1070{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1070{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1070{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1070{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1070{left:96px;bottom:1038px;letter-spacing:0.06px;word-spacing:-0.38px;}
#t6_1070{left:337px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t7_1070{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1070{left:96px;bottom:986px;}
#t9_1070{left:124px;bottom:986px;letter-spacing:0.12px;word-spacing:2.23px;}
#ta_1070{left:124px;bottom:965px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tb_1070{left:96px;bottom:937px;}
#tc_1070{left:124px;bottom:937px;letter-spacing:0.14px;word-spacing:-0.88px;}
#td_1070{left:124px;bottom:916px;letter-spacing:0.13px;word-spacing:1.23px;}
#te_1070{left:124px;bottom:895px;letter-spacing:0.13px;word-spacing:0.89px;}
#tf_1070{left:124px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1070{left:96px;bottom:834px;letter-spacing:0.14px;}
#th_1070{left:178px;bottom:834px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_1070{left:96px;bottom:798px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tj_1070{left:96px;bottom:763px;letter-spacing:0.06px;word-spacing:-0.47px;}
#tk_1070{left:96px;bottom:728px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tl_1070{left:96px;bottom:707px;letter-spacing:0.09px;word-spacing:-0.62px;}
#tm_1070{left:96px;bottom:685px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1070{left:96px;bottom:664px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_1070{left:96px;bottom:643px;letter-spacing:0.13px;}
#tp_1070{left:96px;bottom:607px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_1070{left:96px;bottom:586px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1070{left:96px;bottom:565px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_1070{left:96px;bottom:543px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_1070{left:96px;bottom:508px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1070{left:96px;bottom:487px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tv_1070{left:96px;bottom:465px;letter-spacing:0.14px;word-spacing:-0.79px;}
#tw_1070{left:96px;bottom:444px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tx_1070{left:96px;bottom:422px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_1070{left:96px;bottom:387px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tz_1070{left:96px;bottom:352px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t10_1070{left:96px;bottom:331px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_1070{left:96px;bottom:309px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t12_1070{left:96px;bottom:288px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_1070{left:96px;bottom:267px;letter-spacing:0.13px;word-spacing:-1.06px;}
#t14_1070{left:96px;bottom:245px;letter-spacing:0.06px;word-spacing:-0.48px;}
#t15_1070{left:96px;bottom:210px;letter-spacing:0.07px;word-spacing:-0.37px;}
#t16_1070{left:96px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t17_1070{left:96px;bottom:154px;letter-spacing:0.11px;word-spacing:-0.52px;}
#t18_1070{left:96px;bottom:132px;letter-spacing:0.13px;word-spacing:-0.56px;}
#t19_1070{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1070{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1070{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1070{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1070{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1070{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1070{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1070" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1070Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1070" style="-webkit-user-select: none;"><object width="935" height="1210" data="1070/1070.svg" type="image/svg+xml" id="pdf1070" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1070" class="t s1_1070">615 </span><span id="t2_1070" class="t s2_1070">Secure Virtual Machine </span>
<span id="t3_1070" class="t s1_1070">AMD64 Technology </span><span id="t4_1070" class="t s1_1070">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1070" class="t s3_1070">Additional Intercept Behavior. </span><span id="t6_1070" class="t s4_1070">Additional hardware-forced intercept behavior exists in guests that </span>
<span id="t7_1070" class="t s4_1070">run with either of these features enabled: </span>
<span id="t8_1070" class="t s3_1070">• </span><span id="t9_1070" class="t s4_1070">For either feature, hardware treats physical INTR, NMI, INIT, and #MC events as intercepted </span>
<span id="ta_1070" class="t s4_1070">regardless of the intercept bit set in the VMCB. </span>
<span id="tb_1070" class="t s3_1070">• </span><span id="tc_1070" class="t s4_1070">Under Alternate Injection, any MSR access to the x2APIC MSR range (MSR 0x800-0x8FF) by the </span>
<span id="td_1070" class="t s4_1070">guest is intercepted regardless of the MSR_PROT intercept and MSR protection bitmap. In this </span>
<span id="te_1070" class="t s4_1070">case, the interception behavior is the same as what would occur if the MSR bitmap indicated an </span>
<span id="tf_1070" class="t s4_1070">interception of the corresponding MSR. </span>
<span id="tg_1070" class="t s5_1070">15.36.17 </span><span id="th_1070" class="t s5_1070">Side-Channel Protection </span>
<span id="ti_1070" class="t s4_1070">SEV-SNP provides optional protections against certain side channel attacks. </span>
<span id="tj_1070" class="t s3_1070">Branch Target Buffer Isolation </span>
<span id="tk_1070" class="t s4_1070">SNP-active guests may choose to enable the Branch Target Buffer Isolation mode through </span>
<span id="tl_1070" class="t s4_1070">SEV_FEATURES bit 7 (BTBIsolation). The Branch Target Buffer (BTB) is an internal CPU structure </span>
<span id="tm_1070" class="t s4_1070">that is used when predicting indirect branches, and SNP-active guests may choose to impose </span>
<span id="tn_1070" class="t s4_1070">additional restrictions on it in order to help prevent certain types of speculative execution-based side </span>
<span id="to_1070" class="t s4_1070">channels. </span>
<span id="tp_1070" class="t s4_1070">When executing an SNP-active guest when BTB Isolation is enabled, CPU hardware will ensure that </span>
<span id="tq_1070" class="t s4_1070">no code outside of that guest context is able to influence the BTB-based predictions performed by </span>
<span id="tr_1070" class="t s4_1070">hardware within the guest. Hardware tracks the source of prediction information in the BTB and may </span>
<span id="ts_1070" class="t s4_1070">flush BTB contents when required to maintain this isolation. </span>
<span id="tt_1070" class="t s4_1070">In hardware that supports BTB Isolation, new BTB prediction information is never written if </span>
<span id="tu_1070" class="t s4_1070">SPEC_CTRL[IBRS] is enabled in the current context. Therefore, it is recommended that non-guest </span>
<span id="tv_1070" class="t s4_1070">software that executes temporarily (e.g., hypervisor exit handling code) run with SPEC_CTRL[IBRS] </span>
<span id="tw_1070" class="t s4_1070">set to 1. This ensures that indirect branch information from that context is not stored in the BTB and </span>
<span id="tx_1070" class="t s4_1070">may avoid the need for a BTB flush when guest execution is resumed. </span>
<span id="ty_1070" class="t s3_1070">Instruction Based Sampling </span>
<span id="tz_1070" class="t s4_1070">SEV-ES and SNP-active guests may choose to disallow the use of Instruction Based Sampling (IBS) </span>
<span id="t10_1070" class="t s4_1070">by the hypervisor in order to limit the information that may be gathered about their execution. Guests </span>
<span id="t11_1070" class="t s4_1070">may enable this restriction through SEV_FEATURES bit 6 (PreventHostIBS). When a VMRUN is </span>
<span id="t12_1070" class="t s4_1070">executed on a guest that has enabled this protection, the IbsFetchCtl[IbsFetchEn] and </span>
<span id="t13_1070" class="t s4_1070">IbsOpCtl[IbsOpEn] MSR bits must be 0. If either of these bits are not 0 then the VMRUN will fail with </span>
<span id="t14_1070" class="t s4_1070">a VMEXIT_INVALID error code. </span>
<span id="t15_1070" class="t s3_1070">VMSA Register Protection </span>
<span id="t16_1070" class="t s4_1070">SNP-active guests may choose to enable the VMSA Register Protection feature through </span>
<span id="t17_1070" class="t s4_1070">SEV_FEATURES bit 14 (VmsaRegProt). When an Automatic Exit occurs and this feature is enabled, </span>
<span id="t18_1070" class="t s4_1070">CPU hardware will obfuscate the values of certain registers before they are written to the VMSA. The </span>
<span id="t19_1070" class="t s6_1070">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
