Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 12:56:21 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 5.295ns (46.544%)  route 6.081ns (53.456%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.546     3.997    sw_IBUF[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     4.121 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.841     4.962    reg_cat[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.086 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.694     7.780    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.376 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.376    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 5.458ns (49.215%)  route 5.633ns (50.785%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.405     3.851    sw_IBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.152     4.003 f  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.953     4.957    reg_cat[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.326     5.283 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.275     7.558    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.091 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.091    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 5.214ns (47.134%)  route 5.849ns (52.866%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.546     3.997    sw_IBUF[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     4.121 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.240     5.361    reg_cat[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.485 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.063     7.548    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    11.063 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.063    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.774ns  (logic 5.229ns (48.532%)  route 5.545ns (51.468%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.546     3.997    sw_IBUF[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     4.121 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.738     4.859    reg_cat[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.983 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.261     7.244    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    10.774 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.774    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.550ns  (logic 5.260ns (49.856%)  route 5.290ns (50.144%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.546     3.997    sw_IBUF[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     4.121 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.881     5.002    reg_cat[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.989    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    10.550 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.550    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 5.438ns (51.734%)  route 5.073ns (48.266%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.405     3.851    sw_IBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.152     4.003 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.943     4.947    reg_cat[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I1_O)        0.326     5.273 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     6.998    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    10.511 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.511    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 5.220ns (50.050%)  route 5.210ns (49.950%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.546     3.997    sw_IBUF[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     4.121 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.860     4.981    reg_cat[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     5.105 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     6.909    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    10.430 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.430    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.905ns  (logic 5.450ns (55.024%)  route 4.455ns (44.976%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=12, routed)          2.188     3.771    seg_an_OBUF[0]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.152     3.923 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.190    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.715     9.905 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.905    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.431ns  (logic 5.126ns (60.798%)  route 3.305ns (39.202%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=12, routed)          3.305     4.888    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     8.431 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.431    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.563ns (63.261%)  route 0.908ns (36.739%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.375     0.634    sw_IBUF[6]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.679 r  seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.178     0.857    reg_cat[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.902 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.355     1.256    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.471 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.471    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.564ns (62.300%)  route 0.947ns (37.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.176     0.848    reg_cat[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.893 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.289    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.511 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.511    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.604ns (63.607%)  route 0.918ns (36.393%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.123     0.795    reg_cat[3]
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.260    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.521 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.521    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.593ns (62.697%)  route 0.948ns (37.303%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  btn_IBUF[0]_inst/O
                         net (fo=12, routed)          0.948     1.298    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     2.541 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.541    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.559ns (58.104%)  route 1.124ns (41.896%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.262     0.934    reg_cat[3]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.979 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.466    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.683 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.683    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.577ns (57.438%)  route 1.168ns (42.562%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.203     0.875    reg_cat[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.920 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.510    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.745 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.745    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.573ns (56.347%)  route 1.219ns (43.653%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.263     0.935    reg_cat[3]
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.980 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.561    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.792 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.792    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.638ns (54.989%)  route 1.341ns (45.011%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.627    sw_IBUF[7]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.672 f  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     0.850    reg_cat[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.895 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.788     1.683    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     2.979 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.979    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.670ns (52.850%)  route 1.490ns (47.150%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=12, routed)          0.900     1.249    seg_an_OBUF[0]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.044     1.293 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.884    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.276     3.160 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.160    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





