Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sebastian95/Documents/ProyectoArqui2/interconexion.qsys --block-symbol-file --output-directory=/home/sebastian95/Documents/ProyectoArqui2/interconexion --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ProyectoArqui2/interconexion.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps [altera_hps 16.1]
Progress: Parameterizing module hps
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: interconexion.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: interconexion.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: interconexion.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: interconexion.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sebastian95/Documents/ProyectoArqui2/interconexion.qsys --synthesis=VERILOG --output-directory=/home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ProyectoArqui2/interconexion.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps [altera_hps 16.1]
Progress: Parameterizing module hps
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: interconexion.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: interconexion.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: interconexion.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: interconexion.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: interconexion: Generating interconexion "interconexion" for QUARTUS_SYNTH
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "interconexion" instantiated altera_hps "hps"
Info: jtag_uart_0: Starting RTL generation for module 'interconexion_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=interconexion_jtag_uart_0 --dir=/tmp/alt7407_731543234905594422.dir/0028_jtag_uart_0_gen/ --quartus_dir=/home/sebastian95/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7407_731543234905594422.dir/0028_jtag_uart_0_gen//interconexion_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'interconexion_jtag_uart_0'
Info: jtag_uart_0: "interconexion" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios: "interconexion" instantiated altera_nios2_gen2 "nios"
Info: sdram: Starting RTL generation for module 'interconexion_sdram'
Info: sdram:   Generation command is [exec /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=interconexion_sdram --dir=/tmp/alt7407_731543234905594422.dir/0029_sdram_gen/ --quartus_dir=/home/sebastian95/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7407_731543234905594422.dir/0029_sdram_gen//interconexion_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'interconexion_sdram'
Info: sdram: "interconexion" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "interconexion" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "interconexion" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "interconexion" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'interconexion_nios_cpu'
Info: cpu:   Generation command is [exec /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /home/sebastian95/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/sebastian95/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=interconexion_nios_cpu --dir=/tmp/alt7407_731543234905594422.dir/0033_cpu_gen/ --quartus_bindir=/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7407_731543234905594422.dir/0033_cpu_gen//interconexion_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.08.28 20:16:16 (*) Starting Nios II generation
Info: cpu: # 2017.08.28 20:16:16 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.28 20:16:34 (*)   Plaintext license not found.
Info: cpu: # 2017.08.28 20:16:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.08.28 20:16:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.28 20:16:34 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.28 20:16:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.28 20:16:35 (*)   Creating plain-text RTL
Info: cpu: # 2017.08.28 20:16:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'interconexion_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_debug_mem_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_debug_mem_slave_agent"
Info: nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: hps_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_h2f_axi_master_wr_limiter"
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_h2f_axi_master_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_h2f_axi_master_wr_cmd_width_adapter"
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: interconexion: Done "interconexion" with 33 modules, 99 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
