digraph "llvm::RegisterBankInfo"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node1 [label="llvm::RegisterBankInfo",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="Holds all the information related to register banks."];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="llvm::AArch64GenRegister\lBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1AArch64GenRegisterBankInfo.html",tooltip=" "];
  Node2 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="llvm::AArch64RegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1AArch64RegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node1 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="llvm::AMDGPUGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1AMDGPUGenRegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node4 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="llvm::AMDGPURegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1AMDGPURegisterBankInfo.html",tooltip=" "];
  Node1 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="llvm::ARMGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ARMGenRegisterBankInfo.html",tooltip=" "];
  Node6 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node7 [label="llvm::ARMRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ARMRegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node1 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="llvm::M68kGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1M68kGenRegisterBankInfo.html",tooltip=" "];
  Node8 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 [label="llvm::M68kRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1M68kRegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node1 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="llvm::MipsGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MipsGenRegisterBankInfo.html",tooltip=" "];
  Node10 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="llvm::MipsRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MipsRegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node1 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="llvm::PPCGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1PPCGenRegisterBankInfo.html",tooltip=" "];
  Node12 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node13 [label="llvm::PPCRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1PPCRegisterBankInfo.html",tooltip=" "];
  Node1 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node14 [label="llvm::RISCVGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RISCVGenRegisterBankInfo.html",tooltip=" "];
  Node14 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node15 [label="llvm::RISCVRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RISCVRegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
  Node1 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node16 [label="llvm::SPIRVGenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SPIRVGenRegisterBankInfo.html",tooltip=" "];
  Node16 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node17 [label="llvm::SPIRVRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SPIRVRegisterBankInfo.html",tooltip=" "];
  Node1 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node18 [label="llvm::X86GenRegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1X86GenRegisterBankInfo.html",tooltip=" "];
  Node18 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node19 [label="llvm::X86RegisterBankInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1X86RegisterBankInfo.html",tooltip="This class provides the information for the target register banks."];
}
