
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401960 <ferror@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <memcpy@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 415000 <ferror@plt+0x13700>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14700>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14700>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <strtok@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14700>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <strtoul@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14700>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14700>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <fputs@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14700>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <exit@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14700>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <dup@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14700>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <daemon@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <pause@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14700>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <tcgetattr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14700>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14700>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <signal@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14700>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <malloc@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14700>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <open@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14700>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__strtol_internal@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14700>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14700>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14700>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14700>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <fgetc@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <sleep@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <vwarnx@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <__strtoul_internal@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <strcasecmp@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strdup@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <close@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14700>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14700>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <write@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14700>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <abort@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14700>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14700>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14700>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <strcmp@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14700>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <warn@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14700>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14700>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <strtol@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14700>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <cfsetspeed@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <free@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <nanosleep@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <vasprintf@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <strndup@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <strspn@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14700>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14700>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <warnx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14700>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <memchr@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14700>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <tcsetattr@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14700>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <isatty@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14700>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <cfmakeraw@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14700>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14700>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <errx@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14700>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <strcspn@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14700>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <__errno_location@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <fprintf@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <err@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

00000000004018e0 <ioctl@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018e4:	ldr	x17, [x16, #480]
  4018e8:	add	x16, x16, #0x1e0
  4018ec:	br	x17

00000000004018f0 <setlocale@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018f4:	ldr	x17, [x16, #488]
  4018f8:	add	x16, x16, #0x1e8
  4018fc:	br	x17

0000000000401900 <ferror@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14700>
  401904:	ldr	x17, [x16, #496]
  401908:	add	x16, x16, #0x1f0
  40190c:	br	x17

Disassembly of section .text:

0000000000401910 <.text>:
  401910:	mov	x29, #0x0                   	// #0
  401914:	mov	x30, #0x0                   	// #0
  401918:	mov	x5, x0
  40191c:	ldr	x1, [sp]
  401920:	add	x2, sp, #0x8
  401924:	mov	x6, sp
  401928:	movz	x0, #0x0, lsl #48
  40192c:	movk	x0, #0x0, lsl #32
  401930:	movk	x0, #0x40, lsl #16
  401934:	movk	x0, #0x1a1c
  401938:	movz	x3, #0x0, lsl #48
  40193c:	movk	x3, #0x0, lsl #32
  401940:	movk	x3, #0x40, lsl #16
  401944:	movk	x3, #0x4738
  401948:	movz	x4, #0x0, lsl #48
  40194c:	movk	x4, #0x0, lsl #32
  401950:	movk	x4, #0x40, lsl #16
  401954:	movk	x4, #0x47b8
  401958:	bl	401690 <__libc_start_main@plt>
  40195c:	bl	401730 <abort@plt>
  401960:	adrp	x0, 415000 <ferror@plt+0x13700>
  401964:	ldr	x0, [x0, #4064]
  401968:	cbz	x0, 401970 <ferror@plt+0x70>
  40196c:	b	401710 <__gmon_start__@plt>
  401970:	ret
  401974:	nop
  401978:	adrp	x0, 416000 <ferror@plt+0x14700>
  40197c:	add	x0, x0, #0x210
  401980:	adrp	x1, 416000 <ferror@plt+0x14700>
  401984:	add	x1, x1, #0x210
  401988:	cmp	x1, x0
  40198c:	b.eq	4019a4 <ferror@plt+0xa4>  // b.none
  401990:	adrp	x1, 404000 <ferror@plt+0x2700>
  401994:	ldr	x1, [x1, #2024]
  401998:	cbz	x1, 4019a4 <ferror@plt+0xa4>
  40199c:	mov	x16, x1
  4019a0:	br	x16
  4019a4:	ret
  4019a8:	adrp	x0, 416000 <ferror@plt+0x14700>
  4019ac:	add	x0, x0, #0x210
  4019b0:	adrp	x1, 416000 <ferror@plt+0x14700>
  4019b4:	add	x1, x1, #0x210
  4019b8:	sub	x1, x1, x0
  4019bc:	lsr	x2, x1, #63
  4019c0:	add	x1, x2, x1, asr #3
  4019c4:	cmp	xzr, x1, asr #1
  4019c8:	asr	x1, x1, #1
  4019cc:	b.eq	4019e4 <ferror@plt+0xe4>  // b.none
  4019d0:	adrp	x2, 404000 <ferror@plt+0x2700>
  4019d4:	ldr	x2, [x2, #2032]
  4019d8:	cbz	x2, 4019e4 <ferror@plt+0xe4>
  4019dc:	mov	x16, x2
  4019e0:	br	x16
  4019e4:	ret
  4019e8:	stp	x29, x30, [sp, #-32]!
  4019ec:	mov	x29, sp
  4019f0:	str	x19, [sp, #16]
  4019f4:	adrp	x19, 416000 <ferror@plt+0x14700>
  4019f8:	ldrb	w0, [x19, #568]
  4019fc:	cbnz	w0, 401a0c <ferror@plt+0x10c>
  401a00:	bl	401978 <ferror@plt+0x78>
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	strb	w0, [x19, #568]
  401a0c:	ldr	x19, [sp, #16]
  401a10:	ldp	x29, x30, [sp], #32
  401a14:	ret
  401a18:	b	4019a8 <ferror@plt+0xa8>
  401a1c:	sub	sp, sp, #0x130
  401a20:	stp	x20, x19, [sp, #288]
  401a24:	adrp	x19, 402000 <ferror@plt+0x700>
  401a28:	add	x19, x19, #0x648
  401a2c:	stp	x28, x27, [sp, #224]
  401a30:	stp	x26, x25, [sp, #240]
  401a34:	mov	x26, x1
  401a38:	mov	w28, w0
  401a3c:	mov	w0, #0x9                   	// #9
  401a40:	mov	x1, x19
  401a44:	stp	x29, x30, [sp, #208]
  401a48:	stp	x24, x23, [sp, #256]
  401a4c:	stp	x22, x21, [sp, #272]
  401a50:	add	x29, sp, #0xd0
  401a54:	bl	401630 <signal@plt>
  401a58:	mov	w0, #0x2                   	// #2
  401a5c:	mov	x1, x19
  401a60:	bl	401630 <signal@plt>
  401a64:	adrp	x1, 405000 <ferror@plt+0x3700>
  401a68:	add	x1, x1, #0x4f
  401a6c:	mov	w0, #0x6                   	// #6
  401a70:	bl	4018f0 <setlocale@plt>
  401a74:	adrp	x19, 404000 <ferror@plt+0x2700>
  401a78:	add	x19, x19, #0xd29
  401a7c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401a80:	add	x1, x1, #0xd34
  401a84:	mov	x0, x19
  401a88:	bl	401680 <bindtextdomain@plt>
  401a8c:	mov	x0, x19
  401a90:	bl	401740 <textdomain@plt>
  401a94:	adrp	x0, 402000 <ferror@plt+0x700>
  401a98:	add	x0, x0, #0x9dc
  401a9c:	bl	4047c0 <ferror@plt+0x2ec0>
  401aa0:	cbz	w28, 402590 <ferror@plt+0xc90>
  401aa4:	adrp	x2, 404000 <ferror@plt+0x2700>
  401aa8:	adrp	x3, 404000 <ferror@plt+0x2700>
  401aac:	add	x2, x2, #0xd50
  401ab0:	add	x3, x3, #0x8a0
  401ab4:	mov	w0, w28
  401ab8:	mov	x1, x26
  401abc:	mov	x4, xzr
  401ac0:	bl	401750 <getopt_long@plt>
  401ac4:	tbnz	w0, #31, 401ef4 <ferror@plt+0x5f4>
  401ac8:	mov	w8, #0x2d                  	// #45
  401acc:	str	w8, [sp, #8]
  401ad0:	adrp	x20, 404000 <ferror@plt+0x2700>
  401ad4:	adrp	x21, 404000 <ferror@plt+0x2700>
  401ad8:	adrp	x25, 404000 <ferror@plt+0x2700>
  401adc:	adrp	x23, 404000 <ferror@plt+0x2700>
  401ae0:	mov	w8, #0x1                   	// #1
  401ae4:	mov	x19, xzr
  401ae8:	mov	w24, wzr
  401aec:	add	x20, x20, #0x818
  401af0:	add	x21, x21, #0xf72
  401af4:	add	x25, x25, #0xf9b
  401af8:	add	x23, x23, #0xfa2
  401afc:	stp	wzr, w8, [sp]
  401b00:	mov	w27, #0x2d                  	// #45
  401b04:	mov	w8, #0x2d                  	// #45
  401b08:	stp	w8, wzr, [sp, #12]
  401b0c:	b	401b40 <ferror@plt+0x240>
  401b10:	str	w0, [sp, #12]
  401b14:	mov	w22, w27
  401b18:	adrp	x2, 404000 <ferror@plt+0x2700>
  401b1c:	adrp	x3, 404000 <ferror@plt+0x2700>
  401b20:	mov	w0, w28
  401b24:	mov	x1, x26
  401b28:	add	x2, x2, #0xd50
  401b2c:	add	x3, x3, #0x8a0
  401b30:	mov	x4, xzr
  401b34:	bl	401750 <getopt_long@plt>
  401b38:	mov	w27, w22
  401b3c:	tbnz	w0, #31, 401f18 <ferror@plt+0x618>
  401b40:	sub	w8, w0, #0x31
  401b44:	cmp	w8, #0x42
  401b48:	b.hi	4025c8 <ferror@plt+0xcc8>  // b.pmore
  401b4c:	adr	x9, 401b10 <ferror@plt+0x210>
  401b50:	ldrh	w10, [x20, x8, lsl #1]
  401b54:	add	x9, x9, x10, lsl #2
  401b58:	mov	w22, w0
  401b5c:	br	x9
  401b60:	mov	w22, w27
  401b64:	str	w0, [sp, #8]
  401b68:	b	401b18 <ferror@plt+0x218>
  401b6c:	adrp	x8, 416000 <ferror@plt+0x14700>
  401b70:	ldr	x20, [x8, #536]
  401b74:	mov	x0, x20
  401b78:	b	401b84 <ferror@plt+0x284>
  401b7c:	orr	w24, w0, w24
  401b80:	mov	x0, xzr
  401b84:	mov	x1, x21
  401b88:	bl	401540 <strtok@plt>
  401b8c:	cbz	x0, 401e34 <ferror@plt+0x534>
  401b90:	mov	x8, x0
  401b94:	ldrb	w9, [x8], #1
  401b98:	cmp	w9, #0x2d
  401b9c:	csel	x22, x8, x0, eq  // eq = none
  401ba0:	mov	x0, x25
  401ba4:	mov	x1, x22
  401ba8:	bl	4016e0 <strcasecmp@plt>
  401bac:	cbz	w0, 401cd8 <ferror@plt+0x3d8>
  401bb0:	mov	x0, x23
  401bb4:	mov	x1, x22
  401bb8:	bl	4016e0 <strcasecmp@plt>
  401bbc:	cbz	w0, 401d30 <ferror@plt+0x430>
  401bc0:	adrp	x0, 404000 <ferror@plt+0x2700>
  401bc4:	add	x0, x0, #0xfa9
  401bc8:	mov	x1, x22
  401bcc:	bl	4016e0 <strcasecmp@plt>
  401bd0:	cbz	w0, 401d44 <ferror@plt+0x444>
  401bd4:	adrp	x0, 404000 <ferror@plt+0x2700>
  401bd8:	add	x0, x0, #0xfb0
  401bdc:	mov	x1, x22
  401be0:	bl	4016e0 <strcasecmp@plt>
  401be4:	cbz	w0, 401d58 <ferror@plt+0x458>
  401be8:	adrp	x0, 404000 <ferror@plt+0x2700>
  401bec:	add	x0, x0, #0xfb7
  401bf0:	mov	x1, x22
  401bf4:	bl	4016e0 <strcasecmp@plt>
  401bf8:	cbz	w0, 401d6c <ferror@plt+0x46c>
  401bfc:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c00:	add	x0, x0, #0xfbd
  401c04:	mov	x1, x22
  401c08:	bl	4016e0 <strcasecmp@plt>
  401c0c:	cbz	w0, 401d80 <ferror@plt+0x480>
  401c10:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c14:	add	x0, x0, #0xfc4
  401c18:	mov	x1, x22
  401c1c:	bl	4016e0 <strcasecmp@plt>
  401c20:	cbz	w0, 401d94 <ferror@plt+0x494>
  401c24:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c28:	add	x0, x0, #0xfca
  401c2c:	mov	x1, x22
  401c30:	bl	4016e0 <strcasecmp@plt>
  401c34:	cbz	w0, 401da8 <ferror@plt+0x4a8>
  401c38:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c3c:	add	x0, x0, #0xfd0
  401c40:	mov	x1, x22
  401c44:	bl	4016e0 <strcasecmp@plt>
  401c48:	cbz	w0, 401dbc <ferror@plt+0x4bc>
  401c4c:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c50:	add	x0, x0, #0xfd6
  401c54:	mov	x1, x22
  401c58:	bl	4016e0 <strcasecmp@plt>
  401c5c:	cbz	w0, 401dd0 <ferror@plt+0x4d0>
  401c60:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c64:	add	x0, x0, #0xfdc
  401c68:	mov	x1, x22
  401c6c:	bl	4016e0 <strcasecmp@plt>
  401c70:	cbz	w0, 401de4 <ferror@plt+0x4e4>
  401c74:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c78:	add	x0, x0, #0xfe1
  401c7c:	mov	x1, x22
  401c80:	bl	4016e0 <strcasecmp@plt>
  401c84:	cbz	w0, 401df8 <ferror@plt+0x4f8>
  401c88:	adrp	x0, 404000 <ferror@plt+0x2700>
  401c8c:	add	x0, x0, #0xfe7
  401c90:	mov	x1, x22
  401c94:	bl	4016e0 <strcasecmp@plt>
  401c98:	cbz	w0, 401e0c <ferror@plt+0x50c>
  401c9c:	adrp	x0, 404000 <ferror@plt+0x2700>
  401ca0:	add	x0, x0, #0xfed
  401ca4:	mov	x1, x22
  401ca8:	bl	4016e0 <strcasecmp@plt>
  401cac:	cbz	w0, 401e20 <ferror@plt+0x520>
  401cb0:	adrp	x0, 404000 <ferror@plt+0x2700>
  401cb4:	add	x0, x0, #0xff5
  401cb8:	mov	x1, x22
  401cbc:	bl	4016e0 <strcasecmp@plt>
  401cc0:	cbnz	w0, 401ce8 <ferror@plt+0x3e8>
  401cc4:	adrp	x8, 404000 <ferror@plt+0x2700>
  401cc8:	add	x8, x8, #0xca0
  401ccc:	ldr	w0, [x8, #8]
  401cd0:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401cd4:	b	401ce8 <ferror@plt+0x3e8>
  401cd8:	adrp	x8, 404000 <ferror@plt+0x2700>
  401cdc:	add	x8, x8, #0xbc0
  401ce0:	ldr	w0, [x8, #8]
  401ce4:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2700>
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	add	x1, x1, #0xf74
  401cf8:	bl	401870 <dcgettext@plt>
  401cfc:	mov	x1, x0
  401d00:	mov	x0, x22
  401d04:	bl	40329c <ferror@plt+0x199c>
  401d08:	cmp	x22, x20
  401d0c:	b.ls	401b7c <ferror@plt+0x27c>  // b.plast
  401d10:	ldurb	w8, [x22, #-1]
  401d14:	cmp	w8, #0x2d
  401d18:	b.ne	401b7c <ferror@plt+0x27c>  // b.any
  401d1c:	ldr	w8, [sp, #16]
  401d20:	orr	w8, w0, w8
  401d24:	str	w8, [sp, #16]
  401d28:	mov	x0, xzr
  401d2c:	b	401b84 <ferror@plt+0x284>
  401d30:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d34:	add	x8, x8, #0xbd0
  401d38:	ldr	w0, [x8, #8]
  401d3c:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401d40:	b	401ce8 <ferror@plt+0x3e8>
  401d44:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d48:	add	x8, x8, #0xbe0
  401d4c:	ldr	w0, [x8, #8]
  401d50:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401d54:	b	401ce8 <ferror@plt+0x3e8>
  401d58:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d5c:	add	x8, x8, #0xbf0
  401d60:	ldr	w0, [x8, #8]
  401d64:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401d68:	b	401ce8 <ferror@plt+0x3e8>
  401d6c:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d70:	add	x8, x8, #0xc00
  401d74:	ldr	w0, [x8, #8]
  401d78:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401d7c:	b	401ce8 <ferror@plt+0x3e8>
  401d80:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d84:	add	x8, x8, #0xc10
  401d88:	ldr	w0, [x8, #8]
  401d8c:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401d90:	b	401ce8 <ferror@plt+0x3e8>
  401d94:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d98:	add	x8, x8, #0xc20
  401d9c:	ldr	w0, [x8, #8]
  401da0:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401da4:	b	401ce8 <ferror@plt+0x3e8>
  401da8:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dac:	add	x8, x8, #0xc30
  401db0:	ldr	w0, [x8, #8]
  401db4:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401db8:	b	401ce8 <ferror@plt+0x3e8>
  401dbc:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dc0:	add	x8, x8, #0xc40
  401dc4:	ldr	w0, [x8, #8]
  401dc8:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401dcc:	b	401ce8 <ferror@plt+0x3e8>
  401dd0:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dd4:	add	x8, x8, #0xc50
  401dd8:	ldr	w0, [x8, #8]
  401ddc:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401de0:	b	401ce8 <ferror@plt+0x3e8>
  401de4:	adrp	x8, 404000 <ferror@plt+0x2700>
  401de8:	add	x8, x8, #0xc60
  401dec:	ldr	w0, [x8, #8]
  401df0:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401df4:	b	401ce8 <ferror@plt+0x3e8>
  401df8:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dfc:	add	x8, x8, #0xc70
  401e00:	ldr	w0, [x8, #8]
  401e04:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401e08:	b	401ce8 <ferror@plt+0x3e8>
  401e0c:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e10:	add	x8, x8, #0xc80
  401e14:	ldr	w0, [x8, #8]
  401e18:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401e1c:	b	401ce8 <ferror@plt+0x3e8>
  401e20:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e24:	add	x8, x8, #0xc90
  401e28:	ldr	w0, [x8, #8]
  401e2c:	tbz	w0, #31, 401d08 <ferror@plt+0x408>
  401e30:	b	401ce8 <ferror@plt+0x3e8>
  401e34:	ldr	w2, [sp, #16]
  401e38:	adrp	x0, 404000 <ferror@plt+0x2700>
  401e3c:	add	x0, x0, #0xf82
  401e40:	mov	w1, w24
  401e44:	bl	40293c <ferror@plt+0x103c>
  401e48:	adrp	x20, 404000 <ferror@plt+0x2700>
  401e4c:	mov	w22, w27
  401e50:	add	x20, x20, #0x818
  401e54:	b	401b18 <ferror@plt+0x218>
  401e58:	adrp	x8, 416000 <ferror@plt+0x14700>
  401e5c:	ldr	x19, [x8, #536]
  401e60:	b	401b14 <ferror@plt+0x214>
  401e64:	adrp	x8, 416000 <ferror@plt+0x14700>
  401e68:	ldr	x22, [x8, #536]
  401e6c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	mov	x0, xzr
  401e78:	add	x1, x1, #0xd63
  401e7c:	bl	401870 <dcgettext@plt>
  401e80:	mov	x1, x0
  401e84:	mov	x0, x22
  401e88:	bl	40329c <ferror@plt+0x199c>
  401e8c:	str	w0, [sp]
  401e90:	b	401b14 <ferror@plt+0x214>
  401e94:	mov	w8, #0x1                   	// #1
  401e98:	adrp	x9, 416000 <ferror@plt+0x14700>
  401e9c:	strb	w8, [x9, #572]
  401ea0:	b	401b14 <ferror@plt+0x214>
  401ea4:	adrp	x8, 416000 <ferror@plt+0x14700>
  401ea8:	ldr	x22, [x8, #536]
  401eac:	adrp	x1, 404000 <ferror@plt+0x2700>
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, xzr
  401eb8:	add	x1, x1, #0xd7a
  401ebc:	bl	401870 <dcgettext@plt>
  401ec0:	mov	x1, x0
  401ec4:	mov	x0, x22
  401ec8:	bl	403468 <ferror@plt+0x1b68>
  401ecc:	cmp	w0, #0xb
  401ed0:	mov	w22, w27
  401ed4:	str	w0, [sp, #4]
  401ed8:	b.lt	401b18 <ferror@plt+0x218>  // b.tstop
  401edc:	adrp	x8, 416000 <ferror@plt+0x14700>
  401ee0:	ldr	x2, [x8, #536]
  401ee4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ee8:	add	x1, x1, #0xd91
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	bl	401880 <errx@plt>
  401ef4:	mov	w8, #0x2d                  	// #45
  401ef8:	stp	w8, wzr, [sp, #12]
  401efc:	mov	w8, #0x2d                  	// #45
  401f00:	str	w8, [sp, #8]
  401f04:	mov	w8, #0x1                   	// #1
  401f08:	mov	w24, wzr
  401f0c:	mov	x19, xzr
  401f10:	mov	w22, #0x2d                  	// #45
  401f14:	stp	wzr, w8, [sp]
  401f18:	adrp	x21, 416000 <ferror@plt+0x14700>
  401f1c:	ldrsw	x8, [x21, #544]
  401f20:	sub	w9, w28, w8
  401f24:	cmp	w9, #0x2
  401f28:	b.ne	4025b0 <ferror@plt+0xcb0>  // b.any
  401f2c:	ldr	x20, [x26, x8, lsl #3]
  401f30:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f34:	add	x0, x0, #0x366
  401f38:	mov	x1, x20
  401f3c:	bl	4016e0 <strcasecmp@plt>
  401f40:	ldp	w23, w27, [sp, #8]
  401f44:	ldr	w25, [sp]
  401f48:	cbz	w0, 4020c0 <ferror@plt+0x7c0>
  401f4c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f50:	add	x0, x0, #0x36a
  401f54:	mov	x1, x20
  401f58:	bl	4016e0 <strcasecmp@plt>
  401f5c:	cbz	w0, 4020cc <ferror@plt+0x7cc>
  401f60:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f64:	add	x0, x0, #0x36f
  401f68:	mov	x1, x20
  401f6c:	bl	4016e0 <strcasecmp@plt>
  401f70:	cbz	w0, 4020d8 <ferror@plt+0x7d8>
  401f74:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f78:	add	x0, x0, #0x39d
  401f7c:	mov	x1, x20
  401f80:	bl	4016e0 <strcasecmp@plt>
  401f84:	cbz	w0, 4020e4 <ferror@plt+0x7e4>
  401f88:	adrp	x0, 404000 <ferror@plt+0x2700>
  401f8c:	add	x0, x0, #0xfbe
  401f90:	mov	x1, x20
  401f94:	bl	4016e0 <strcasecmp@plt>
  401f98:	cbz	w0, 4020f0 <ferror@plt+0x7f0>
  401f9c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fa0:	add	x0, x0, #0x375
  401fa4:	mov	x1, x20
  401fa8:	bl	4016e0 <strcasecmp@plt>
  401fac:	cbz	w0, 4020fc <ferror@plt+0x7fc>
  401fb0:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fb4:	add	x0, x0, #0x376
  401fb8:	mov	x1, x20
  401fbc:	bl	4016e0 <strcasecmp@plt>
  401fc0:	cbz	w0, 402108 <ferror@plt+0x808>
  401fc4:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fc8:	add	x0, x0, #0x37a
  401fcc:	mov	x1, x20
  401fd0:	bl	4016e0 <strcasecmp@plt>
  401fd4:	cbz	w0, 402114 <ferror@plt+0x814>
  401fd8:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fdc:	add	x0, x0, #0x380
  401fe0:	mov	x1, x20
  401fe4:	bl	4016e0 <strcasecmp@plt>
  401fe8:	cbz	w0, 402120 <ferror@plt+0x820>
  401fec:	adrp	x0, 405000 <ferror@plt+0x3700>
  401ff0:	add	x0, x0, #0x386
  401ff4:	mov	x1, x20
  401ff8:	bl	4016e0 <strcasecmp@plt>
  401ffc:	cbz	w0, 40212c <ferror@plt+0x82c>
  402000:	adrp	x0, 405000 <ferror@plt+0x3700>
  402004:	add	x0, x0, #0x38b
  402008:	mov	x1, x20
  40200c:	bl	4016e0 <strcasecmp@plt>
  402010:	cbz	w0, 402138 <ferror@plt+0x838>
  402014:	adrp	x0, 405000 <ferror@plt+0x3700>
  402018:	add	x0, x0, #0x390
  40201c:	mov	x1, x20
  402020:	bl	4016e0 <strcasecmp@plt>
  402024:	cbz	w0, 402144 <ferror@plt+0x844>
  402028:	adrp	x0, 405000 <ferror@plt+0x3700>
  40202c:	add	x0, x0, #0x399
  402030:	mov	x1, x20
  402034:	bl	4016e0 <strcasecmp@plt>
  402038:	cbz	w0, 402150 <ferror@plt+0x850>
  40203c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402040:	add	x0, x0, #0x3a1
  402044:	mov	x1, x20
  402048:	bl	4016e0 <strcasecmp@plt>
  40204c:	cbz	w0, 40215c <ferror@plt+0x85c>
  402050:	adrp	x0, 405000 <ferror@plt+0x3700>
  402054:	add	x0, x0, #0x3a5
  402058:	mov	x1, x20
  40205c:	bl	4016e0 <strcasecmp@plt>
  402060:	cbz	w0, 402168 <ferror@plt+0x868>
  402064:	adrp	x0, 405000 <ferror@plt+0x3700>
  402068:	add	x0, x0, #0x3ad
  40206c:	mov	x1, x20
  402070:	bl	4016e0 <strcasecmp@plt>
  402074:	cbz	w0, 402174 <ferror@plt+0x874>
  402078:	adrp	x0, 405000 <ferror@plt+0x3700>
  40207c:	add	x0, x0, #0x3b2
  402080:	mov	x1, x20
  402084:	bl	4016e0 <strcasecmp@plt>
  402088:	cbz	w0, 402180 <ferror@plt+0x880>
  40208c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402090:	add	x0, x0, #0x3ba
  402094:	mov	x1, x20
  402098:	bl	4016e0 <strcasecmp@plt>
  40209c:	cbz	w0, 40218c <ferror@plt+0x88c>
  4020a0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4020a4:	add	x0, x0, #0x3be
  4020a8:	mov	x1, x20
  4020ac:	bl	4016e0 <strcasecmp@plt>
  4020b0:	cbz	w0, 402198 <ferror@plt+0x898>
  4020b4:	mov	w8, #0xffffffff            	// #-1
  4020b8:	str	w8, [sp, #44]
  4020bc:	b	402290 <ferror@plt+0x990>
  4020c0:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020c4:	add	x8, x8, #0xa80
  4020c8:	b	4021a0 <ferror@plt+0x8a0>
  4020cc:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020d0:	add	x8, x8, #0xa90
  4020d4:	b	4021a0 <ferror@plt+0x8a0>
  4020d8:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020dc:	add	x8, x8, #0xaa0
  4020e0:	b	4021a0 <ferror@plt+0x8a0>
  4020e4:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020e8:	add	x8, x8, #0xab0
  4020ec:	b	4021a0 <ferror@plt+0x8a0>
  4020f0:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020f4:	add	x8, x8, #0xac0
  4020f8:	b	4021a0 <ferror@plt+0x8a0>
  4020fc:	adrp	x8, 404000 <ferror@plt+0x2700>
  402100:	add	x8, x8, #0xad0
  402104:	b	4021a0 <ferror@plt+0x8a0>
  402108:	adrp	x8, 404000 <ferror@plt+0x2700>
  40210c:	add	x8, x8, #0xae0
  402110:	b	4021a0 <ferror@plt+0x8a0>
  402114:	adrp	x8, 404000 <ferror@plt+0x2700>
  402118:	add	x8, x8, #0xaf0
  40211c:	b	4021a0 <ferror@plt+0x8a0>
  402120:	adrp	x8, 404000 <ferror@plt+0x2700>
  402124:	add	x8, x8, #0xb00
  402128:	b	4021a0 <ferror@plt+0x8a0>
  40212c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402130:	add	x8, x8, #0xb10
  402134:	b	4021a0 <ferror@plt+0x8a0>
  402138:	adrp	x8, 404000 <ferror@plt+0x2700>
  40213c:	add	x8, x8, #0xb20
  402140:	b	4021a0 <ferror@plt+0x8a0>
  402144:	adrp	x8, 404000 <ferror@plt+0x2700>
  402148:	add	x8, x8, #0xb30
  40214c:	b	4021a0 <ferror@plt+0x8a0>
  402150:	adrp	x8, 404000 <ferror@plt+0x2700>
  402154:	add	x8, x8, #0xb40
  402158:	b	4021a0 <ferror@plt+0x8a0>
  40215c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402160:	add	x8, x8, #0xb50
  402164:	b	4021a0 <ferror@plt+0x8a0>
  402168:	adrp	x8, 404000 <ferror@plt+0x2700>
  40216c:	add	x8, x8, #0xb60
  402170:	b	4021a0 <ferror@plt+0x8a0>
  402174:	adrp	x8, 404000 <ferror@plt+0x2700>
  402178:	add	x8, x8, #0xb70
  40217c:	b	4021a0 <ferror@plt+0x8a0>
  402180:	adrp	x8, 404000 <ferror@plt+0x2700>
  402184:	add	x8, x8, #0xb80
  402188:	b	4021a0 <ferror@plt+0x8a0>
  40218c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402190:	add	x8, x8, #0xb90
  402194:	b	4021a0 <ferror@plt+0x8a0>
  402198:	adrp	x8, 404000 <ferror@plt+0x2700>
  40219c:	add	x8, x8, #0xba0
  4021a0:	ldr	w0, [x8, #8]
  4021a4:	str	w0, [sp, #44]
  4021a8:	tbnz	w0, #31, 402290 <ferror@plt+0x990>
  4021ac:	cmp	w0, #0x10
  4021b0:	b.ne	4021e8 <ferror@plt+0x8e8>  // b.any
  4021b4:	mov	w8, #0xc200                	// #49664
  4021b8:	cmp	w25, #0x0
  4021bc:	movk	w8, #0x1, lsl #16
  4021c0:	mov	w9, #0x38                  	// #56
  4021c4:	csel	w25, w8, w25, eq  // eq = none
  4021c8:	cmp	w23, #0x2d
  4021cc:	mov	w10, #0x6e                  	// #110
  4021d0:	csel	w23, w9, w23, eq  // eq = none
  4021d4:	cmp	w27, #0x2d
  4021d8:	csel	w27, w10, w27, eq  // eq = none
  4021dc:	cmp	w22, #0x2d
  4021e0:	mov	w8, #0x31                  	// #49
  4021e4:	csel	w22, w8, w22, eq  // eq = none
  4021e8:	ldrsw	x8, [x21, #544]
  4021ec:	mov	w1, #0x102                 	// #258
  4021f0:	add	x8, x26, x8, lsl #3
  4021f4:	ldr	x20, [x8, #8]
  4021f8:	mov	x0, x20
  4021fc:	bl	401650 <open@plt>
  402200:	tbnz	w0, #31, 402600 <ferror@plt+0xd00>
  402204:	mov	w21, w0
  402208:	bl	401850 <isatty@plt>
  40220c:	cbz	w0, 40260c <ferror@plt+0xd0c>
  402210:	adrp	x0, 404000 <ferror@plt+0x2700>
  402214:	add	x0, x0, #0xe45
  402218:	mov	x1, x20
  40221c:	bl	40293c <ferror@plt+0x103c>
  402220:	add	x1, sp, #0x30
  402224:	mov	w0, w21
  402228:	bl	401610 <tcgetattr@plt>
  40222c:	tbnz	w0, #31, 402630 <ferror@plt+0xd30>
  402230:	add	x0, sp, #0x30
  402234:	bl	401860 <cfmakeraw@plt>
  402238:	cbz	w25, 40226c <ferror@plt+0x96c>
  40223c:	add	x0, sp, #0x30
  402240:	mov	w1, w25
  402244:	bl	4017a0 <cfsetspeed@plt>
  402248:	cbz	w0, 40226c <ferror@plt+0x96c>
  40224c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402250:	add	x0, x0, #0x3c6
  402254:	bl	40293c <ferror@plt+0x103c>
  402258:	ldr	w8, [sp, #56]
  40225c:	stp	w25, w25, [sp, #100]
  402260:	and	w8, w8, #0xfffffff0
  402264:	orr	w8, w8, #0x1000
  402268:	str	w8, [sp, #56]
  40226c:	cmp	w22, #0x2d
  402270:	b.eq	4022cc <ferror@plt+0x9cc>  // b.none
  402274:	cmp	w22, #0x32
  402278:	b.eq	4022c0 <ferror@plt+0x9c0>  // b.none
  40227c:	cmp	w22, #0x31
  402280:	b.ne	40258c <ferror@plt+0xc8c>  // b.any
  402284:	ldr	w8, [sp, #56]
  402288:	and	w8, w8, #0xffffffbf
  40228c:	b	4022c8 <ferror@plt+0x9c8>
  402290:	adrp	x1, 404000 <ferror@plt+0x2700>
  402294:	add	x1, x1, #0xdfd
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x0, xzr
  4022a0:	bl	401870 <dcgettext@plt>
  4022a4:	mov	x1, x0
  4022a8:	mov	x0, x20
  4022ac:	bl	40329c <ferror@plt+0x199c>
  4022b0:	str	w0, [sp, #44]
  4022b4:	cmp	w0, #0x10
  4022b8:	b.eq	4021b4 <ferror@plt+0x8b4>  // b.none
  4022bc:	b	4021e8 <ferror@plt+0x8e8>
  4022c0:	ldr	w8, [sp, #56]
  4022c4:	orr	w8, w8, #0x40
  4022c8:	str	w8, [sp, #56]
  4022cc:	cmp	w23, #0x2d
  4022d0:	b.eq	402300 <ferror@plt+0xa00>  // b.none
  4022d4:	cmp	w23, #0x38
  4022d8:	b.eq	4022f4 <ferror@plt+0x9f4>  // b.none
  4022dc:	cmp	w23, #0x37
  4022e0:	b.ne	40258c <ferror@plt+0xc8c>  // b.any
  4022e4:	ldr	w8, [sp, #56]
  4022e8:	and	w8, w8, #0xffffffcf
  4022ec:	orr	w8, w8, #0x20
  4022f0:	b	4022fc <ferror@plt+0x9fc>
  4022f4:	ldr	w8, [sp, #56]
  4022f8:	orr	w8, w8, #0x30
  4022fc:	str	w8, [sp, #56]
  402300:	cmp	w27, #0x6d
  402304:	b.gt	402318 <ferror@plt+0xa18>
  402308:	cmp	w27, #0x2d
  40230c:	b.ne	40232c <ferror@plt+0xa2c>  // b.any
  402310:	ldr	w8, [sp, #56]
  402314:	b	402358 <ferror@plt+0xa58>
  402318:	cmp	w27, #0x6e
  40231c:	b.ne	402344 <ferror@plt+0xa44>  // b.any
  402320:	ldr	w8, [sp, #56]
  402324:	and	w8, w8, #0xfffffcff
  402328:	b	402354 <ferror@plt+0xa54>
  40232c:	cmp	w27, #0x65
  402330:	b.ne	40258c <ferror@plt+0xc8c>  // b.any
  402334:	ldr	w8, [sp, #56]
  402338:	and	w8, w8, #0xfffffcff
  40233c:	orr	w8, w8, #0x100
  402340:	b	402354 <ferror@plt+0xa54>
  402344:	cmp	w27, #0x6f
  402348:	b.ne	40258c <ferror@plt+0xc8c>  // b.any
  40234c:	ldr	w8, [sp, #56]
  402350:	orr	w8, w8, #0x300
  402354:	str	w8, [sp, #56]
  402358:	ldr	w9, [sp, #48]
  40235c:	orr	w8, w8, #0x80
  402360:	str	w8, [sp, #56]
  402364:	add	x2, sp, #0x30
  402368:	orr	w8, w9, w24
  40236c:	ldr	w9, [sp, #16]
  402370:	mov	w1, #0x2                   	// #2
  402374:	mov	w0, w21
  402378:	bic	w8, w8, w9
  40237c:	str	w8, [sp, #48]
  402380:	bl	401840 <tcsetattr@plt>
  402384:	tbnz	w0, #31, 40263c <ferror@plt+0xd3c>
  402388:	ldr	w5, [sp, #56]
  40238c:	adrp	x0, 404000 <ferror@plt+0x2700>
  402390:	add	x0, x0, #0xe9b
  402394:	mov	w1, w25
  402398:	mov	w2, w23
  40239c:	mov	w3, w27
  4023a0:	mov	w4, w22
  4023a4:	bl	40293c <ferror@plt+0x103c>
  4023a8:	ldr	w24, [sp, #4]
  4023ac:	cbz	x19, 402474 <ferror@plt+0xb74>
  4023b0:	ldrb	w8, [x19]
  4023b4:	cbz	w8, 402474 <ferror@plt+0xb74>
  4023b8:	adrp	x0, 404000 <ferror@plt+0x2700>
  4023bc:	add	x0, x0, #0xebc
  4023c0:	mov	x1, x19
  4023c4:	bl	40293c <ferror@plt+0x103c>
  4023c8:	mov	x0, x19
  4023cc:	bl	401560 <strlen@plt>
  4023d0:	cbz	x0, 402458 <ferror@plt+0xb58>
  4023d4:	mov	x22, x0
  4023d8:	bl	4018b0 <__errno_location@plt>
  4023dc:	adrp	x8, 404000 <ferror@plt+0x2700>
  4023e0:	ldr	q0, [x8, #2048]
  4023e4:	mov	x23, x0
  4023e8:	str	q0, [sp, #16]
  4023ec:	b	4023f4 <ferror@plt+0xaf4>
  4023f0:	cbz	x22, 402458 <ferror@plt+0xb58>
  4023f4:	mov	w0, w21
  4023f8:	mov	x1, x19
  4023fc:	mov	x2, x22
  402400:	str	wzr, [x23]
  402404:	bl	401720 <write@plt>
  402408:	cmp	x0, #0x1
  40240c:	b.lt	402424 <ferror@plt+0xb24>  // b.tstop
  402410:	ldr	w8, [x23]
  402414:	subs	x22, x22, x0
  402418:	add	x9, x19, x0
  40241c:	csel	x19, x19, x9, eq  // eq = none
  402420:	b	402438 <ferror@plt+0xb38>
  402424:	ldr	w8, [x23]
  402428:	cmp	w8, #0xb
  40242c:	b.eq	402438 <ferror@plt+0xb38>  // b.none
  402430:	cmp	w8, #0x4
  402434:	b.ne	402534 <ferror@plt+0xc34>  // b.any
  402438:	cmp	w8, #0xb
  40243c:	b.ne	4023f0 <ferror@plt+0xaf0>  // b.any
  402440:	ldr	q0, [sp, #16]
  402444:	sub	x0, x29, #0x60
  402448:	mov	x1, xzr
  40244c:	stur	q0, [x29, #-96]
  402450:	bl	4017c0 <nanosleep@plt>
  402454:	b	4023f0 <ferror@plt+0xaf0>
  402458:	cbz	w24, 402474 <ferror@plt+0xb74>
  40245c:	adrp	x0, 404000 <ferror@plt+0x2700>
  402460:	add	x0, x0, #0xef3
  402464:	mov	w1, w24
  402468:	bl	40293c <ferror@plt+0x103c>
  40246c:	mov	w0, w24
  402470:	bl	4016b0 <sleep@plt>
  402474:	add	x2, sp, #0x2c
  402478:	mov	w1, #0x5423                	// #21539
  40247c:	mov	w0, w21
  402480:	bl	4018e0 <ioctl@plt>
  402484:	tbz	w0, #31, 4024a8 <ferror@plt+0xba8>
  402488:	adrp	x1, 404000 <ferror@plt+0x2700>
  40248c:	add	x1, x1, #0xf0a
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	bl	401870 <dcgettext@plt>
  40249c:	mov	x1, x0
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	bl	4018d0 <err@plt>
  4024a8:	ldr	w1, [sp, #44]
  4024ac:	adrp	x0, 404000 <ferror@plt+0x2700>
  4024b0:	add	x0, x0, #0xf25
  4024b4:	bl	40293c <ferror@plt+0x103c>
  4024b8:	ldr	w8, [sp, #44]
  4024bc:	cmp	w8, #0x15
  4024c0:	b.ne	402500 <ferror@plt+0xc00>  // b.any
  4024c4:	mov	w1, #0x4700                	// #18176
  4024c8:	sub	x2, x29, #0x60
  4024cc:	movk	w1, #0x804c, lsl #16
  4024d0:	mov	w0, w21
  4024d4:	bl	4018e0 <ioctl@plt>
  4024d8:	adrp	x8, 404000 <ferror@plt+0x2700>
  4024dc:	ldr	d0, [x8, #2064]
  4024e0:	mov	w1, #0x4701                	// #18177
  4024e4:	movi	v1.2s, #0x7f
  4024e8:	sub	x2, x29, #0x60
  4024ec:	movk	w1, #0x404c, lsl #16
  4024f0:	mov	w0, w21
  4024f4:	stur	d0, [x29, #-92]
  4024f8:	stur	d1, [x29, #-68]
  4024fc:	bl	4018e0 <ioctl@plt>
  402500:	adrp	x8, 416000 <ferror@plt+0x14700>
  402504:	ldrb	w8, [x8, #572]
  402508:	tbnz	w8, #0, 402528 <ferror@plt+0xc28>
  40250c:	mov	w0, wzr
  402510:	mov	w1, wzr
  402514:	bl	4015a0 <daemon@plt>
  402518:	tbz	w0, #31, 402528 <ferror@plt+0xc28>
  40251c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402520:	add	x1, x1, #0xf3f
  402524:	b	402490 <ferror@plt+0xb90>
  402528:	bl	4015c0 <pause@plt>
  40252c:	mov	w0, wzr
  402530:	bl	401580 <exit@plt>
  402534:	adrp	x1, 404000 <ferror@plt+0x2700>
  402538:	add	x1, x1, #0xed2
  40253c:	mov	w2, #0x5                   	// #5
  402540:	mov	x0, xzr
  402544:	bl	401870 <dcgettext@plt>
  402548:	mov	x1, x0
  40254c:	mov	w0, #0x1                   	// #1
  402550:	mov	x2, x20
  402554:	bl	4018d0 <err@plt>
  402558:	adrp	x1, 404000 <ferror@plt+0x2700>
  40255c:	add	x1, x1, #0xda3
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401870 <dcgettext@plt>
  40256c:	adrp	x8, 416000 <ferror@plt+0x14700>
  402570:	ldr	x1, [x8, #560]
  402574:	adrp	x2, 404000 <ferror@plt+0x2700>
  402578:	add	x2, x2, #0xdaf
  40257c:	bl	4018a0 <printf@plt>
  402580:	mov	w0, wzr
  402584:	bl	401580 <exit@plt>
  402588:	bl	402668 <ferror@plt+0xd68>
  40258c:	bl	401730 <abort@plt>
  402590:	adrp	x1, 404000 <ferror@plt+0x2700>
  402594:	add	x1, x1, #0xd46
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401870 <dcgettext@plt>
  4025a4:	mov	x1, x0
  4025a8:	mov	w0, #0x1                   	// #1
  4025ac:	bl	401880 <errx@plt>
  4025b0:	adrp	x1, 404000 <ferror@plt+0x2700>
  4025b4:	add	x1, x1, #0xde8
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	mov	x0, xzr
  4025c0:	bl	401870 <dcgettext@plt>
  4025c4:	bl	401820 <warnx@plt>
  4025c8:	adrp	x8, 416000 <ferror@plt+0x14700>
  4025cc:	ldr	x19, [x8, #528]
  4025d0:	adrp	x1, 404000 <ferror@plt+0x2700>
  4025d4:	add	x1, x1, #0xdc1
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	bl	401870 <dcgettext@plt>
  4025e4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4025e8:	ldr	x2, [x8, #560]
  4025ec:	mov	x1, x0
  4025f0:	mov	x0, x19
  4025f4:	bl	4018c0 <fprintf@plt>
  4025f8:	mov	w0, #0x1                   	// #1
  4025fc:	bl	401580 <exit@plt>
  402600:	adrp	x1, 404000 <ferror@plt+0x2700>
  402604:	add	x1, x1, #0xe1e
  402608:	b	40253c <ferror@plt+0xc3c>
  40260c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402610:	add	x1, x1, #0xe2d
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	401870 <dcgettext@plt>
  402620:	mov	x1, x0
  402624:	mov	w0, #0x1                   	// #1
  402628:	mov	x2, x20
  40262c:	bl	401880 <errx@plt>
  402630:	adrp	x1, 404000 <ferror@plt+0x2700>
  402634:	add	x1, x1, #0xe4f
  402638:	b	40253c <ferror@plt+0xc3c>
  40263c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402640:	add	x1, x1, #0xe75
  402644:	b	40253c <ferror@plt+0xc3c>
  402648:	stp	x29, x30, [sp, #-16]!
  40264c:	mov	w1, w0
  402650:	adrp	x0, 404000 <ferror@plt+0x2700>
  402654:	add	x0, x0, #0xf50
  402658:	mov	x29, sp
  40265c:	bl	40293c <ferror@plt+0x103c>
  402660:	mov	w0, wzr
  402664:	bl	401580 <exit@plt>
  402668:	stp	x29, x30, [sp, #-32]!
  40266c:	adrp	x8, 416000 <ferror@plt+0x14700>
  402670:	stp	x20, x19, [sp, #16]
  402674:	ldr	x19, [x8, #552]
  402678:	adrp	x1, 404000 <ferror@plt+0x2700>
  40267c:	add	x1, x1, #0xffb
  402680:	mov	w2, #0x5                   	// #5
  402684:	mov	x0, xzr
  402688:	mov	x29, sp
  40268c:	bl	401870 <dcgettext@plt>
  402690:	mov	x1, x19
  402694:	bl	401570 <fputs@plt>
  402698:	adrp	x1, 405000 <ferror@plt+0x3700>
  40269c:	add	x1, x1, #0x4
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	mov	x0, xzr
  4026a8:	bl	401870 <dcgettext@plt>
  4026ac:	adrp	x8, 416000 <ferror@plt+0x14700>
  4026b0:	ldr	x2, [x8, #560]
  4026b4:	mov	x1, x0
  4026b8:	mov	x0, x19
  4026bc:	bl	4018c0 <fprintf@plt>
  4026c0:	mov	w0, #0xa                   	// #10
  4026c4:	mov	x1, x19
  4026c8:	bl	4015e0 <fputc@plt>
  4026cc:	adrp	x1, 405000 <ferror@plt+0x3700>
  4026d0:	add	x1, x1, #0x24
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	mov	x0, xzr
  4026dc:	bl	401870 <dcgettext@plt>
  4026e0:	mov	x1, x19
  4026e4:	bl	401570 <fputs@plt>
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4026ec:	add	x1, x1, #0x50
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	mov	x0, xzr
  4026f8:	bl	401870 <dcgettext@plt>
  4026fc:	mov	x1, x19
  402700:	bl	401570 <fputs@plt>
  402704:	adrp	x1, 405000 <ferror@plt+0x3700>
  402708:	add	x1, x1, #0x5b
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x0, xzr
  402714:	bl	401870 <dcgettext@plt>
  402718:	mov	x1, x19
  40271c:	bl	401570 <fputs@plt>
  402720:	adrp	x1, 405000 <ferror@plt+0x3700>
  402724:	add	x1, x1, #0x96
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401870 <dcgettext@plt>
  402734:	mov	x1, x19
  402738:	bl	401570 <fputs@plt>
  40273c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402740:	add	x1, x1, #0xc6
  402744:	mov	w2, #0x5                   	// #5
  402748:	mov	x0, xzr
  40274c:	bl	401870 <dcgettext@plt>
  402750:	mov	x1, x19
  402754:	bl	401570 <fputs@plt>
  402758:	adrp	x1, 405000 <ferror@plt+0x3700>
  40275c:	add	x1, x1, #0x100
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x0, xzr
  402768:	bl	401870 <dcgettext@plt>
  40276c:	mov	x1, x19
  402770:	bl	401570 <fputs@plt>
  402774:	adrp	x1, 405000 <ferror@plt+0x3700>
  402778:	add	x1, x1, #0x13b
  40277c:	mov	w2, #0x5                   	// #5
  402780:	mov	x0, xzr
  402784:	bl	401870 <dcgettext@plt>
  402788:	mov	x1, x19
  40278c:	bl	401570 <fputs@plt>
  402790:	adrp	x1, 405000 <ferror@plt+0x3700>
  402794:	add	x1, x1, #0x172
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	bl	401870 <dcgettext@plt>
  4027a4:	mov	x1, x19
  4027a8:	bl	401570 <fputs@plt>
  4027ac:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027b0:	add	x1, x1, #0x1a9
  4027b4:	mov	w2, #0x5                   	// #5
  4027b8:	mov	x0, xzr
  4027bc:	bl	401870 <dcgettext@plt>
  4027c0:	mov	x1, x19
  4027c4:	bl	401570 <fputs@plt>
  4027c8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027cc:	add	x1, x1, #0x1d6
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	mov	x0, xzr
  4027d8:	bl	401870 <dcgettext@plt>
  4027dc:	mov	x1, x19
  4027e0:	bl	401570 <fputs@plt>
  4027e4:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027e8:	add	x1, x1, #0x203
  4027ec:	mov	w2, #0x5                   	// #5
  4027f0:	mov	x0, xzr
  4027f4:	bl	401870 <dcgettext@plt>
  4027f8:	mov	x1, x19
  4027fc:	bl	401570 <fputs@plt>
  402800:	adrp	x1, 405000 <ferror@plt+0x3700>
  402804:	add	x1, x1, #0x22f
  402808:	mov	w2, #0x5                   	// #5
  40280c:	mov	x0, xzr
  402810:	bl	401870 <dcgettext@plt>
  402814:	mov	x1, x19
  402818:	bl	401570 <fputs@plt>
  40281c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402820:	add	x1, x1, #0x25e
  402824:	mov	w2, #0x5                   	// #5
  402828:	mov	x0, xzr
  40282c:	bl	401870 <dcgettext@plt>
  402830:	mov	x1, x19
  402834:	bl	401570 <fputs@plt>
  402838:	adrp	x1, 405000 <ferror@plt+0x3700>
  40283c:	add	x1, x1, #0x28d
  402840:	mov	w2, #0x5                   	// #5
  402844:	mov	x0, xzr
  402848:	bl	401870 <dcgettext@plt>
  40284c:	mov	x1, x19
  402850:	bl	401570 <fputs@plt>
  402854:	mov	w0, #0xa                   	// #10
  402858:	mov	x1, x19
  40285c:	bl	4015e0 <fputc@plt>
  402860:	adrp	x1, 405000 <ferror@plt+0x3700>
  402864:	add	x1, x1, #0x2d8
  402868:	mov	w2, #0x5                   	// #5
  40286c:	mov	x0, xzr
  402870:	bl	401870 <dcgettext@plt>
  402874:	adrp	x1, 405000 <ferror@plt+0x3700>
  402878:	mov	x20, x0
  40287c:	add	x1, x1, #0x2f9
  402880:	mov	w2, #0x5                   	// #5
  402884:	mov	x0, xzr
  402888:	bl	401870 <dcgettext@plt>
  40288c:	mov	x4, x0
  402890:	adrp	x0, 405000 <ferror@plt+0x3700>
  402894:	adrp	x1, 405000 <ferror@plt+0x3700>
  402898:	adrp	x3, 405000 <ferror@plt+0x3700>
  40289c:	add	x0, x0, #0x2bb
  4028a0:	add	x1, x1, #0x2cc
  4028a4:	add	x3, x3, #0x2ea
  4028a8:	mov	x2, x20
  4028ac:	bl	4018a0 <printf@plt>
  4028b0:	adrp	x1, 405000 <ferror@plt+0x3700>
  4028b4:	add	x1, x1, #0x309
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	mov	x0, xzr
  4028c0:	bl	401870 <dcgettext@plt>
  4028c4:	mov	x1, x19
  4028c8:	bl	401570 <fputs@plt>
  4028cc:	adrp	x1, 404000 <ferror@plt+0x2700>
  4028d0:	add	x1, x1, #0xa80
  4028d4:	mov	x0, x19
  4028d8:	bl	402aec <ferror@plt+0x11ec>
  4028dc:	mov	w0, #0xa                   	// #10
  4028e0:	mov	x1, x19
  4028e4:	bl	4015e0 <fputc@plt>
  4028e8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4028ec:	add	x1, x1, #0x320
  4028f0:	mov	w2, #0x5                   	// #5
  4028f4:	mov	x0, xzr
  4028f8:	bl	401870 <dcgettext@plt>
  4028fc:	mov	x1, x19
  402900:	bl	401570 <fputs@plt>
  402904:	adrp	x1, 404000 <ferror@plt+0x2700>
  402908:	add	x1, x1, #0xbc0
  40290c:	mov	x0, x19
  402910:	bl	402aec <ferror@plt+0x11ec>
  402914:	adrp	x1, 405000 <ferror@plt+0x3700>
  402918:	add	x1, x1, #0x337
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, xzr
  402924:	bl	401870 <dcgettext@plt>
  402928:	adrp	x1, 405000 <ferror@plt+0x3700>
  40292c:	add	x1, x1, #0x352
  402930:	bl	4018a0 <printf@plt>
  402934:	mov	w0, wzr
  402938:	bl	401580 <exit@plt>
  40293c:	sub	sp, sp, #0x120
  402940:	adrp	x8, 416000 <ferror@plt+0x14700>
  402944:	ldrb	w8, [x8, #572]
  402948:	stp	x29, x30, [sp, #256]
  40294c:	add	x29, sp, #0x100
  402950:	stp	x28, x19, [sp, #272]
  402954:	cmp	w8, #0x1
  402958:	stp	x1, x2, [x29, #-120]
  40295c:	stp	x3, x4, [x29, #-104]
  402960:	stp	x5, x6, [x29, #-88]
  402964:	stur	x7, [x29, #-72]
  402968:	stp	q0, q1, [sp]
  40296c:	str	q2, [sp, #32]
  402970:	stp	q3, q4, [sp, #48]
  402974:	stp	q5, q6, [sp, #80]
  402978:	str	q7, [sp, #112]
  40297c:	b.ne	4029cc <ferror@plt+0x10cc>  // b.any
  402980:	mov	x19, x0
  402984:	mov	x0, xzr
  402988:	bl	401810 <fflush@plt>
  40298c:	sub	x9, x29, #0x78
  402990:	mov	x10, sp
  402994:	mov	x11, #0xffffffffffffffc8    	// #-56
  402998:	add	x8, x29, #0x20
  40299c:	movk	x11, #0xff80, lsl #32
  4029a0:	add	x9, x9, #0x38
  4029a4:	add	x10, x10, #0x80
  4029a8:	stp	x8, x9, [x29, #-32]
  4029ac:	stp	x10, x11, [x29, #-16]
  4029b0:	ldp	q0, q1, [x29, #-32]
  4029b4:	sub	x1, x29, #0x40
  4029b8:	mov	x0, x19
  4029bc:	stp	q0, q1, [x29, #-64]
  4029c0:	bl	4016c0 <vwarnx@plt>
  4029c4:	mov	x0, xzr
  4029c8:	bl	401810 <fflush@plt>
  4029cc:	ldp	x28, x19, [sp, #272]
  4029d0:	ldp	x29, x30, [sp, #256]
  4029d4:	add	sp, sp, #0x120
  4029d8:	ret
  4029dc:	stp	x29, x30, [sp, #-32]!
  4029e0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4029e4:	stp	x20, x19, [sp, #16]
  4029e8:	ldr	x20, [x8, #552]
  4029ec:	mov	x29, sp
  4029f0:	bl	4018b0 <__errno_location@plt>
  4029f4:	mov	x19, x0
  4029f8:	str	wzr, [x0]
  4029fc:	mov	x0, x20
  402a00:	bl	401900 <ferror@plt>
  402a04:	cbnz	w0, 402aa4 <ferror@plt+0x11a4>
  402a08:	mov	x0, x20
  402a0c:	bl	401810 <fflush@plt>
  402a10:	cbz	w0, 402a64 <ferror@plt+0x1164>
  402a14:	ldr	w20, [x19]
  402a18:	cmp	w20, #0x9
  402a1c:	b.eq	402a28 <ferror@plt+0x1128>  // b.none
  402a20:	cmp	w20, #0x20
  402a24:	b.ne	402abc <ferror@plt+0x11bc>  // b.any
  402a28:	adrp	x8, 416000 <ferror@plt+0x14700>
  402a2c:	ldr	x20, [x8, #528]
  402a30:	str	wzr, [x19]
  402a34:	mov	x0, x20
  402a38:	bl	401900 <ferror@plt>
  402a3c:	cbnz	w0, 402ae4 <ferror@plt+0x11e4>
  402a40:	mov	x0, x20
  402a44:	bl	401810 <fflush@plt>
  402a48:	cbz	w0, 402a84 <ferror@plt+0x1184>
  402a4c:	ldr	w8, [x19]
  402a50:	cmp	w8, #0x9
  402a54:	b.ne	402ae4 <ferror@plt+0x11e4>  // b.any
  402a58:	ldp	x20, x19, [sp, #16]
  402a5c:	ldp	x29, x30, [sp], #32
  402a60:	ret
  402a64:	mov	x0, x20
  402a68:	bl	401620 <fileno@plt>
  402a6c:	tbnz	w0, #31, 402a14 <ferror@plt+0x1114>
  402a70:	bl	401590 <dup@plt>
  402a74:	tbnz	w0, #31, 402a14 <ferror@plt+0x1114>
  402a78:	bl	401700 <close@plt>
  402a7c:	cbnz	w0, 402a14 <ferror@plt+0x1114>
  402a80:	b	402a28 <ferror@plt+0x1128>
  402a84:	mov	x0, x20
  402a88:	bl	401620 <fileno@plt>
  402a8c:	tbnz	w0, #31, 402a4c <ferror@plt+0x114c>
  402a90:	bl	401590 <dup@plt>
  402a94:	tbnz	w0, #31, 402a4c <ferror@plt+0x114c>
  402a98:	bl	401700 <close@plt>
  402a9c:	cbnz	w0, 402a4c <ferror@plt+0x114c>
  402aa0:	b	402a58 <ferror@plt+0x1158>
  402aa4:	adrp	x1, 404000 <ferror@plt+0x2700>
  402aa8:	add	x1, x1, #0xf66
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	bl	401870 <dcgettext@plt>
  402ab8:	b	402ad4 <ferror@plt+0x11d4>
  402abc:	adrp	x1, 404000 <ferror@plt+0x2700>
  402ac0:	add	x1, x1, #0xf66
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, xzr
  402acc:	bl	401870 <dcgettext@plt>
  402ad0:	cbnz	w20, 402ae0 <ferror@plt+0x11e0>
  402ad4:	bl	401820 <warnx@plt>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	bl	401530 <_exit@plt>
  402ae0:	bl	401770 <warn@plt>
  402ae4:	mov	w0, #0x1                   	// #1
  402ae8:	bl	401530 <_exit@plt>
  402aec:	stp	x29, x30, [sp, #-80]!
  402af0:	str	x25, [sp, #16]
  402af4:	stp	x24, x23, [sp, #32]
  402af8:	stp	x22, x21, [sp, #48]
  402afc:	stp	x20, x19, [sp, #64]
  402b00:	mov	x29, sp
  402b04:	cbz	x1, 402b74 <ferror@plt+0x1274>
  402b08:	ldr	x2, [x1]
  402b0c:	cbz	x2, 402b74 <ferror@plt+0x1274>
  402b10:	mov	w24, #0xcccd                	// #52429
  402b14:	adrp	x20, 405000 <ferror@plt+0x3700>
  402b18:	mov	x19, x0
  402b1c:	add	x21, x1, #0x10
  402b20:	mov	w22, #0x1                   	// #1
  402b24:	mov	w23, #0xffffffff            	// #-1
  402b28:	movk	w24, #0xcccc, lsl #16
  402b2c:	add	x20, x20, #0x35e
  402b30:	b	402b44 <ferror@plt+0x1244>
  402b34:	ldr	x2, [x21], #16
  402b38:	add	w22, w22, #0x1
  402b3c:	sub	w23, w23, #0x1
  402b40:	cbz	x2, 402b74 <ferror@plt+0x1274>
  402b44:	umull	x8, w22, w24
  402b48:	lsr	x8, x8, #34
  402b4c:	add	w8, w8, w8, lsl #2
  402b50:	mov	x0, x19
  402b54:	mov	x1, x20
  402b58:	add	w25, w23, w8
  402b5c:	bl	4018c0 <fprintf@plt>
  402b60:	cbnz	w25, 402b34 <ferror@plt+0x1234>
  402b64:	mov	w0, #0xa                   	// #10
  402b68:	mov	x1, x19
  402b6c:	bl	4015e0 <fputc@plt>
  402b70:	b	402b34 <ferror@plt+0x1234>
  402b74:	ldp	x20, x19, [sp, #64]
  402b78:	ldp	x22, x21, [sp, #48]
  402b7c:	ldp	x24, x23, [sp, #32]
  402b80:	ldr	x25, [sp, #16]
  402b84:	ldp	x29, x30, [sp], #80
  402b88:	ret
  402b8c:	adrp	x8, 416000 <ferror@plt+0x14700>
  402b90:	str	w0, [x8, #520]
  402b94:	ret
  402b98:	sub	sp, sp, #0x70
  402b9c:	stp	x29, x30, [sp, #16]
  402ba0:	stp	x28, x27, [sp, #32]
  402ba4:	stp	x26, x25, [sp, #48]
  402ba8:	stp	x24, x23, [sp, #64]
  402bac:	stp	x22, x21, [sp, #80]
  402bb0:	stp	x20, x19, [sp, #96]
  402bb4:	add	x29, sp, #0x10
  402bb8:	str	xzr, [x1]
  402bbc:	cbz	x0, 402c00 <ferror@plt+0x1300>
  402bc0:	ldrb	w22, [x0]
  402bc4:	mov	x20, x0
  402bc8:	cbz	x22, 402c00 <ferror@plt+0x1300>
  402bcc:	mov	x21, x2
  402bd0:	mov	x19, x1
  402bd4:	bl	401780 <__ctype_b_loc@plt>
  402bd8:	ldr	x8, [x0]
  402bdc:	mov	x23, x0
  402be0:	ldrh	w9, [x8, x22, lsl #1]
  402be4:	tbz	w9, #13, 402bf8 <ferror@plt+0x12f8>
  402be8:	add	x9, x20, #0x1
  402bec:	ldrb	w22, [x9], #1
  402bf0:	ldrh	w10, [x8, x22, lsl #1]
  402bf4:	tbnz	w10, #13, 402bec <ferror@plt+0x12ec>
  402bf8:	cmp	w22, #0x2d
  402bfc:	b.ne	402c34 <ferror@plt+0x1334>  // b.any
  402c00:	mov	w22, #0xffffffea            	// #-22
  402c04:	neg	w19, w22
  402c08:	bl	4018b0 <__errno_location@plt>
  402c0c:	str	w19, [x0]
  402c10:	mov	w0, w22
  402c14:	ldp	x20, x19, [sp, #96]
  402c18:	ldp	x22, x21, [sp, #80]
  402c1c:	ldp	x24, x23, [sp, #64]
  402c20:	ldp	x26, x25, [sp, #48]
  402c24:	ldp	x28, x27, [sp, #32]
  402c28:	ldp	x29, x30, [sp, #16]
  402c2c:	add	sp, sp, #0x70
  402c30:	ret
  402c34:	bl	4018b0 <__errno_location@plt>
  402c38:	mov	x24, x0
  402c3c:	str	wzr, [x0]
  402c40:	add	x1, sp, #0x8
  402c44:	mov	x0, x20
  402c48:	mov	w2, wzr
  402c4c:	mov	w3, wzr
  402c50:	str	xzr, [sp, #8]
  402c54:	bl	4016d0 <__strtoul_internal@plt>
  402c58:	ldr	x25, [sp, #8]
  402c5c:	ldr	w8, [x24]
  402c60:	cmp	x25, x20
  402c64:	b.eq	402de4 <ferror@plt+0x14e4>  // b.none
  402c68:	add	x9, x0, #0x1
  402c6c:	mov	x20, x0
  402c70:	cmp	x9, #0x1
  402c74:	b.hi	402c7c <ferror@plt+0x137c>  // b.pmore
  402c78:	cbnz	w8, 402de8 <ferror@plt+0x14e8>
  402c7c:	cbz	x25, 402df4 <ferror@plt+0x14f4>
  402c80:	ldrb	w8, [x25]
  402c84:	cbz	w8, 402df4 <ferror@plt+0x14f4>
  402c88:	mov	w27, wzr
  402c8c:	mov	x28, xzr
  402c90:	b	402ca0 <ferror@plt+0x13a0>
  402c94:	mov	x28, xzr
  402c98:	str	x22, [sp, #8]
  402c9c:	mov	x25, x22
  402ca0:	ldrb	w8, [x25, #1]
  402ca4:	cmp	w8, #0x61
  402ca8:	b.le	402cd8 <ferror@plt+0x13d8>
  402cac:	cmp	w8, #0x62
  402cb0:	b.eq	402ce0 <ferror@plt+0x13e0>  // b.none
  402cb4:	cmp	w8, #0x69
  402cb8:	b.ne	402cf0 <ferror@plt+0x13f0>  // b.any
  402cbc:	ldrb	w8, [x25, #2]
  402cc0:	orr	w8, w8, #0x20
  402cc4:	cmp	w8, #0x62
  402cc8:	b.ne	402cf0 <ferror@plt+0x13f0>  // b.any
  402ccc:	ldrb	w8, [x25, #3]
  402cd0:	cbnz	w8, 402cf0 <ferror@plt+0x13f0>
  402cd4:	b	402e04 <ferror@plt+0x1504>
  402cd8:	cmp	w8, #0x42
  402cdc:	b.ne	402cec <ferror@plt+0x13ec>  // b.any
  402ce0:	ldrb	w8, [x25, #2]
  402ce4:	cbnz	w8, 402cf0 <ferror@plt+0x13f0>
  402ce8:	b	402e0c <ferror@plt+0x150c>
  402cec:	cbz	w8, 402e04 <ferror@plt+0x1504>
  402cf0:	bl	401600 <localeconv@plt>
  402cf4:	cbz	x0, 402d14 <ferror@plt+0x1414>
  402cf8:	ldr	x22, [x0]
  402cfc:	cbz	x22, 402d20 <ferror@plt+0x1420>
  402d00:	mov	x0, x22
  402d04:	bl	401560 <strlen@plt>
  402d08:	mov	x26, x0
  402d0c:	mov	w8, #0x1                   	// #1
  402d10:	b	402d28 <ferror@plt+0x1428>
  402d14:	mov	w8, wzr
  402d18:	mov	x22, xzr
  402d1c:	b	402d24 <ferror@plt+0x1424>
  402d20:	mov	w8, wzr
  402d24:	mov	x26, xzr
  402d28:	cbnz	x28, 402c00 <ferror@plt+0x1300>
  402d2c:	ldrb	w9, [x25]
  402d30:	eor	w8, w8, #0x1
  402d34:	cmp	w9, #0x0
  402d38:	cset	w9, eq  // eq = none
  402d3c:	orr	w8, w8, w9
  402d40:	tbnz	w8, #0, 402c00 <ferror@plt+0x1300>
  402d44:	mov	x0, x22
  402d48:	mov	x1, x25
  402d4c:	mov	x2, x26
  402d50:	bl	401670 <strncmp@plt>
  402d54:	cbnz	w0, 402c00 <ferror@plt+0x1300>
  402d58:	add	x22, x25, x26
  402d5c:	ldrb	w8, [x22]
  402d60:	cmp	w8, #0x30
  402d64:	b.ne	402d78 <ferror@plt+0x1478>  // b.any
  402d68:	ldrb	w8, [x22, #1]!
  402d6c:	add	w27, w27, #0x1
  402d70:	cmp	w8, #0x30
  402d74:	b.eq	402d68 <ferror@plt+0x1468>  // b.none
  402d78:	ldr	x9, [x23]
  402d7c:	sxtb	x8, w8
  402d80:	ldrh	w8, [x9, x8, lsl #1]
  402d84:	tbz	w8, #11, 402c94 <ferror@plt+0x1394>
  402d88:	add	x1, sp, #0x8
  402d8c:	mov	x0, x22
  402d90:	mov	w2, wzr
  402d94:	mov	w3, wzr
  402d98:	str	wzr, [x24]
  402d9c:	str	xzr, [sp, #8]
  402da0:	bl	4016d0 <__strtoul_internal@plt>
  402da4:	ldr	x25, [sp, #8]
  402da8:	ldr	w8, [x24]
  402dac:	cmp	x25, x22
  402db0:	b.eq	402de4 <ferror@plt+0x14e4>  // b.none
  402db4:	add	x9, x0, #0x1
  402db8:	cmp	x9, #0x1
  402dbc:	b.hi	402dc4 <ferror@plt+0x14c4>  // b.pmore
  402dc0:	cbnz	w8, 402de8 <ferror@plt+0x14e8>
  402dc4:	mov	x28, xzr
  402dc8:	cbz	x0, 402ca0 <ferror@plt+0x13a0>
  402dcc:	cbz	x25, 402c00 <ferror@plt+0x1300>
  402dd0:	ldrb	w8, [x25]
  402dd4:	mov	w22, #0xffffffea            	// #-22
  402dd8:	mov	x28, x0
  402ddc:	cbnz	w8, 402ca0 <ferror@plt+0x13a0>
  402de0:	b	402c04 <ferror@plt+0x1304>
  402de4:	cbz	w8, 402c00 <ferror@plt+0x1300>
  402de8:	neg	w22, w8
  402dec:	tbz	w22, #31, 402c10 <ferror@plt+0x1310>
  402df0:	b	402c04 <ferror@plt+0x1304>
  402df4:	mov	w22, wzr
  402df8:	str	x20, [x19]
  402dfc:	tbz	w22, #31, 402c10 <ferror@plt+0x1310>
  402e00:	b	402c04 <ferror@plt+0x1304>
  402e04:	mov	w24, #0x400                 	// #1024
  402e08:	b	402e10 <ferror@plt+0x1510>
  402e0c:	mov	w24, #0x3e8                 	// #1000
  402e10:	ldrsb	w22, [x25]
  402e14:	adrp	x23, 405000 <ferror@plt+0x3700>
  402e18:	add	x23, x23, #0x3ec
  402e1c:	mov	w2, #0x9                   	// #9
  402e20:	mov	x0, x23
  402e24:	mov	w1, w22
  402e28:	bl	401830 <memchr@plt>
  402e2c:	cbnz	x0, 402e4c <ferror@plt+0x154c>
  402e30:	adrp	x23, 405000 <ferror@plt+0x3700>
  402e34:	add	x23, x23, #0x3f5
  402e38:	mov	w2, #0x9                   	// #9
  402e3c:	mov	x0, x23
  402e40:	mov	w1, w22
  402e44:	bl	401830 <memchr@plt>
  402e48:	cbz	x0, 402c00 <ferror@plt+0x1300>
  402e4c:	sub	w8, w0, w23
  402e50:	adds	w8, w8, #0x1
  402e54:	b.cs	402e78 <ferror@plt+0x1578>  // b.hs, b.nlast
  402e58:	mvn	w9, w0
  402e5c:	add	w9, w9, w23
  402e60:	umulh	x10, x24, x20
  402e64:	cmp	xzr, x10
  402e68:	b.ne	402e80 <ferror@plt+0x1580>  // b.any
  402e6c:	adds	w9, w9, #0x1
  402e70:	mul	x20, x20, x24
  402e74:	b.cc	402e60 <ferror@plt+0x1560>  // b.lo, b.ul, b.last
  402e78:	mov	w22, wzr
  402e7c:	b	402e84 <ferror@plt+0x1584>
  402e80:	mov	w22, #0xffffffde            	// #-34
  402e84:	cbz	x21, 402e8c <ferror@plt+0x158c>
  402e88:	str	w8, [x21]
  402e8c:	cbz	x28, 402df8 <ferror@plt+0x14f8>
  402e90:	cbz	w8, 402df8 <ferror@plt+0x14f8>
  402e94:	mvn	w8, w0
  402e98:	add	w9, w8, w23
  402e9c:	mov	w8, #0x1                   	// #1
  402ea0:	umulh	x10, x24, x8
  402ea4:	cmp	xzr, x10
  402ea8:	b.ne	402eb8 <ferror@plt+0x15b8>  // b.any
  402eac:	adds	w9, w9, #0x1
  402eb0:	mul	x8, x8, x24
  402eb4:	b.cc	402ea0 <ferror@plt+0x15a0>  // b.lo, b.ul, b.last
  402eb8:	mov	w9, #0xa                   	// #10
  402ebc:	cmp	x28, #0xb
  402ec0:	b.cc	402ed4 <ferror@plt+0x15d4>  // b.lo, b.ul, b.last
  402ec4:	add	x9, x9, x9, lsl #2
  402ec8:	lsl	x9, x9, #1
  402ecc:	cmp	x9, x28
  402ed0:	b.cc	402ec4 <ferror@plt+0x15c4>  // b.lo, b.ul, b.last
  402ed4:	cmp	w27, #0x1
  402ed8:	b.lt	402f84 <ferror@plt+0x1684>  // b.tstop
  402edc:	cmp	w27, #0x3
  402ee0:	b.hi	402eec <ferror@plt+0x15ec>  // b.pmore
  402ee4:	mov	w10, wzr
  402ee8:	b	402f70 <ferror@plt+0x1670>
  402eec:	mov	w10, #0x1                   	// #1
  402ef0:	dup	v0.2d, x10
  402ef4:	and	w10, w27, #0xfffffffc
  402ef8:	mov	v1.16b, v0.16b
  402efc:	mov	v1.d[0], x9
  402f00:	mov	w9, w10
  402f04:	fmov	x12, d1
  402f08:	mov	x11, v1.d[1]
  402f0c:	add	x12, x12, x12, lsl #2
  402f10:	fmov	x13, d0
  402f14:	lsl	x12, x12, #1
  402f18:	add	x11, x11, x11, lsl #2
  402f1c:	add	x13, x13, x13, lsl #2
  402f20:	mov	x14, v0.d[1]
  402f24:	fmov	d1, x12
  402f28:	lsl	x11, x11, #1
  402f2c:	lsl	x13, x13, #1
  402f30:	mov	v1.d[1], x11
  402f34:	add	x11, x14, x14, lsl #2
  402f38:	fmov	d0, x13
  402f3c:	lsl	x11, x11, #1
  402f40:	subs	w9, w9, #0x4
  402f44:	mov	v0.d[1], x11
  402f48:	b.ne	402f04 <ferror@plt+0x1604>  // b.any
  402f4c:	mov	x9, v1.d[1]
  402f50:	mov	x11, v0.d[1]
  402f54:	fmov	x12, d1
  402f58:	fmov	x13, d0
  402f5c:	mul	x12, x13, x12
  402f60:	mul	x9, x11, x9
  402f64:	cmp	w27, w10
  402f68:	mul	x9, x12, x9
  402f6c:	b.eq	402f84 <ferror@plt+0x1684>  // b.none
  402f70:	sub	w10, w27, w10
  402f74:	add	x9, x9, x9, lsl #2
  402f78:	subs	w10, w10, #0x1
  402f7c:	lsl	x9, x9, #1
  402f80:	b.ne	402f74 <ferror@plt+0x1674>  // b.any
  402f84:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402f88:	mov	w12, #0x1                   	// #1
  402f8c:	movk	x10, #0xcccd
  402f90:	mov	w11, #0xa                   	// #10
  402f94:	b	402fa8 <ferror@plt+0x16a8>
  402f98:	cmp	x28, #0x9
  402f9c:	mov	x28, x13
  402fa0:	mov	x12, x14
  402fa4:	b.ls	402df8 <ferror@plt+0x14f8>  // b.plast
  402fa8:	umulh	x13, x28, x10
  402fac:	lsr	x13, x13, #3
  402fb0:	add	x14, x12, x12, lsl #2
  402fb4:	msub	x15, x13, x11, x28
  402fb8:	lsl	x14, x14, #1
  402fbc:	cbz	x15, 402f98 <ferror@plt+0x1698>
  402fc0:	udiv	x12, x9, x12
  402fc4:	udiv	x12, x12, x15
  402fc8:	udiv	x12, x8, x12
  402fcc:	add	x20, x12, x20
  402fd0:	b	402f98 <ferror@plt+0x1698>
  402fd4:	mov	x2, xzr
  402fd8:	b	402b98 <ferror@plt+0x1298>
  402fdc:	stp	x29, x30, [sp, #-48]!
  402fe0:	stp	x20, x19, [sp, #32]
  402fe4:	mov	x20, x1
  402fe8:	mov	x19, x0
  402fec:	str	x21, [sp, #16]
  402ff0:	mov	x29, sp
  402ff4:	cbz	x0, 403028 <ferror@plt+0x1728>
  402ff8:	ldrb	w21, [x19]
  402ffc:	mov	x8, x19
  403000:	cbz	w21, 40302c <ferror@plt+0x172c>
  403004:	bl	401780 <__ctype_b_loc@plt>
  403008:	ldr	x9, [x0]
  40300c:	mov	x8, x19
  403010:	and	x10, x21, #0xff
  403014:	ldrh	w10, [x9, x10, lsl #1]
  403018:	tbz	w10, #11, 40302c <ferror@plt+0x172c>
  40301c:	ldrb	w21, [x8, #1]!
  403020:	cbnz	w21, 403010 <ferror@plt+0x1710>
  403024:	b	40302c <ferror@plt+0x172c>
  403028:	mov	x8, xzr
  40302c:	cbz	x20, 403034 <ferror@plt+0x1734>
  403030:	str	x8, [x20]
  403034:	cmp	x8, x19
  403038:	b.ls	40304c <ferror@plt+0x174c>  // b.plast
  40303c:	ldrb	w8, [x8]
  403040:	cmp	w8, #0x0
  403044:	cset	w0, eq  // eq = none
  403048:	b	403050 <ferror@plt+0x1750>
  40304c:	mov	w0, wzr
  403050:	ldp	x20, x19, [sp, #32]
  403054:	ldr	x21, [sp, #16]
  403058:	ldp	x29, x30, [sp], #48
  40305c:	ret
  403060:	stp	x29, x30, [sp, #-48]!
  403064:	stp	x20, x19, [sp, #32]
  403068:	mov	x20, x1
  40306c:	mov	x19, x0
  403070:	str	x21, [sp, #16]
  403074:	mov	x29, sp
  403078:	cbz	x0, 4030ac <ferror@plt+0x17ac>
  40307c:	ldrb	w21, [x19]
  403080:	mov	x8, x19
  403084:	cbz	w21, 4030b0 <ferror@plt+0x17b0>
  403088:	bl	401780 <__ctype_b_loc@plt>
  40308c:	ldr	x9, [x0]
  403090:	mov	x8, x19
  403094:	and	x10, x21, #0xff
  403098:	ldrh	w10, [x9, x10, lsl #1]
  40309c:	tbz	w10, #12, 4030b0 <ferror@plt+0x17b0>
  4030a0:	ldrb	w21, [x8, #1]!
  4030a4:	cbnz	w21, 403094 <ferror@plt+0x1794>
  4030a8:	b	4030b0 <ferror@plt+0x17b0>
  4030ac:	mov	x8, xzr
  4030b0:	cbz	x20, 4030b8 <ferror@plt+0x17b8>
  4030b4:	str	x8, [x20]
  4030b8:	cmp	x8, x19
  4030bc:	b.ls	4030d0 <ferror@plt+0x17d0>  // b.plast
  4030c0:	ldrb	w8, [x8]
  4030c4:	cmp	w8, #0x0
  4030c8:	cset	w0, eq  // eq = none
  4030cc:	b	4030d4 <ferror@plt+0x17d4>
  4030d0:	mov	w0, wzr
  4030d4:	ldp	x20, x19, [sp, #32]
  4030d8:	ldr	x21, [sp, #16]
  4030dc:	ldp	x29, x30, [sp], #48
  4030e0:	ret
  4030e4:	sub	sp, sp, #0x110
  4030e8:	stp	x29, x30, [sp, #208]
  4030ec:	add	x29, sp, #0xd0
  4030f0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4030f4:	mov	x9, sp
  4030f8:	sub	x10, x29, #0x50
  4030fc:	stp	x28, x23, [sp, #224]
  403100:	stp	x22, x21, [sp, #240]
  403104:	stp	x20, x19, [sp, #256]
  403108:	mov	x20, x1
  40310c:	mov	x19, x0
  403110:	movk	x8, #0xff80, lsl #32
  403114:	add	x11, x29, #0x40
  403118:	add	x9, x9, #0x80
  40311c:	add	x22, x10, #0x30
  403120:	mov	w23, #0xffffffd0            	// #-48
  403124:	stp	x2, x3, [x29, #-80]
  403128:	stp	x4, x5, [x29, #-64]
  40312c:	stp	x6, x7, [x29, #-48]
  403130:	stp	q1, q2, [sp, #16]
  403134:	stp	q3, q4, [sp, #48]
  403138:	str	q0, [sp]
  40313c:	stp	q5, q6, [sp, #80]
  403140:	str	q7, [sp, #112]
  403144:	stp	x9, x8, [x29, #-16]
  403148:	stp	x11, x22, [x29, #-32]
  40314c:	tbnz	w23, #31, 403158 <ferror@plt+0x1858>
  403150:	mov	w8, w23
  403154:	b	403170 <ferror@plt+0x1870>
  403158:	add	w8, w23, #0x8
  40315c:	cmn	w23, #0x8
  403160:	stur	w8, [x29, #-8]
  403164:	b.gt	403170 <ferror@plt+0x1870>
  403168:	add	x9, x22, w23, sxtw
  40316c:	b	40317c <ferror@plt+0x187c>
  403170:	ldur	x9, [x29, #-32]
  403174:	add	x10, x9, #0x8
  403178:	stur	x10, [x29, #-32]
  40317c:	ldr	x1, [x9]
  403180:	cbz	x1, 4031f8 <ferror@plt+0x18f8>
  403184:	tbnz	w8, #31, 403190 <ferror@plt+0x1890>
  403188:	mov	w23, w8
  40318c:	b	4031a8 <ferror@plt+0x18a8>
  403190:	add	w23, w8, #0x8
  403194:	cmn	w8, #0x8
  403198:	stur	w23, [x29, #-8]
  40319c:	b.gt	4031a8 <ferror@plt+0x18a8>
  4031a0:	add	x8, x22, w8, sxtw
  4031a4:	b	4031b4 <ferror@plt+0x18b4>
  4031a8:	ldur	x8, [x29, #-32]
  4031ac:	add	x9, x8, #0x8
  4031b0:	stur	x9, [x29, #-32]
  4031b4:	ldr	x21, [x8]
  4031b8:	cbz	x21, 4031f8 <ferror@plt+0x18f8>
  4031bc:	mov	x0, x19
  4031c0:	bl	401760 <strcmp@plt>
  4031c4:	cbz	w0, 4031dc <ferror@plt+0x18dc>
  4031c8:	mov	x0, x19
  4031cc:	mov	x1, x21
  4031d0:	bl	401760 <strcmp@plt>
  4031d4:	cbnz	w0, 40314c <ferror@plt+0x184c>
  4031d8:	b	4031e0 <ferror@plt+0x18e0>
  4031dc:	mov	w0, #0x1                   	// #1
  4031e0:	ldp	x20, x19, [sp, #256]
  4031e4:	ldp	x22, x21, [sp, #240]
  4031e8:	ldp	x28, x23, [sp, #224]
  4031ec:	ldp	x29, x30, [sp, #208]
  4031f0:	add	sp, sp, #0x110
  4031f4:	ret
  4031f8:	adrp	x8, 416000 <ferror@plt+0x14700>
  4031fc:	ldr	w0, [x8, #520]
  403200:	adrp	x1, 405000 <ferror@plt+0x3700>
  403204:	add	x1, x1, #0x3fe
  403208:	mov	x2, x20
  40320c:	mov	x3, x19
  403210:	bl	401880 <errx@plt>
  403214:	cbz	x1, 403238 <ferror@plt+0x1938>
  403218:	sxtb	w8, w2
  40321c:	ldrsb	w9, [x0]
  403220:	cbz	w9, 403238 <ferror@plt+0x1938>
  403224:	cmp	w8, w9
  403228:	b.eq	40323c <ferror@plt+0x193c>  // b.none
  40322c:	sub	x1, x1, #0x1
  403230:	add	x0, x0, #0x1
  403234:	cbnz	x1, 40321c <ferror@plt+0x191c>
  403238:	mov	x0, xzr
  40323c:	ret
  403240:	stp	x29, x30, [sp, #-32]!
  403244:	stp	x20, x19, [sp, #16]
  403248:	mov	x29, sp
  40324c:	mov	x20, x1
  403250:	mov	x19, x0
  403254:	bl	4033b0 <ferror@plt+0x1ab0>
  403258:	cmp	x0, w0, sxtw
  40325c:	b.ne	403274 <ferror@plt+0x1974>  // b.any
  403260:	cmp	w0, w0, sxth
  403264:	b.ne	403274 <ferror@plt+0x1974>  // b.any
  403268:	ldp	x20, x19, [sp, #16]
  40326c:	ldp	x29, x30, [sp], #32
  403270:	ret
  403274:	bl	4018b0 <__errno_location@plt>
  403278:	mov	w8, #0x22                  	// #34
  40327c:	str	w8, [x0]
  403280:	adrp	x8, 416000 <ferror@plt+0x14700>
  403284:	ldr	w0, [x8, #520]
  403288:	adrp	x1, 405000 <ferror@plt+0x3700>
  40328c:	add	x1, x1, #0x3fe
  403290:	mov	x2, x20
  403294:	mov	x3, x19
  403298:	bl	4018d0 <err@plt>
  40329c:	stp	x29, x30, [sp, #-32]!
  4032a0:	stp	x20, x19, [sp, #16]
  4032a4:	mov	x29, sp
  4032a8:	mov	x20, x1
  4032ac:	mov	x19, x0
  4032b0:	bl	4033b0 <ferror@plt+0x1ab0>
  4032b4:	cmp	x0, w0, sxtw
  4032b8:	b.ne	4032c8 <ferror@plt+0x19c8>  // b.any
  4032bc:	ldp	x20, x19, [sp, #16]
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	bl	4018b0 <__errno_location@plt>
  4032cc:	mov	w8, #0x22                  	// #34
  4032d0:	str	w8, [x0]
  4032d4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4032d8:	ldr	w0, [x8, #520]
  4032dc:	adrp	x1, 405000 <ferror@plt+0x3700>
  4032e0:	add	x1, x1, #0x3fe
  4032e4:	mov	x2, x20
  4032e8:	mov	x3, x19
  4032ec:	bl	4018d0 <err@plt>
  4032f0:	stp	x29, x30, [sp, #-32]!
  4032f4:	mov	w2, #0xa                   	// #10
  4032f8:	stp	x20, x19, [sp, #16]
  4032fc:	mov	x29, sp
  403300:	mov	x20, x1
  403304:	mov	x19, x0
  403308:	bl	403520 <ferror@plt+0x1c20>
  40330c:	lsr	x8, x0, #32
  403310:	cbnz	x8, 403328 <ferror@plt+0x1a28>
  403314:	cmp	w0, #0x10, lsl #12
  403318:	b.cs	403328 <ferror@plt+0x1a28>  // b.hs, b.nlast
  40331c:	ldp	x20, x19, [sp, #16]
  403320:	ldp	x29, x30, [sp], #32
  403324:	ret
  403328:	bl	4018b0 <__errno_location@plt>
  40332c:	mov	w8, #0x22                  	// #34
  403330:	str	w8, [x0]
  403334:	adrp	x8, 416000 <ferror@plt+0x14700>
  403338:	ldr	w0, [x8, #520]
  40333c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403340:	add	x1, x1, #0x3fe
  403344:	mov	x2, x20
  403348:	mov	x3, x19
  40334c:	bl	4018d0 <err@plt>
  403350:	stp	x29, x30, [sp, #-32]!
  403354:	mov	w2, #0x10                  	// #16
  403358:	stp	x20, x19, [sp, #16]
  40335c:	mov	x29, sp
  403360:	mov	x20, x1
  403364:	mov	x19, x0
  403368:	bl	403520 <ferror@plt+0x1c20>
  40336c:	lsr	x8, x0, #32
  403370:	cbnz	x8, 403388 <ferror@plt+0x1a88>
  403374:	cmp	w0, #0x10, lsl #12
  403378:	b.cs	403388 <ferror@plt+0x1a88>  // b.hs, b.nlast
  40337c:	ldp	x20, x19, [sp, #16]
  403380:	ldp	x29, x30, [sp], #32
  403384:	ret
  403388:	bl	4018b0 <__errno_location@plt>
  40338c:	mov	w8, #0x22                  	// #34
  403390:	str	w8, [x0]
  403394:	adrp	x8, 416000 <ferror@plt+0x14700>
  403398:	ldr	w0, [x8, #520]
  40339c:	adrp	x1, 405000 <ferror@plt+0x3700>
  4033a0:	add	x1, x1, #0x3fe
  4033a4:	mov	x2, x20
  4033a8:	mov	x3, x19
  4033ac:	bl	4018d0 <err@plt>
  4033b0:	stp	x29, x30, [sp, #-48]!
  4033b4:	mov	x29, sp
  4033b8:	str	x21, [sp, #16]
  4033bc:	stp	x20, x19, [sp, #32]
  4033c0:	mov	x20, x1
  4033c4:	mov	x19, x0
  4033c8:	str	xzr, [x29, #24]
  4033cc:	bl	4018b0 <__errno_location@plt>
  4033d0:	str	wzr, [x0]
  4033d4:	cbz	x19, 403428 <ferror@plt+0x1b28>
  4033d8:	ldrb	w8, [x19]
  4033dc:	cbz	w8, 403428 <ferror@plt+0x1b28>
  4033e0:	mov	x21, x0
  4033e4:	add	x1, x29, #0x18
  4033e8:	mov	w2, #0xa                   	// #10
  4033ec:	mov	x0, x19
  4033f0:	mov	w3, wzr
  4033f4:	bl	401660 <__strtol_internal@plt>
  4033f8:	ldr	w8, [x21]
  4033fc:	cbnz	w8, 403444 <ferror@plt+0x1b44>
  403400:	ldr	x8, [x29, #24]
  403404:	cmp	x8, x19
  403408:	b.eq	403428 <ferror@plt+0x1b28>  // b.none
  40340c:	cbz	x8, 403418 <ferror@plt+0x1b18>
  403410:	ldrb	w8, [x8]
  403414:	cbnz	w8, 403428 <ferror@plt+0x1b28>
  403418:	ldp	x20, x19, [sp, #32]
  40341c:	ldr	x21, [sp, #16]
  403420:	ldp	x29, x30, [sp], #48
  403424:	ret
  403428:	adrp	x8, 416000 <ferror@plt+0x14700>
  40342c:	ldr	w0, [x8, #520]
  403430:	adrp	x1, 405000 <ferror@plt+0x3700>
  403434:	add	x1, x1, #0x3fe
  403438:	mov	x2, x20
  40343c:	mov	x3, x19
  403440:	bl	401880 <errx@plt>
  403444:	adrp	x9, 416000 <ferror@plt+0x14700>
  403448:	ldr	w0, [x9, #520]
  40344c:	cmp	w8, #0x22
  403450:	b.ne	403430 <ferror@plt+0x1b30>  // b.any
  403454:	adrp	x1, 405000 <ferror@plt+0x3700>
  403458:	add	x1, x1, #0x3fe
  40345c:	mov	x2, x20
  403460:	mov	x3, x19
  403464:	bl	4018d0 <err@plt>
  403468:	stp	x29, x30, [sp, #-32]!
  40346c:	mov	w2, #0xa                   	// #10
  403470:	stp	x20, x19, [sp, #16]
  403474:	mov	x29, sp
  403478:	mov	x20, x1
  40347c:	mov	x19, x0
  403480:	bl	403520 <ferror@plt+0x1c20>
  403484:	lsr	x8, x0, #32
  403488:	cbnz	x8, 403498 <ferror@plt+0x1b98>
  40348c:	ldp	x20, x19, [sp, #16]
  403490:	ldp	x29, x30, [sp], #32
  403494:	ret
  403498:	bl	4018b0 <__errno_location@plt>
  40349c:	mov	w8, #0x22                  	// #34
  4034a0:	str	w8, [x0]
  4034a4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4034a8:	ldr	w0, [x8, #520]
  4034ac:	adrp	x1, 405000 <ferror@plt+0x3700>
  4034b0:	add	x1, x1, #0x3fe
  4034b4:	mov	x2, x20
  4034b8:	mov	x3, x19
  4034bc:	bl	4018d0 <err@plt>
  4034c0:	stp	x29, x30, [sp, #-32]!
  4034c4:	mov	w2, #0x10                  	// #16
  4034c8:	stp	x20, x19, [sp, #16]
  4034cc:	mov	x29, sp
  4034d0:	mov	x20, x1
  4034d4:	mov	x19, x0
  4034d8:	bl	403520 <ferror@plt+0x1c20>
  4034dc:	lsr	x8, x0, #32
  4034e0:	cbnz	x8, 4034f0 <ferror@plt+0x1bf0>
  4034e4:	ldp	x20, x19, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #32
  4034ec:	ret
  4034f0:	bl	4018b0 <__errno_location@plt>
  4034f4:	mov	w8, #0x22                  	// #34
  4034f8:	str	w8, [x0]
  4034fc:	adrp	x8, 416000 <ferror@plt+0x14700>
  403500:	ldr	w0, [x8, #520]
  403504:	adrp	x1, 405000 <ferror@plt+0x3700>
  403508:	add	x1, x1, #0x3fe
  40350c:	mov	x2, x20
  403510:	mov	x3, x19
  403514:	bl	4018d0 <err@plt>
  403518:	mov	w2, #0xa                   	// #10
  40351c:	b	403520 <ferror@plt+0x1c20>
  403520:	sub	sp, sp, #0x40
  403524:	stp	x29, x30, [sp, #16]
  403528:	stp	x22, x21, [sp, #32]
  40352c:	stp	x20, x19, [sp, #48]
  403530:	add	x29, sp, #0x10
  403534:	mov	w21, w2
  403538:	mov	x20, x1
  40353c:	mov	x19, x0
  403540:	str	xzr, [sp, #8]
  403544:	bl	4018b0 <__errno_location@plt>
  403548:	str	wzr, [x0]
  40354c:	cbz	x19, 4035a4 <ferror@plt+0x1ca4>
  403550:	ldrb	w8, [x19]
  403554:	cbz	w8, 4035a4 <ferror@plt+0x1ca4>
  403558:	mov	x22, x0
  40355c:	add	x1, sp, #0x8
  403560:	mov	x0, x19
  403564:	mov	w2, w21
  403568:	mov	w3, wzr
  40356c:	bl	4016d0 <__strtoul_internal@plt>
  403570:	ldr	w8, [x22]
  403574:	cbnz	w8, 4035c0 <ferror@plt+0x1cc0>
  403578:	ldr	x8, [sp, #8]
  40357c:	cmp	x8, x19
  403580:	b.eq	4035a4 <ferror@plt+0x1ca4>  // b.none
  403584:	cbz	x8, 403590 <ferror@plt+0x1c90>
  403588:	ldrb	w8, [x8]
  40358c:	cbnz	w8, 4035a4 <ferror@plt+0x1ca4>
  403590:	ldp	x20, x19, [sp, #48]
  403594:	ldp	x22, x21, [sp, #32]
  403598:	ldp	x29, x30, [sp, #16]
  40359c:	add	sp, sp, #0x40
  4035a0:	ret
  4035a4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4035a8:	ldr	w0, [x8, #520]
  4035ac:	adrp	x1, 405000 <ferror@plt+0x3700>
  4035b0:	add	x1, x1, #0x3fe
  4035b4:	mov	x2, x20
  4035b8:	mov	x3, x19
  4035bc:	bl	401880 <errx@plt>
  4035c0:	adrp	x9, 416000 <ferror@plt+0x14700>
  4035c4:	ldr	w0, [x9, #520]
  4035c8:	cmp	w8, #0x22
  4035cc:	b.ne	4035ac <ferror@plt+0x1cac>  // b.any
  4035d0:	adrp	x1, 405000 <ferror@plt+0x3700>
  4035d4:	add	x1, x1, #0x3fe
  4035d8:	mov	x2, x20
  4035dc:	mov	x3, x19
  4035e0:	bl	4018d0 <err@plt>
  4035e4:	mov	w2, #0x10                  	// #16
  4035e8:	b	403520 <ferror@plt+0x1c20>
  4035ec:	stp	x29, x30, [sp, #-48]!
  4035f0:	mov	x29, sp
  4035f4:	str	x21, [sp, #16]
  4035f8:	stp	x20, x19, [sp, #32]
  4035fc:	mov	x20, x1
  403600:	mov	x19, x0
  403604:	str	xzr, [x29, #24]
  403608:	bl	4018b0 <__errno_location@plt>
  40360c:	str	wzr, [x0]
  403610:	cbz	x19, 40365c <ferror@plt+0x1d5c>
  403614:	ldrb	w8, [x19]
  403618:	cbz	w8, 40365c <ferror@plt+0x1d5c>
  40361c:	mov	x21, x0
  403620:	add	x1, x29, #0x18
  403624:	mov	x0, x19
  403628:	bl	4015b0 <strtod@plt>
  40362c:	ldr	w8, [x21]
  403630:	cbnz	w8, 403678 <ferror@plt+0x1d78>
  403634:	ldr	x8, [x29, #24]
  403638:	cmp	x8, x19
  40363c:	b.eq	40365c <ferror@plt+0x1d5c>  // b.none
  403640:	cbz	x8, 40364c <ferror@plt+0x1d4c>
  403644:	ldrb	w8, [x8]
  403648:	cbnz	w8, 40365c <ferror@plt+0x1d5c>
  40364c:	ldp	x20, x19, [sp, #32]
  403650:	ldr	x21, [sp, #16]
  403654:	ldp	x29, x30, [sp], #48
  403658:	ret
  40365c:	adrp	x8, 416000 <ferror@plt+0x14700>
  403660:	ldr	w0, [x8, #520]
  403664:	adrp	x1, 405000 <ferror@plt+0x3700>
  403668:	add	x1, x1, #0x3fe
  40366c:	mov	x2, x20
  403670:	mov	x3, x19
  403674:	bl	401880 <errx@plt>
  403678:	adrp	x9, 416000 <ferror@plt+0x14700>
  40367c:	ldr	w0, [x9, #520]
  403680:	cmp	w8, #0x22
  403684:	b.ne	403664 <ferror@plt+0x1d64>  // b.any
  403688:	adrp	x1, 405000 <ferror@plt+0x3700>
  40368c:	add	x1, x1, #0x3fe
  403690:	mov	x2, x20
  403694:	mov	x3, x19
  403698:	bl	4018d0 <err@plt>
  40369c:	stp	x29, x30, [sp, #-48]!
  4036a0:	mov	x29, sp
  4036a4:	str	x21, [sp, #16]
  4036a8:	stp	x20, x19, [sp, #32]
  4036ac:	mov	x20, x1
  4036b0:	mov	x19, x0
  4036b4:	str	xzr, [x29, #24]
  4036b8:	bl	4018b0 <__errno_location@plt>
  4036bc:	str	wzr, [x0]
  4036c0:	cbz	x19, 403710 <ferror@plt+0x1e10>
  4036c4:	ldrb	w8, [x19]
  4036c8:	cbz	w8, 403710 <ferror@plt+0x1e10>
  4036cc:	mov	x21, x0
  4036d0:	add	x1, x29, #0x18
  4036d4:	mov	w2, #0xa                   	// #10
  4036d8:	mov	x0, x19
  4036dc:	bl	401790 <strtol@plt>
  4036e0:	ldr	w8, [x21]
  4036e4:	cbnz	w8, 40372c <ferror@plt+0x1e2c>
  4036e8:	ldr	x8, [x29, #24]
  4036ec:	cmp	x8, x19
  4036f0:	b.eq	403710 <ferror@plt+0x1e10>  // b.none
  4036f4:	cbz	x8, 403700 <ferror@plt+0x1e00>
  4036f8:	ldrb	w8, [x8]
  4036fc:	cbnz	w8, 403710 <ferror@plt+0x1e10>
  403700:	ldp	x20, x19, [sp, #32]
  403704:	ldr	x21, [sp, #16]
  403708:	ldp	x29, x30, [sp], #48
  40370c:	ret
  403710:	adrp	x8, 416000 <ferror@plt+0x14700>
  403714:	ldr	w0, [x8, #520]
  403718:	adrp	x1, 405000 <ferror@plt+0x3700>
  40371c:	add	x1, x1, #0x3fe
  403720:	mov	x2, x20
  403724:	mov	x3, x19
  403728:	bl	401880 <errx@plt>
  40372c:	adrp	x9, 416000 <ferror@plt+0x14700>
  403730:	ldr	w0, [x9, #520]
  403734:	cmp	w8, #0x22
  403738:	b.ne	403718 <ferror@plt+0x1e18>  // b.any
  40373c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403740:	add	x1, x1, #0x3fe
  403744:	mov	x2, x20
  403748:	mov	x3, x19
  40374c:	bl	4018d0 <err@plt>
  403750:	stp	x29, x30, [sp, #-48]!
  403754:	mov	x29, sp
  403758:	str	x21, [sp, #16]
  40375c:	stp	x20, x19, [sp, #32]
  403760:	mov	x20, x1
  403764:	mov	x19, x0
  403768:	str	xzr, [x29, #24]
  40376c:	bl	4018b0 <__errno_location@plt>
  403770:	str	wzr, [x0]
  403774:	cbz	x19, 4037c4 <ferror@plt+0x1ec4>
  403778:	ldrb	w8, [x19]
  40377c:	cbz	w8, 4037c4 <ferror@plt+0x1ec4>
  403780:	mov	x21, x0
  403784:	add	x1, x29, #0x18
  403788:	mov	w2, #0xa                   	// #10
  40378c:	mov	x0, x19
  403790:	bl	401550 <strtoul@plt>
  403794:	ldr	w8, [x21]
  403798:	cbnz	w8, 4037e0 <ferror@plt+0x1ee0>
  40379c:	ldr	x8, [x29, #24]
  4037a0:	cmp	x8, x19
  4037a4:	b.eq	4037c4 <ferror@plt+0x1ec4>  // b.none
  4037a8:	cbz	x8, 4037b4 <ferror@plt+0x1eb4>
  4037ac:	ldrb	w8, [x8]
  4037b0:	cbnz	w8, 4037c4 <ferror@plt+0x1ec4>
  4037b4:	ldp	x20, x19, [sp, #32]
  4037b8:	ldr	x21, [sp, #16]
  4037bc:	ldp	x29, x30, [sp], #48
  4037c0:	ret
  4037c4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4037c8:	ldr	w0, [x8, #520]
  4037cc:	adrp	x1, 405000 <ferror@plt+0x3700>
  4037d0:	add	x1, x1, #0x3fe
  4037d4:	mov	x2, x20
  4037d8:	mov	x3, x19
  4037dc:	bl	401880 <errx@plt>
  4037e0:	adrp	x9, 416000 <ferror@plt+0x14700>
  4037e4:	ldr	w0, [x9, #520]
  4037e8:	cmp	w8, #0x22
  4037ec:	b.ne	4037cc <ferror@plt+0x1ecc>  // b.any
  4037f0:	adrp	x1, 405000 <ferror@plt+0x3700>
  4037f4:	add	x1, x1, #0x3fe
  4037f8:	mov	x2, x20
  4037fc:	mov	x3, x19
  403800:	bl	4018d0 <err@plt>
  403804:	sub	sp, sp, #0x30
  403808:	stp	x20, x19, [sp, #32]
  40380c:	mov	x20, x1
  403810:	add	x1, sp, #0x8
  403814:	mov	x2, xzr
  403818:	stp	x29, x30, [sp, #16]
  40381c:	add	x29, sp, #0x10
  403820:	mov	x19, x0
  403824:	bl	402b98 <ferror@plt+0x1298>
  403828:	cbnz	w0, 403840 <ferror@plt+0x1f40>
  40382c:	ldr	x0, [sp, #8]
  403830:	ldp	x20, x19, [sp, #32]
  403834:	ldp	x29, x30, [sp, #16]
  403838:	add	sp, sp, #0x30
  40383c:	ret
  403840:	bl	4018b0 <__errno_location@plt>
  403844:	adrp	x9, 416000 <ferror@plt+0x14700>
  403848:	ldr	w8, [x0]
  40384c:	ldr	w0, [x9, #520]
  403850:	adrp	x1, 405000 <ferror@plt+0x3700>
  403854:	add	x1, x1, #0x3fe
  403858:	mov	x2, x20
  40385c:	mov	x3, x19
  403860:	cbnz	w8, 403868 <ferror@plt+0x1f68>
  403864:	bl	401880 <errx@plt>
  403868:	bl	4018d0 <err@plt>
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	str	x19, [sp, #16]
  403874:	mov	x19, x1
  403878:	mov	x1, x2
  40387c:	mov	x29, sp
  403880:	bl	4035ec <ferror@plt+0x1cec>
  403884:	fcvtzs	x8, d0
  403888:	mov	x9, #0x848000000000        	// #145685290680320
  40388c:	movk	x9, #0x412e, lsl #48
  403890:	scvtf	d1, x8
  403894:	fmov	d2, x9
  403898:	fsub	d0, d0, d1
  40389c:	fmul	d0, d0, d2
  4038a0:	fcvtzs	x9, d0
  4038a4:	stp	x8, x9, [x19]
  4038a8:	ldr	x19, [sp, #16]
  4038ac:	ldp	x29, x30, [sp], #32
  4038b0:	ret
  4038b4:	and	w8, w0, #0xf000
  4038b8:	sub	w8, w8, #0x1, lsl #12
  4038bc:	lsr	w9, w8, #12
  4038c0:	cmp	w9, #0xb
  4038c4:	mov	w8, wzr
  4038c8:	b.hi	40391c <ferror@plt+0x201c>  // b.pmore
  4038cc:	adrp	x10, 405000 <ferror@plt+0x3700>
  4038d0:	add	x10, x10, #0x3e0
  4038d4:	adr	x11, 4038e8 <ferror@plt+0x1fe8>
  4038d8:	ldrb	w12, [x10, x9]
  4038dc:	add	x11, x11, x12, lsl #2
  4038e0:	mov	w9, #0x64                  	// #100
  4038e4:	br	x11
  4038e8:	mov	w9, #0x70                  	// #112
  4038ec:	b	403914 <ferror@plt+0x2014>
  4038f0:	mov	w9, #0x63                  	// #99
  4038f4:	b	403914 <ferror@plt+0x2014>
  4038f8:	mov	w9, #0x62                  	// #98
  4038fc:	b	403914 <ferror@plt+0x2014>
  403900:	mov	w9, #0x6c                  	// #108
  403904:	b	403914 <ferror@plt+0x2014>
  403908:	mov	w9, #0x73                  	// #115
  40390c:	b	403914 <ferror@plt+0x2014>
  403910:	mov	w9, #0x2d                  	// #45
  403914:	mov	w8, #0x1                   	// #1
  403918:	strb	w9, [x1]
  40391c:	tst	w0, #0x100
  403920:	mov	w9, #0x72                  	// #114
  403924:	mov	w10, #0x2d                  	// #45
  403928:	add	x11, x1, x8
  40392c:	mov	w12, #0x77                  	// #119
  403930:	csel	w17, w10, w9, eq  // eq = none
  403934:	tst	w0, #0x80
  403938:	mov	w14, #0x53                  	// #83
  40393c:	mov	w15, #0x73                  	// #115
  403940:	mov	w16, #0x78                  	// #120
  403944:	strb	w17, [x11]
  403948:	csel	w17, w10, w12, eq  // eq = none
  40394c:	tst	w0, #0x40
  403950:	orr	x13, x8, #0x2
  403954:	strb	w17, [x11, #1]
  403958:	csel	w11, w15, w14, ne  // ne = any
  40395c:	csel	w17, w16, w10, ne  // ne = any
  403960:	tst	w0, #0x800
  403964:	csel	w11, w17, w11, eq  // eq = none
  403968:	add	x13, x13, x1
  40396c:	tst	w0, #0x20
  403970:	strb	w11, [x13]
  403974:	csel	w11, w10, w9, eq  // eq = none
  403978:	tst	w0, #0x10
  40397c:	strb	w11, [x13, #1]
  403980:	csel	w11, w10, w12, eq  // eq = none
  403984:	tst	w0, #0x8
  403988:	csel	w14, w15, w14, ne  // ne = any
  40398c:	csel	w15, w16, w10, ne  // ne = any
  403990:	tst	w0, #0x400
  403994:	orr	x8, x8, #0x6
  403998:	csel	w14, w15, w14, eq  // eq = none
  40399c:	tst	w0, #0x4
  4039a0:	add	x8, x8, x1
  4039a4:	csel	w9, w10, w9, eq  // eq = none
  4039a8:	tst	w0, #0x2
  4039ac:	mov	w17, #0x54                  	// #84
  4039b0:	strb	w11, [x13, #2]
  4039b4:	mov	w11, #0x74                  	// #116
  4039b8:	strb	w14, [x13, #3]
  4039bc:	strb	w9, [x8]
  4039c0:	csel	w9, w10, w12, eq  // eq = none
  4039c4:	tst	w0, #0x1
  4039c8:	strb	w9, [x8, #1]
  4039cc:	csel	w9, w11, w17, ne  // ne = any
  4039d0:	csel	w10, w16, w10, ne  // ne = any
  4039d4:	tst	w0, #0x200
  4039d8:	csel	w9, w10, w9, eq  // eq = none
  4039dc:	mov	x0, x1
  4039e0:	strb	w9, [x8, #2]
  4039e4:	strb	wzr, [x8, #3]
  4039e8:	ret
  4039ec:	sub	sp, sp, #0x50
  4039f0:	add	x8, sp, #0x8
  4039f4:	stp	x29, x30, [sp, #48]
  4039f8:	stp	x20, x19, [sp, #64]
  4039fc:	add	x29, sp, #0x30
  403a00:	tbz	w0, #1, 403a10 <ferror@plt+0x2110>
  403a04:	orr	x8, x8, #0x1
  403a08:	mov	w9, #0x20                  	// #32
  403a0c:	strb	w9, [sp, #8]
  403a10:	cmp	x1, #0x400
  403a14:	b.cs	403a28 <ferror@plt+0x2128>  // b.hs, b.nlast
  403a18:	mov	w9, #0x42                  	// #66
  403a1c:	mov	w19, w1
  403a20:	strh	w9, [x8]
  403a24:	b	403b88 <ferror@plt+0x2288>
  403a28:	cmp	x1, #0x100, lsl #12
  403a2c:	b.cs	403a38 <ferror@plt+0x2138>  // b.hs, b.nlast
  403a30:	mov	w9, #0xa                   	// #10
  403a34:	b	403a7c <ferror@plt+0x217c>
  403a38:	lsr	x9, x1, #30
  403a3c:	cbnz	x9, 403a48 <ferror@plt+0x2148>
  403a40:	mov	w9, #0x14                  	// #20
  403a44:	b	403a7c <ferror@plt+0x217c>
  403a48:	lsr	x9, x1, #40
  403a4c:	cbnz	x9, 403a58 <ferror@plt+0x2158>
  403a50:	mov	w9, #0x1e                  	// #30
  403a54:	b	403a7c <ferror@plt+0x217c>
  403a58:	lsr	x9, x1, #50
  403a5c:	cbnz	x9, 403a68 <ferror@plt+0x2168>
  403a60:	mov	w9, #0x28                  	// #40
  403a64:	b	403a7c <ferror@plt+0x217c>
  403a68:	lsr	x9, x1, #60
  403a6c:	mov	w10, #0x3c                  	// #60
  403a70:	cmp	x9, #0x0
  403a74:	mov	w9, #0x32                  	// #50
  403a78:	csel	w9, w9, w10, eq  // eq = none
  403a7c:	mov	w10, #0xcccd                	// #52429
  403a80:	movk	w10, #0xcccc, lsl #16
  403a84:	adrp	x11, 405000 <ferror@plt+0x3700>
  403a88:	umull	x10, w9, w10
  403a8c:	add	x11, x11, #0x407
  403a90:	lsr	x10, x10, #35
  403a94:	ldrb	w12, [x11, x10]
  403a98:	mov	x10, #0xffffffffffffffff    	// #-1
  403a9c:	lsl	x10, x10, x9
  403aa0:	mov	x11, x8
  403aa4:	lsr	x19, x1, x9
  403aa8:	bic	x10, x1, x10
  403aac:	strb	w12, [x11], #1
  403ab0:	tbz	w0, #0, 403ac8 <ferror@plt+0x21c8>
  403ab4:	cmp	w9, #0xa
  403ab8:	b.cc	403ac8 <ferror@plt+0x21c8>  // b.lo, b.ul, b.last
  403abc:	mov	w11, #0x4269                	// #17001
  403ac0:	sturh	w11, [x8, #1]
  403ac4:	add	x11, x8, #0x3
  403ac8:	strb	wzr, [x11]
  403acc:	cbz	x10, 403b88 <ferror@plt+0x2288>
  403ad0:	sub	w8, w9, #0xa
  403ad4:	lsr	x8, x10, x8
  403ad8:	tbnz	w0, #2, 403af0 <ferror@plt+0x21f0>
  403adc:	sub	x9, x8, #0x3b6
  403ae0:	cmp	x9, #0x64
  403ae4:	b.cs	403b64 <ferror@plt+0x2264>  // b.hs, b.nlast
  403ae8:	add	w19, w19, #0x1
  403aec:	b	403b88 <ferror@plt+0x2288>
  403af0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403af4:	add	x8, x8, #0x5
  403af8:	movk	x9, #0xcccd
  403afc:	umulh	x10, x8, x9
  403b00:	lsr	x20, x10, #3
  403b04:	mul	x9, x20, x9
  403b08:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403b0c:	ror	x9, x9, #1
  403b10:	movk	x10, #0x1999, lsl #48
  403b14:	cmp	x9, x10
  403b18:	b.ls	403b68 <ferror@plt+0x2268>  // b.plast
  403b1c:	cbz	x20, 403b88 <ferror@plt+0x2288>
  403b20:	bl	401600 <localeconv@plt>
  403b24:	cbz	x0, 403b38 <ferror@plt+0x2238>
  403b28:	ldr	x4, [x0]
  403b2c:	cbz	x4, 403b38 <ferror@plt+0x2238>
  403b30:	ldrb	w8, [x4]
  403b34:	cbnz	w8, 403b40 <ferror@plt+0x2240>
  403b38:	adrp	x4, 405000 <ferror@plt+0x3700>
  403b3c:	add	x4, x4, #0x40f
  403b40:	adrp	x2, 405000 <ferror@plt+0x3700>
  403b44:	add	x2, x2, #0x411
  403b48:	add	x0, sp, #0x10
  403b4c:	add	x6, sp, #0x8
  403b50:	mov	w1, #0x20                  	// #32
  403b54:	mov	w3, w19
  403b58:	mov	x5, x20
  403b5c:	bl	4015f0 <snprintf@plt>
  403b60:	b	403ba4 <ferror@plt+0x22a4>
  403b64:	add	x8, x8, #0x32
  403b68:	mov	x9, #0xf5c3                	// #62915
  403b6c:	movk	x9, #0x5c28, lsl #16
  403b70:	movk	x9, #0xc28f, lsl #32
  403b74:	lsr	x8, x8, #2
  403b78:	movk	x9, #0x28f5, lsl #48
  403b7c:	umulh	x8, x8, x9
  403b80:	lsr	x20, x8, #2
  403b84:	cbnz	x20, 403b20 <ferror@plt+0x2220>
  403b88:	adrp	x2, 405000 <ferror@plt+0x3700>
  403b8c:	add	x2, x2, #0x41b
  403b90:	add	x0, sp, #0x10
  403b94:	add	x4, sp, #0x8
  403b98:	mov	w1, #0x20                  	// #32
  403b9c:	mov	w3, w19
  403ba0:	bl	4015f0 <snprintf@plt>
  403ba4:	add	x0, sp, #0x10
  403ba8:	bl	4016f0 <strdup@plt>
  403bac:	ldp	x20, x19, [sp, #64]
  403bb0:	ldp	x29, x30, [sp, #48]
  403bb4:	add	sp, sp, #0x50
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-64]!
  403bc0:	stp	x24, x23, [sp, #16]
  403bc4:	stp	x22, x21, [sp, #32]
  403bc8:	stp	x20, x19, [sp, #48]
  403bcc:	mov	x29, sp
  403bd0:	cbz	x0, 403c84 <ferror@plt+0x2384>
  403bd4:	mov	x19, x3
  403bd8:	mov	x9, x0
  403bdc:	mov	w0, #0xffffffff            	// #-1
  403be0:	cbz	x3, 403c88 <ferror@plt+0x2388>
  403be4:	mov	x20, x2
  403be8:	cbz	x2, 403c88 <ferror@plt+0x2388>
  403bec:	mov	x21, x1
  403bf0:	cbz	x1, 403c88 <ferror@plt+0x2388>
  403bf4:	ldrb	w10, [x9]
  403bf8:	cbz	w10, 403c88 <ferror@plt+0x2388>
  403bfc:	mov	x23, xzr
  403c00:	mov	x8, xzr
  403c04:	add	x22, x9, #0x1
  403c08:	b	403c1c <ferror@plt+0x231c>
  403c0c:	mov	x0, x23
  403c10:	add	x22, x22, #0x1
  403c14:	mov	x23, x0
  403c18:	cbz	w10, 403c88 <ferror@plt+0x2388>
  403c1c:	cmp	x23, x20
  403c20:	b.cs	403c9c <ferror@plt+0x239c>  // b.hs, b.nlast
  403c24:	and	w11, w10, #0xff
  403c28:	ldrb	w10, [x22]
  403c2c:	sub	x9, x22, #0x1
  403c30:	cmp	x8, #0x0
  403c34:	csel	x8, x9, x8, eq  // eq = none
  403c38:	cmp	w11, #0x2c
  403c3c:	csel	x9, x9, xzr, eq  // eq = none
  403c40:	cmp	w10, #0x0
  403c44:	csel	x24, x22, x9, eq  // eq = none
  403c48:	cbz	x8, 403c0c <ferror@plt+0x230c>
  403c4c:	cbz	x24, 403c0c <ferror@plt+0x230c>
  403c50:	subs	x1, x24, x8
  403c54:	b.ls	403c84 <ferror@plt+0x2384>  // b.plast
  403c58:	mov	x0, x8
  403c5c:	blr	x19
  403c60:	cmn	w0, #0x1
  403c64:	b.eq	403c84 <ferror@plt+0x2384>  // b.none
  403c68:	str	w0, [x21, x23, lsl #2]
  403c6c:	ldrb	w8, [x24]
  403c70:	add	x0, x23, #0x1
  403c74:	cbz	w8, 403c88 <ferror@plt+0x2388>
  403c78:	ldrb	w10, [x22]
  403c7c:	mov	x8, xzr
  403c80:	b	403c10 <ferror@plt+0x2310>
  403c84:	mov	w0, #0xffffffff            	// #-1
  403c88:	ldp	x20, x19, [sp, #48]
  403c8c:	ldp	x22, x21, [sp, #32]
  403c90:	ldp	x24, x23, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #64
  403c98:	ret
  403c9c:	mov	w0, #0xfffffffe            	// #-2
  403ca0:	b	403c88 <ferror@plt+0x2388>
  403ca4:	stp	x29, x30, [sp, #-80]!
  403ca8:	str	x25, [sp, #16]
  403cac:	stp	x24, x23, [sp, #32]
  403cb0:	stp	x22, x21, [sp, #48]
  403cb4:	stp	x20, x19, [sp, #64]
  403cb8:	mov	x29, sp
  403cbc:	cbz	x0, 403ce4 <ferror@plt+0x23e4>
  403cc0:	mov	x19, x3
  403cc4:	mov	x9, x0
  403cc8:	mov	w0, #0xffffffff            	// #-1
  403ccc:	cbz	x3, 403ce8 <ferror@plt+0x23e8>
  403cd0:	ldrb	w8, [x9]
  403cd4:	cbz	w8, 403ce8 <ferror@plt+0x23e8>
  403cd8:	ldr	x11, [x19]
  403cdc:	cmp	x11, x2
  403ce0:	b.ls	403d00 <ferror@plt+0x2400>  // b.plast
  403ce4:	mov	w0, #0xffffffff            	// #-1
  403ce8:	ldp	x20, x19, [sp, #64]
  403cec:	ldp	x22, x21, [sp, #48]
  403cf0:	ldp	x24, x23, [sp, #32]
  403cf4:	ldr	x25, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #80
  403cfc:	ret
  403d00:	mov	x20, x4
  403d04:	cmp	w8, #0x2b
  403d08:	b.ne	403d14 <ferror@plt+0x2414>  // b.any
  403d0c:	add	x9, x9, #0x1
  403d10:	b	403d1c <ferror@plt+0x241c>
  403d14:	mov	x11, xzr
  403d18:	str	xzr, [x19]
  403d1c:	mov	w0, #0xffffffff            	// #-1
  403d20:	cbz	x20, 403ce8 <ferror@plt+0x23e8>
  403d24:	sub	x21, x2, x11
  403d28:	cbz	x21, 403ce8 <ferror@plt+0x23e8>
  403d2c:	cbz	x1, 403ce8 <ferror@plt+0x23e8>
  403d30:	ldrb	w10, [x9]
  403d34:	cbz	w10, 403ce8 <ferror@plt+0x23e8>
  403d38:	mov	x24, xzr
  403d3c:	mov	x8, xzr
  403d40:	add	x22, x1, x11, lsl #2
  403d44:	add	x23, x9, #0x1
  403d48:	b	403d5c <ferror@plt+0x245c>
  403d4c:	mov	x0, x24
  403d50:	add	x23, x23, #0x1
  403d54:	mov	x24, x0
  403d58:	cbz	w10, 403dc4 <ferror@plt+0x24c4>
  403d5c:	cmp	x24, x21
  403d60:	b.cs	403ddc <ferror@plt+0x24dc>  // b.hs, b.nlast
  403d64:	and	w11, w10, #0xff
  403d68:	ldrb	w10, [x23]
  403d6c:	sub	x9, x23, #0x1
  403d70:	cmp	x8, #0x0
  403d74:	csel	x8, x9, x8, eq  // eq = none
  403d78:	cmp	w11, #0x2c
  403d7c:	csel	x9, x9, xzr, eq  // eq = none
  403d80:	cmp	w10, #0x0
  403d84:	csel	x25, x23, x9, eq  // eq = none
  403d88:	cbz	x8, 403d4c <ferror@plt+0x244c>
  403d8c:	cbz	x25, 403d4c <ferror@plt+0x244c>
  403d90:	subs	x1, x25, x8
  403d94:	b.ls	403ce4 <ferror@plt+0x23e4>  // b.plast
  403d98:	mov	x0, x8
  403d9c:	blr	x20
  403da0:	cmn	w0, #0x1
  403da4:	b.eq	403ce4 <ferror@plt+0x23e4>  // b.none
  403da8:	str	w0, [x22, x24, lsl #2]
  403dac:	ldrb	w8, [x25]
  403db0:	add	x0, x24, #0x1
  403db4:	cbz	w8, 403dc4 <ferror@plt+0x24c4>
  403db8:	ldrb	w10, [x23]
  403dbc:	mov	x8, xzr
  403dc0:	b	403d50 <ferror@plt+0x2450>
  403dc4:	cmp	w0, #0x1
  403dc8:	b.lt	403ce8 <ferror@plt+0x23e8>  // b.tstop
  403dcc:	ldr	x8, [x19]
  403dd0:	add	x8, x8, w0, uxtw
  403dd4:	str	x8, [x19]
  403dd8:	b	403ce8 <ferror@plt+0x23e8>
  403ddc:	mov	w0, #0xfffffffe            	// #-2
  403de0:	b	403ce8 <ferror@plt+0x23e8>
  403de4:	stp	x29, x30, [sp, #-64]!
  403de8:	mov	x8, x0
  403dec:	mov	w0, #0xffffffea            	// #-22
  403df0:	str	x23, [sp, #16]
  403df4:	stp	x22, x21, [sp, #32]
  403df8:	stp	x20, x19, [sp, #48]
  403dfc:	mov	x29, sp
  403e00:	cbz	x1, 403ea8 <ferror@plt+0x25a8>
  403e04:	cbz	x8, 403ea8 <ferror@plt+0x25a8>
  403e08:	mov	x19, x2
  403e0c:	cbz	x2, 403ea8 <ferror@plt+0x25a8>
  403e10:	ldrb	w9, [x8]
  403e14:	cbz	w9, 403ea4 <ferror@plt+0x25a4>
  403e18:	mov	x20, x1
  403e1c:	mov	x0, xzr
  403e20:	add	x21, x8, #0x1
  403e24:	mov	w22, #0x1                   	// #1
  403e28:	b	403e34 <ferror@plt+0x2534>
  403e2c:	add	x21, x21, #0x1
  403e30:	cbz	w9, 403ea4 <ferror@plt+0x25a4>
  403e34:	mov	x8, x21
  403e38:	ldrb	w10, [x8], #-1
  403e3c:	and	w9, w9, #0xff
  403e40:	cmp	x0, #0x0
  403e44:	csel	x0, x8, x0, eq  // eq = none
  403e48:	cmp	w9, #0x2c
  403e4c:	csel	x8, x8, xzr, eq  // eq = none
  403e50:	cmp	w10, #0x0
  403e54:	mov	w9, w10
  403e58:	csel	x23, x21, x8, eq  // eq = none
  403e5c:	cbz	x0, 403e2c <ferror@plt+0x252c>
  403e60:	cbz	x23, 403e2c <ferror@plt+0x252c>
  403e64:	subs	x1, x23, x0
  403e68:	b.ls	403ebc <ferror@plt+0x25bc>  // b.plast
  403e6c:	blr	x19
  403e70:	tbnz	w0, #31, 403ea8 <ferror@plt+0x25a8>
  403e74:	mov	w8, w0
  403e78:	lsr	x8, x8, #3
  403e7c:	ldrb	w9, [x20, x8]
  403e80:	and	w10, w0, #0x7
  403e84:	lsl	w10, w22, w10
  403e88:	orr	w9, w9, w10
  403e8c:	strb	w9, [x20, x8]
  403e90:	ldrb	w8, [x23]
  403e94:	cbz	w8, 403ea4 <ferror@plt+0x25a4>
  403e98:	ldrb	w9, [x21]
  403e9c:	mov	x0, xzr
  403ea0:	b	403e2c <ferror@plt+0x252c>
  403ea4:	mov	w0, wzr
  403ea8:	ldp	x20, x19, [sp, #48]
  403eac:	ldp	x22, x21, [sp, #32]
  403eb0:	ldr	x23, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #64
  403eb8:	ret
  403ebc:	mov	w0, #0xffffffff            	// #-1
  403ec0:	b	403ea8 <ferror@plt+0x25a8>
  403ec4:	stp	x29, x30, [sp, #-48]!
  403ec8:	mov	x8, x0
  403ecc:	mov	w0, #0xffffffea            	// #-22
  403ed0:	stp	x22, x21, [sp, #16]
  403ed4:	stp	x20, x19, [sp, #32]
  403ed8:	mov	x29, sp
  403edc:	cbz	x1, 403f70 <ferror@plt+0x2670>
  403ee0:	cbz	x8, 403f70 <ferror@plt+0x2670>
  403ee4:	mov	x19, x2
  403ee8:	cbz	x2, 403f70 <ferror@plt+0x2670>
  403eec:	ldrb	w9, [x8]
  403ef0:	cbz	w9, 403f6c <ferror@plt+0x266c>
  403ef4:	mov	x20, x1
  403ef8:	mov	x0, xzr
  403efc:	add	x21, x8, #0x1
  403f00:	b	403f0c <ferror@plt+0x260c>
  403f04:	add	x21, x21, #0x1
  403f08:	cbz	w9, 403f6c <ferror@plt+0x266c>
  403f0c:	mov	x8, x21
  403f10:	ldrb	w10, [x8], #-1
  403f14:	and	w9, w9, #0xff
  403f18:	cmp	x0, #0x0
  403f1c:	csel	x0, x8, x0, eq  // eq = none
  403f20:	cmp	w9, #0x2c
  403f24:	csel	x8, x8, xzr, eq  // eq = none
  403f28:	cmp	w10, #0x0
  403f2c:	mov	w9, w10
  403f30:	csel	x22, x21, x8, eq  // eq = none
  403f34:	cbz	x0, 403f04 <ferror@plt+0x2604>
  403f38:	cbz	x22, 403f04 <ferror@plt+0x2604>
  403f3c:	subs	x1, x22, x0
  403f40:	b.ls	403f80 <ferror@plt+0x2680>  // b.plast
  403f44:	blr	x19
  403f48:	tbnz	x0, #63, 403f70 <ferror@plt+0x2670>
  403f4c:	ldr	x8, [x20]
  403f50:	orr	x8, x8, x0
  403f54:	str	x8, [x20]
  403f58:	ldrb	w8, [x22]
  403f5c:	cbz	w8, 403f6c <ferror@plt+0x266c>
  403f60:	ldrb	w9, [x21]
  403f64:	mov	x0, xzr
  403f68:	b	403f04 <ferror@plt+0x2604>
  403f6c:	mov	w0, wzr
  403f70:	ldp	x20, x19, [sp, #32]
  403f74:	ldp	x22, x21, [sp, #16]
  403f78:	ldp	x29, x30, [sp], #48
  403f7c:	ret
  403f80:	mov	w0, #0xffffffff            	// #-1
  403f84:	b	403f70 <ferror@plt+0x2670>
  403f88:	stp	x29, x30, [sp, #-64]!
  403f8c:	mov	x29, sp
  403f90:	str	x23, [sp, #16]
  403f94:	stp	x22, x21, [sp, #32]
  403f98:	stp	x20, x19, [sp, #48]
  403f9c:	str	xzr, [x29, #24]
  403fa0:	cbz	x0, 404078 <ferror@plt+0x2778>
  403fa4:	mov	w21, w3
  403fa8:	mov	x19, x2
  403fac:	mov	x23, x1
  403fb0:	mov	x22, x0
  403fb4:	str	w3, [x1]
  403fb8:	str	w3, [x2]
  403fbc:	bl	4018b0 <__errno_location@plt>
  403fc0:	str	wzr, [x0]
  403fc4:	ldrb	w8, [x22]
  403fc8:	mov	x20, x0
  403fcc:	cmp	w8, #0x3a
  403fd0:	b.ne	403fdc <ferror@plt+0x26dc>  // b.any
  403fd4:	add	x21, x22, #0x1
  403fd8:	b	404038 <ferror@plt+0x2738>
  403fdc:	add	x1, x29, #0x18
  403fe0:	mov	w2, #0xa                   	// #10
  403fe4:	mov	x0, x22
  403fe8:	bl	401790 <strtol@plt>
  403fec:	str	w0, [x23]
  403ff0:	str	w0, [x19]
  403ff4:	ldr	x8, [x29, #24]
  403ff8:	mov	w0, #0xffffffff            	// #-1
  403ffc:	cmp	x8, x22
  404000:	b.eq	404078 <ferror@plt+0x2778>  // b.none
  404004:	ldr	w9, [x20]
  404008:	cbnz	w9, 404078 <ferror@plt+0x2778>
  40400c:	cbz	x8, 404078 <ferror@plt+0x2778>
  404010:	ldrb	w9, [x8]
  404014:	cmp	w9, #0x2d
  404018:	b.eq	40402c <ferror@plt+0x272c>  // b.none
  40401c:	cmp	w9, #0x3a
  404020:	b.ne	404074 <ferror@plt+0x2774>  // b.any
  404024:	ldrb	w9, [x8, #1]
  404028:	cbz	w9, 40408c <ferror@plt+0x278c>
  40402c:	add	x21, x8, #0x1
  404030:	str	xzr, [x29, #24]
  404034:	str	wzr, [x20]
  404038:	add	x1, x29, #0x18
  40403c:	mov	w2, #0xa                   	// #10
  404040:	mov	x0, x21
  404044:	bl	401790 <strtol@plt>
  404048:	str	w0, [x19]
  40404c:	ldr	w8, [x20]
  404050:	mov	w0, #0xffffffff            	// #-1
  404054:	cbnz	w8, 404078 <ferror@plt+0x2778>
  404058:	ldr	x8, [x29, #24]
  40405c:	cbz	x8, 404078 <ferror@plt+0x2778>
  404060:	cmp	x8, x21
  404064:	mov	w0, #0xffffffff            	// #-1
  404068:	b.eq	404078 <ferror@plt+0x2778>  // b.none
  40406c:	ldrb	w8, [x8]
  404070:	cbnz	w8, 404078 <ferror@plt+0x2778>
  404074:	mov	w0, wzr
  404078:	ldp	x20, x19, [sp, #48]
  40407c:	ldp	x22, x21, [sp, #32]
  404080:	ldr	x23, [sp, #16]
  404084:	ldp	x29, x30, [sp], #64
  404088:	ret
  40408c:	str	w21, [x19]
  404090:	b	404074 <ferror@plt+0x2774>
  404094:	stp	x29, x30, [sp, #-48]!
  404098:	mov	w8, wzr
  40409c:	str	x21, [sp, #16]
  4040a0:	stp	x20, x19, [sp, #32]
  4040a4:	mov	x29, sp
  4040a8:	cbz	x1, 4041dc <ferror@plt+0x28dc>
  4040ac:	cbz	x0, 4041dc <ferror@plt+0x28dc>
  4040b0:	ldrb	w8, [x0]
  4040b4:	and	w8, w8, #0xff
  4040b8:	cmp	w8, #0x2f
  4040bc:	mov	x19, x0
  4040c0:	b.ne	4040dc <ferror@plt+0x27dc>  // b.any
  4040c4:	mov	x0, x19
  4040c8:	ldrb	w8, [x0, #1]!
  4040cc:	cmp	w8, #0x2f
  4040d0:	mov	w8, #0x2f                  	// #47
  4040d4:	b.eq	4040b4 <ferror@plt+0x27b4>  // b.none
  4040d8:	b	4040ec <ferror@plt+0x27ec>
  4040dc:	cbnz	w8, 4040ec <ferror@plt+0x27ec>
  4040e0:	mov	x20, xzr
  4040e4:	mov	x19, xzr
  4040e8:	b	40410c <ferror@plt+0x280c>
  4040ec:	mov	w20, #0x1                   	// #1
  4040f0:	ldrb	w8, [x19, x20]
  4040f4:	cbz	w8, 40410c <ferror@plt+0x280c>
  4040f8:	cmp	w8, #0x2f
  4040fc:	b.eq	40410c <ferror@plt+0x280c>  // b.none
  404100:	add	x20, x20, #0x1
  404104:	ldrb	w8, [x19, x20]
  404108:	cbnz	w8, 4040f8 <ferror@plt+0x27f8>
  40410c:	ldrb	w8, [x1]
  404110:	and	w8, w8, #0xff
  404114:	cmp	w8, #0x2f
  404118:	mov	x21, x1
  40411c:	b.ne	404138 <ferror@plt+0x2838>  // b.any
  404120:	mov	x1, x21
  404124:	ldrb	w8, [x1, #1]!
  404128:	cmp	w8, #0x2f
  40412c:	mov	w8, #0x2f                  	// #47
  404130:	b.eq	404110 <ferror@plt+0x2810>  // b.none
  404134:	b	404148 <ferror@plt+0x2848>
  404138:	cbnz	w8, 404148 <ferror@plt+0x2848>
  40413c:	mov	x8, xzr
  404140:	mov	x21, xzr
  404144:	b	404168 <ferror@plt+0x2868>
  404148:	mov	w8, #0x1                   	// #1
  40414c:	ldrb	w9, [x21, x8]
  404150:	cbz	w9, 404168 <ferror@plt+0x2868>
  404154:	cmp	w9, #0x2f
  404158:	b.eq	404168 <ferror@plt+0x2868>  // b.none
  40415c:	add	x8, x8, #0x1
  404160:	ldrb	w9, [x21, x8]
  404164:	cbnz	w9, 404154 <ferror@plt+0x2854>
  404168:	add	x9, x8, x20
  40416c:	cmp	x9, #0x1
  404170:	b.eq	40417c <ferror@plt+0x287c>  // b.none
  404174:	cbnz	x9, 40419c <ferror@plt+0x289c>
  404178:	b	4041d0 <ferror@plt+0x28d0>
  40417c:	cbz	x19, 40418c <ferror@plt+0x288c>
  404180:	ldrb	w9, [x19]
  404184:	cmp	w9, #0x2f
  404188:	b.eq	4041d0 <ferror@plt+0x28d0>  // b.none
  40418c:	cbz	x21, 4041d8 <ferror@plt+0x28d8>
  404190:	ldrb	w9, [x21]
  404194:	cmp	w9, #0x2f
  404198:	b.eq	4041d0 <ferror@plt+0x28d0>  // b.none
  40419c:	cmp	x20, x8
  4041a0:	mov	w8, wzr
  4041a4:	b.ne	4041dc <ferror@plt+0x28dc>  // b.any
  4041a8:	cbz	x19, 4041dc <ferror@plt+0x28dc>
  4041ac:	cbz	x21, 4041dc <ferror@plt+0x28dc>
  4041b0:	mov	x0, x19
  4041b4:	mov	x1, x21
  4041b8:	mov	x2, x20
  4041bc:	bl	401670 <strncmp@plt>
  4041c0:	cbnz	w0, 4041d8 <ferror@plt+0x28d8>
  4041c4:	add	x0, x19, x20
  4041c8:	add	x1, x21, x20
  4041cc:	b	4040b0 <ferror@plt+0x27b0>
  4041d0:	mov	w8, #0x1                   	// #1
  4041d4:	b	4041dc <ferror@plt+0x28dc>
  4041d8:	mov	w8, wzr
  4041dc:	ldp	x20, x19, [sp, #32]
  4041e0:	ldr	x21, [sp, #16]
  4041e4:	mov	w0, w8
  4041e8:	ldp	x29, x30, [sp], #48
  4041ec:	ret
  4041f0:	stp	x29, x30, [sp, #-64]!
  4041f4:	orr	x8, x0, x1
  4041f8:	stp	x24, x23, [sp, #16]
  4041fc:	stp	x22, x21, [sp, #32]
  404200:	stp	x20, x19, [sp, #48]
  404204:	mov	x29, sp
  404208:	cbz	x8, 40423c <ferror@plt+0x293c>
  40420c:	mov	x19, x1
  404210:	mov	x21, x0
  404214:	mov	x20, x2
  404218:	cbz	x0, 404258 <ferror@plt+0x2958>
  40421c:	cbz	x19, 404274 <ferror@plt+0x2974>
  404220:	mov	x0, x21
  404224:	bl	401560 <strlen@plt>
  404228:	mvn	x8, x0
  40422c:	cmp	x8, x20
  404230:	b.cs	40427c <ferror@plt+0x297c>  // b.hs, b.nlast
  404234:	mov	x22, xzr
  404238:	b	4042b8 <ferror@plt+0x29b8>
  40423c:	adrp	x0, 405000 <ferror@plt+0x3700>
  404240:	add	x0, x0, #0x4f
  404244:	ldp	x20, x19, [sp, #48]
  404248:	ldp	x22, x21, [sp, #32]
  40424c:	ldp	x24, x23, [sp, #16]
  404250:	ldp	x29, x30, [sp], #64
  404254:	b	4016f0 <strdup@plt>
  404258:	mov	x0, x19
  40425c:	mov	x1, x20
  404260:	ldp	x20, x19, [sp, #48]
  404264:	ldp	x22, x21, [sp, #32]
  404268:	ldp	x24, x23, [sp, #16]
  40426c:	ldp	x29, x30, [sp], #64
  404270:	b	4017e0 <strndup@plt>
  404274:	mov	x0, x21
  404278:	b	404244 <ferror@plt+0x2944>
  40427c:	add	x24, x0, x20
  404280:	mov	x23, x0
  404284:	add	x0, x24, #0x1
  404288:	bl	401640 <malloc@plt>
  40428c:	mov	x22, x0
  404290:	cbz	x0, 4042b8 <ferror@plt+0x29b8>
  404294:	mov	x0, x22
  404298:	mov	x1, x21
  40429c:	mov	x2, x23
  4042a0:	bl	401520 <memcpy@plt>
  4042a4:	add	x0, x22, x23
  4042a8:	mov	x1, x19
  4042ac:	mov	x2, x20
  4042b0:	bl	401520 <memcpy@plt>
  4042b4:	strb	wzr, [x22, x24]
  4042b8:	mov	x0, x22
  4042bc:	ldp	x20, x19, [sp, #48]
  4042c0:	ldp	x22, x21, [sp, #32]
  4042c4:	ldp	x24, x23, [sp, #16]
  4042c8:	ldp	x29, x30, [sp], #64
  4042cc:	ret
  4042d0:	stp	x29, x30, [sp, #-64]!
  4042d4:	stp	x20, x19, [sp, #48]
  4042d8:	mov	x20, x0
  4042dc:	stp	x24, x23, [sp, #16]
  4042e0:	stp	x22, x21, [sp, #32]
  4042e4:	mov	x29, sp
  4042e8:	cbz	x1, 40431c <ferror@plt+0x2a1c>
  4042ec:	mov	x0, x1
  4042f0:	mov	x19, x1
  4042f4:	bl	401560 <strlen@plt>
  4042f8:	mov	x21, x0
  4042fc:	cbz	x20, 404328 <ferror@plt+0x2a28>
  404300:	mov	x0, x20
  404304:	bl	401560 <strlen@plt>
  404308:	mvn	x8, x0
  40430c:	cmp	x21, x8
  404310:	b.ls	404344 <ferror@plt+0x2a44>  // b.plast
  404314:	mov	x22, xzr
  404318:	b	404380 <ferror@plt+0x2a80>
  40431c:	cbz	x20, 404398 <ferror@plt+0x2a98>
  404320:	mov	x0, x20
  404324:	b	4043a0 <ferror@plt+0x2aa0>
  404328:	mov	x0, x19
  40432c:	mov	x1, x21
  404330:	ldp	x20, x19, [sp, #48]
  404334:	ldp	x22, x21, [sp, #32]
  404338:	ldp	x24, x23, [sp, #16]
  40433c:	ldp	x29, x30, [sp], #64
  404340:	b	4017e0 <strndup@plt>
  404344:	add	x24, x0, x21
  404348:	mov	x23, x0
  40434c:	add	x0, x24, #0x1
  404350:	bl	401640 <malloc@plt>
  404354:	mov	x22, x0
  404358:	cbz	x0, 404380 <ferror@plt+0x2a80>
  40435c:	mov	x0, x22
  404360:	mov	x1, x20
  404364:	mov	x2, x23
  404368:	bl	401520 <memcpy@plt>
  40436c:	add	x0, x22, x23
  404370:	mov	x1, x19
  404374:	mov	x2, x21
  404378:	bl	401520 <memcpy@plt>
  40437c:	strb	wzr, [x22, x24]
  404380:	mov	x0, x22
  404384:	ldp	x20, x19, [sp, #48]
  404388:	ldp	x22, x21, [sp, #32]
  40438c:	ldp	x24, x23, [sp, #16]
  404390:	ldp	x29, x30, [sp], #64
  404394:	ret
  404398:	adrp	x0, 405000 <ferror@plt+0x3700>
  40439c:	add	x0, x0, #0x4f
  4043a0:	ldp	x20, x19, [sp, #48]
  4043a4:	ldp	x22, x21, [sp, #32]
  4043a8:	ldp	x24, x23, [sp, #16]
  4043ac:	ldp	x29, x30, [sp], #64
  4043b0:	b	4016f0 <strdup@plt>
  4043b4:	sub	sp, sp, #0x140
  4043b8:	stp	x29, x30, [sp, #240]
  4043bc:	add	x29, sp, #0xf0
  4043c0:	sub	x9, x29, #0x70
  4043c4:	mov	x10, sp
  4043c8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4043cc:	add	x8, x29, #0x50
  4043d0:	movk	x11, #0xff80, lsl #32
  4043d4:	add	x9, x9, #0x30
  4043d8:	add	x10, x10, #0x80
  4043dc:	stp	x8, x9, [x29, #-32]
  4043e0:	stp	x10, x11, [x29, #-16]
  4043e4:	stp	x2, x3, [x29, #-112]
  4043e8:	stp	x4, x5, [x29, #-96]
  4043ec:	stp	x6, x7, [x29, #-80]
  4043f0:	stp	q1, q2, [sp, #16]
  4043f4:	str	q0, [sp]
  4043f8:	ldp	q0, q1, [x29, #-32]
  4043fc:	stp	x20, x19, [sp, #304]
  404400:	mov	x19, x0
  404404:	add	x0, x29, #0x18
  404408:	sub	x2, x29, #0x40
  40440c:	str	x28, [sp, #256]
  404410:	stp	x24, x23, [sp, #272]
  404414:	stp	x22, x21, [sp, #288]
  404418:	stp	q3, q4, [sp, #48]
  40441c:	stp	q5, q6, [sp, #80]
  404420:	str	q7, [sp, #112]
  404424:	stp	q0, q1, [x29, #-64]
  404428:	bl	4017d0 <vasprintf@plt>
  40442c:	tbnz	w0, #31, 404464 <ferror@plt+0x2b64>
  404430:	ldr	x21, [x29, #24]
  404434:	orr	x8, x19, x21
  404438:	cbz	x8, 40446c <ferror@plt+0x2b6c>
  40443c:	mov	w22, w0
  404440:	cbz	x19, 404480 <ferror@plt+0x2b80>
  404444:	cbz	x21, 404494 <ferror@plt+0x2b94>
  404448:	mov	x0, x19
  40444c:	bl	401560 <strlen@plt>
  404450:	mvn	x8, x0
  404454:	cmp	x8, x22
  404458:	b.cs	40449c <ferror@plt+0x2b9c>  // b.hs, b.nlast
  40445c:	mov	x20, xzr
  404460:	b	4044d8 <ferror@plt+0x2bd8>
  404464:	mov	x20, xzr
  404468:	b	4044e0 <ferror@plt+0x2be0>
  40446c:	adrp	x0, 405000 <ferror@plt+0x3700>
  404470:	add	x0, x0, #0x4f
  404474:	bl	4016f0 <strdup@plt>
  404478:	mov	x20, x0
  40447c:	b	4044d8 <ferror@plt+0x2bd8>
  404480:	mov	x0, x21
  404484:	mov	x1, x22
  404488:	bl	4017e0 <strndup@plt>
  40448c:	mov	x20, x0
  404490:	b	4044d8 <ferror@plt+0x2bd8>
  404494:	mov	x0, x19
  404498:	b	404474 <ferror@plt+0x2b74>
  40449c:	add	x24, x0, x22
  4044a0:	mov	x23, x0
  4044a4:	add	x0, x24, #0x1
  4044a8:	bl	401640 <malloc@plt>
  4044ac:	mov	x20, x0
  4044b0:	cbz	x0, 4044d8 <ferror@plt+0x2bd8>
  4044b4:	mov	x0, x20
  4044b8:	mov	x1, x19
  4044bc:	mov	x2, x23
  4044c0:	bl	401520 <memcpy@plt>
  4044c4:	add	x0, x20, x23
  4044c8:	mov	x1, x21
  4044cc:	mov	x2, x22
  4044d0:	bl	401520 <memcpy@plt>
  4044d4:	strb	wzr, [x20, x24]
  4044d8:	ldr	x0, [x29, #24]
  4044dc:	bl	4017b0 <free@plt>
  4044e0:	mov	x0, x20
  4044e4:	ldp	x20, x19, [sp, #304]
  4044e8:	ldp	x22, x21, [sp, #288]
  4044ec:	ldp	x24, x23, [sp, #272]
  4044f0:	ldr	x28, [sp, #256]
  4044f4:	ldp	x29, x30, [sp, #240]
  4044f8:	add	sp, sp, #0x140
  4044fc:	ret
  404500:	sub	sp, sp, #0x60
  404504:	stp	x29, x30, [sp, #16]
  404508:	stp	x26, x25, [sp, #32]
  40450c:	stp	x24, x23, [sp, #48]
  404510:	stp	x22, x21, [sp, #64]
  404514:	stp	x20, x19, [sp, #80]
  404518:	ldr	x23, [x0]
  40451c:	add	x29, sp, #0x10
  404520:	ldrb	w8, [x23]
  404524:	cbz	w8, 4046d4 <ferror@plt+0x2dd4>
  404528:	mov	x20, x0
  40452c:	mov	x22, x1
  404530:	mov	x0, x23
  404534:	mov	x1, x2
  404538:	mov	w24, w3
  40453c:	mov	x21, x2
  404540:	bl	4017f0 <strspn@plt>
  404544:	add	x19, x23, x0
  404548:	ldrb	w25, [x19]
  40454c:	cbz	x25, 4046d0 <ferror@plt+0x2dd0>
  404550:	cbz	w24, 4045d4 <ferror@plt+0x2cd4>
  404554:	cmp	w25, #0x3f
  404558:	b.hi	4045f0 <ferror@plt+0x2cf0>  // b.pmore
  40455c:	mov	w8, #0x1                   	// #1
  404560:	mov	x9, #0x1                   	// #1
  404564:	lsl	x8, x8, x25
  404568:	movk	x9, #0x84, lsl #32
  40456c:	and	x8, x8, x9
  404570:	cbz	x8, 4045f0 <ferror@plt+0x2cf0>
  404574:	sturb	w25, [x29, #-4]
  404578:	sturb	wzr, [x29, #-3]
  40457c:	mov	x24, x19
  404580:	ldrb	w9, [x24, #1]!
  404584:	cbz	w9, 40466c <ferror@plt+0x2d6c>
  404588:	add	x10, x0, x23
  40458c:	mov	x26, xzr
  404590:	mov	w8, wzr
  404594:	add	x23, x10, #0x2
  404598:	b	4045bc <ferror@plt+0x2cbc>
  40459c:	sxtb	w1, w9
  4045a0:	sub	x0, x29, #0x4
  4045a4:	bl	401800 <strchr@plt>
  4045a8:	cbnz	x0, 404680 <ferror@plt+0x2d80>
  4045ac:	mov	w8, wzr
  4045b0:	ldrb	w9, [x23, x26]
  4045b4:	add	x26, x26, #0x1
  4045b8:	cbz	w9, 404668 <ferror@plt+0x2d68>
  4045bc:	cbnz	w8, 4045ac <ferror@plt+0x2cac>
  4045c0:	and	w8, w9, #0xff
  4045c4:	cmp	w8, #0x5c
  4045c8:	b.ne	40459c <ferror@plt+0x2c9c>  // b.any
  4045cc:	mov	w8, #0x1                   	// #1
  4045d0:	b	4045b0 <ferror@plt+0x2cb0>
  4045d4:	mov	x0, x19
  4045d8:	mov	x1, x21
  4045dc:	bl	401890 <strcspn@plt>
  4045e0:	add	x8, x19, x0
  4045e4:	str	x0, [x22]
  4045e8:	str	x8, [x20]
  4045ec:	b	4046d8 <ferror@plt+0x2dd8>
  4045f0:	add	x9, x0, x23
  4045f4:	mov	x24, xzr
  4045f8:	mov	w8, wzr
  4045fc:	add	x23, x9, #0x1
  404600:	b	404624 <ferror@plt+0x2d24>
  404604:	sxtb	w1, w25
  404608:	mov	x0, x21
  40460c:	bl	401800 <strchr@plt>
  404610:	cbnz	x0, 404678 <ferror@plt+0x2d78>
  404614:	mov	w8, wzr
  404618:	ldrb	w25, [x23, x24]
  40461c:	add	x24, x24, #0x1
  404620:	cbz	w25, 40463c <ferror@plt+0x2d3c>
  404624:	cbnz	w8, 404614 <ferror@plt+0x2d14>
  404628:	and	w8, w25, #0xff
  40462c:	cmp	w8, #0x5c
  404630:	b.ne	404604 <ferror@plt+0x2d04>  // b.any
  404634:	mov	w8, #0x1                   	// #1
  404638:	b	404618 <ferror@plt+0x2d18>
  40463c:	sub	w8, w24, w8
  404640:	sxtw	x8, w8
  404644:	str	x8, [x22]
  404648:	add	x22, x19, x8
  40464c:	ldrsb	w1, [x22]
  404650:	cbz	w1, 404660 <ferror@plt+0x2d60>
  404654:	mov	x0, x21
  404658:	bl	401800 <strchr@plt>
  40465c:	cbz	x0, 4046d0 <ferror@plt+0x2dd0>
  404660:	str	x22, [x20]
  404664:	b	4046d8 <ferror@plt+0x2dd8>
  404668:	b	404684 <ferror@plt+0x2d84>
  40466c:	mov	w8, wzr
  404670:	mov	w26, wzr
  404674:	b	404684 <ferror@plt+0x2d84>
  404678:	mov	w8, wzr
  40467c:	b	40463c <ferror@plt+0x2d3c>
  404680:	mov	w8, wzr
  404684:	sub	w8, w26, w8
  404688:	sxtw	x23, w8
  40468c:	str	x23, [x22]
  404690:	add	x8, x23, x19
  404694:	ldrb	w8, [x8, #1]
  404698:	cbz	w8, 4046d0 <ferror@plt+0x2dd0>
  40469c:	cmp	w8, w25
  4046a0:	b.ne	4046d0 <ferror@plt+0x2dd0>  // b.any
  4046a4:	add	x8, x23, x19
  4046a8:	ldrsb	w1, [x8, #2]
  4046ac:	cbz	w1, 4046bc <ferror@plt+0x2dbc>
  4046b0:	mov	x0, x21
  4046b4:	bl	401800 <strchr@plt>
  4046b8:	cbz	x0, 4046d0 <ferror@plt+0x2dd0>
  4046bc:	add	x8, x19, x23
  4046c0:	add	x8, x8, #0x2
  4046c4:	str	x8, [x20]
  4046c8:	mov	x19, x24
  4046cc:	b	4046d8 <ferror@plt+0x2dd8>
  4046d0:	str	x19, [x20]
  4046d4:	mov	x19, xzr
  4046d8:	mov	x0, x19
  4046dc:	ldp	x20, x19, [sp, #80]
  4046e0:	ldp	x22, x21, [sp, #64]
  4046e4:	ldp	x24, x23, [sp, #48]
  4046e8:	ldp	x26, x25, [sp, #32]
  4046ec:	ldp	x29, x30, [sp, #16]
  4046f0:	add	sp, sp, #0x60
  4046f4:	ret
  4046f8:	stp	x29, x30, [sp, #-32]!
  4046fc:	str	x19, [sp, #16]
  404700:	mov	x19, x0
  404704:	mov	x29, sp
  404708:	mov	x0, x19
  40470c:	bl	4016a0 <fgetc@plt>
  404710:	cmp	w0, #0xa
  404714:	b.eq	404728 <ferror@plt+0x2e28>  // b.none
  404718:	cmn	w0, #0x1
  40471c:	b.ne	404708 <ferror@plt+0x2e08>  // b.any
  404720:	mov	w0, #0x1                   	// #1
  404724:	b	40472c <ferror@plt+0x2e2c>
  404728:	mov	w0, wzr
  40472c:	ldr	x19, [sp, #16]
  404730:	ldp	x29, x30, [sp], #32
  404734:	ret
  404738:	stp	x29, x30, [sp, #-64]!
  40473c:	mov	x29, sp
  404740:	stp	x19, x20, [sp, #16]
  404744:	adrp	x20, 415000 <ferror@plt+0x13700>
  404748:	add	x20, x20, #0xdf0
  40474c:	stp	x21, x22, [sp, #32]
  404750:	adrp	x21, 415000 <ferror@plt+0x13700>
  404754:	add	x21, x21, #0xde8
  404758:	sub	x20, x20, x21
  40475c:	mov	w22, w0
  404760:	stp	x23, x24, [sp, #48]
  404764:	mov	x23, x1
  404768:	mov	x24, x2
  40476c:	bl	4014e8 <memcpy@plt-0x38>
  404770:	cmp	xzr, x20, asr #3
  404774:	b.eq	4047a0 <ferror@plt+0x2ea0>  // b.none
  404778:	asr	x20, x20, #3
  40477c:	mov	x19, #0x0                   	// #0
  404780:	ldr	x3, [x21, x19, lsl #3]
  404784:	mov	x2, x24
  404788:	add	x19, x19, #0x1
  40478c:	mov	x1, x23
  404790:	mov	w0, w22
  404794:	blr	x3
  404798:	cmp	x20, x19
  40479c:	b.ne	404780 <ferror@plt+0x2e80>  // b.any
  4047a0:	ldp	x19, x20, [sp, #16]
  4047a4:	ldp	x21, x22, [sp, #32]
  4047a8:	ldp	x23, x24, [sp, #48]
  4047ac:	ldp	x29, x30, [sp], #64
  4047b0:	ret
  4047b4:	nop
  4047b8:	ret
  4047bc:	nop
  4047c0:	adrp	x2, 416000 <ferror@plt+0x14700>
  4047c4:	mov	x1, #0x0                   	// #0
  4047c8:	ldr	x2, [x2, #512]
  4047cc:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004047d0 <.fini>:
  4047d0:	stp	x29, x30, [sp, #-16]!
  4047d4:	mov	x29, sp
  4047d8:	ldp	x29, x30, [sp], #16
  4047dc:	ret
