
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003532                       # Number of seconds simulated
sim_ticks                                  3531909102                       # Number of ticks simulated
final_tick                               533096289039                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167028                       # Simulator instruction rate (inst/s)
host_op_rate                                   221668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305281                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917796                       # Number of bytes of host memory used
host_seconds                                 11569.36                       # Real time elapsed on the host
sim_insts                                  1932403431                       # Number of instructions simulated
sim_ops                                    2564561391                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        83584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        76800                       # Number of bytes read from this memory
system.physmem.bytes_read::total               163456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       161536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            161536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          653                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          600                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1277                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1262                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1262                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       398651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23665388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       471133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21744614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46279787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       398651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       471133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             869785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45736171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45736171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45736171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       398651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23665388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       471133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21744614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92015958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8469807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112691                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555809                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203388                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251859                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203404                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314167                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8857                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202819                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17077363                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112691                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517571                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086273                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        645049                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565945                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8391595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4727717     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366671      4.37%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318595      3.80%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342470      4.08%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297623      3.55%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154893      1.85%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101714      1.21%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271456      3.23%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810456     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8391595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367504                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016264                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372033                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       601752                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482495                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56304                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507292                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          970                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20248964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6361                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541132                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         256194                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69124                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365937                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19554362                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          566                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27160870                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91153305                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91153305                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353883                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3299                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1702                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           746289                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26090                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       318741                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18428674                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14776773                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28036                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6151931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18805258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8391595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2973309     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1783562     21.25%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1196048     14.25%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763384      9.10%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752550      8.97%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442390      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339457      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75089      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65806      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8391595                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108332     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21504     13.70%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27108     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12145432     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200787      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579541     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849416      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14776773                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744641                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156949                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010621                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38130124                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24584022                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14360274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14933722                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26688                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710291                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227178                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         182514                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16177                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18431971                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939494                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1699                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238249                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14516842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484914                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259929                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310307                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057342                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825393                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713952                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14374960                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14360274                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362305                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26145602                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695466                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193201                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205493                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7512593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2988357     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041484     27.17%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834921     11.11%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427795      5.69%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368157      4.90%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180758      2.41%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199711      2.66%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101348      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370062      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7512593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370062                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25575059                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37745003                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  78212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846981                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846981                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.180664                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.180664                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65552505                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19690302                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19001793                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8469807                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136579                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2736704                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200139                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1555451                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1497900                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226774                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6442                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3674883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17432231                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136579                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1724674                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3593771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         982405                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        366555                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1811657                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8416365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.388788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.181302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4822594     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179636      2.13%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328929      3.91%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          309545      3.68%     67.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          496668      5.90%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511722      6.08%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124698      1.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95272      1.13%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1547301     18.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8416365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370325                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.058162                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3790953                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       355251                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3475520                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        780348                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       347178                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          792                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19527342                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1449                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        780348                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3953134                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          96404                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        44958                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3325069                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       216451                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18997992                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76505                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        82688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25264886                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86514857                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86514857                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16388877                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8875993                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1104                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           590496                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2890287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       640002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10619                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       212613                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17972448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15133872                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20301                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5435899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14962878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8416365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.798148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.843760                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2888576     34.32%     34.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1577338     18.74%     53.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1368448     16.26%     69.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846013     10.05%     79.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       880848     10.47%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       519641      6.17%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       231074      2.75%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61858      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42569      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8416365                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60723     66.79%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18992     20.89%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11203     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11891959     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120846      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1106      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2575509     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544452      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15133872                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.786802                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90918                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006008                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38795328                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23410605                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14643810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15224790                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37465                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       831628                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156582                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        780348                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          43716                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5104                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17974660                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22032                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2890287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       640002                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1104                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106590                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224702                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14852320                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2475031                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281552                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3005765                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2242837                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            530734                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.753561                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14660129                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14643810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9005885                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22080644                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728943                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407863                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10969553                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12485827                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5488917                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200465                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7636017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3468779     45.43%     45.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1643830     21.53%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       910734     11.93%     78.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       312065      4.09%     82.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298473      3.91%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124865      1.64%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       328384      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95283      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       453604      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7636017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10969553                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12485827                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2542079                       # Number of memory references committed
system.switch_cpus1.commit.loads              2058659                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1951901                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10906882                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170625                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       453604                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25157157                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36730543                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  53442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10969553                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12485827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10969553                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.772120                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.772120                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.295136                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.295136                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68650697                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19225842                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20073909                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2208                       # number of misc regfile writes
system.l2.replacements                           1277                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           980186                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132349                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.406070                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         80256.718762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    348.441053                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.965155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    338.480652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          32012.682994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17884.745558                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.612310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002582                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.244237                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001572                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.136450                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9176                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4790                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13967                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4107                       # number of Writeback hits
system.l2.Writeback_hits::total                  4107                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4790                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13967                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9176                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4790                       # number of overall hits
system.l2.overall_hits::total                   13967                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          653                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          600                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1277                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          653                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          600                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1277                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          653                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          600                       # number of overall misses
system.l2.overall_misses::total                  1277                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       515377                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     30000858                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       614913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27698532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58829680                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       515377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     30000858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       614913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27698532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58829680                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       515377                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     30000858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       614913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27698532                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58829680                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15244                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4107                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4107                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15244                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15244                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.066436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.111317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.083771                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.066436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.111317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083771                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.066436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.111317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083771                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45943.120980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        47301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46164.220000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46068.660924                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45943.120980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        47301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46164.220000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46068.660924                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45943.120980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        47301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46164.220000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46068.660924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1262                       # number of writebacks
system.l2.writebacks::total                      1262                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          653                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1277                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1277                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       452234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     26215186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       538881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     24222362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     51428663                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       452234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     26215186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       538881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     24222362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51428663                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       452234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     26215186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       538881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     24222362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51428663                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.111317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083771                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.066436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.111317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.066436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.111317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083771                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40145.767228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41452.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40370.603333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40273.032890                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40145.767228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41452.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40370.603333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40273.032890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40145.767228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41452.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40370.603333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40273.032890                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965808                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573594                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.920145                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965808                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565933                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565933                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565933                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565933                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       622806                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       622806                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       622806                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       622806                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       622806                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       622806                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565945                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565945                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565945                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565945                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565945                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565945                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51900.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51900.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51900.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       527717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       527717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       527717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       527717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       527717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       527717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47974.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9829                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468776                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10085                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17299.829053                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.958167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.041833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898274                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101726                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943710                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943710                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943710                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943710                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37541                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37551                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37551                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    939011359                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    939011359                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       240077                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       240077                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    939251436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    939251436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    939251436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    939251436                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031166                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018953                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018953                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018953                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018953                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25012.955409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25012.955409                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24007.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24007.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25012.687705                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25012.687705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25012.687705                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25012.687705                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1892                       # number of writebacks
system.cpu0.dcache.writebacks::total             1892                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27712                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27722                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9829                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9829                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9829                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    123001224                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    123001224                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    123001224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    123001224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    123001224                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    123001224                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12514.113745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12514.113745                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12514.113745                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12514.113745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12514.113745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12514.113745                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.963257                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913277631                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1688128.707948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.963257                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022377                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866928                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1811641                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1811641                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1811641                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1811641                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1811641                       # number of overall hits
system.cpu1.icache.overall_hits::total        1811641                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       715624                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       715624                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       715624                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       715624                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       715624                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       715624                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1811657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1811657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1811657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1811657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1811657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1811657                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44726.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44726.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44726.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44726.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44726.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44726.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       642015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       642015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       642015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       642015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       642015                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       642015                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45858.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45858.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45858.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45858.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45858.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45858.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5390                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207698295                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5646                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36786.803932                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.378676                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.621324                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786635                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213365                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2245673                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2245673                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       481210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        481210                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1104                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1104                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1104                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2726883                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2726883                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2726883                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2726883                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13359                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13359                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13359                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13359                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13359                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    356327984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    356327984                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    356327984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    356327984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    356327984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    356327984                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2259032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2259032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       481210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       481210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2740242                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2740242                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2740242                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2740242                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005914                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004875                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004875                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26673.252788                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26673.252788                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26673.252788                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26673.252788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26673.252788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26673.252788                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2215                       # number of writebacks
system.cpu1.dcache.writebacks::total             2215                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7969                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7969                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7969                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7969                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5390                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5390                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5390                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     64270129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     64270129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     64270129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     64270129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     64270129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64270129                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11923.957143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11923.957143                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11923.957143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11923.957143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11923.957143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11923.957143                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
