{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744204706244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744204706244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 21:18:26 2025 " "Processing started: Wed Apr  9 21:18:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744204706244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204706244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_01 -c lanqiao_16_mocks_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lanqiao_16_mocks_01 -c lanqiao_16_mocks_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204706244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744204706557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744204706557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_bit " "Found entity 1: num_to_bit" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../rtl/top_module.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "../rtl/up_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/up_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../rtl/led.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744204713490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204713490 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(15) " "Verilog HDL Parameter Declaration warning at key.v(15): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(26) " "Verilog HDL Parameter Declaration warning at key.v(26): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(27) " "Verilog HDL Parameter Declaration warning at key.v(27): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(49) " "Verilog HDL Parameter Declaration warning at key.v(49): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(71) " "Verilog HDL Parameter Declaration warning at key.v(71): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "down_counter down_counter.v(30) " "Verilog HDL Parameter Declaration warning at down_counter.v(30): Parameter Declaration in module \"down_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744204713492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744204713526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_pp_inst " "Elaborating entity \"key\" for hierarchy \"key:key_pp_inst\"" {  } { { "../rtl/top_module.v" "key_pp_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(22) " "Verilog HDL assignment warning at key.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713547 "|top_module|key:key_pp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(34) " "Verilog HDL assignment warning at key.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/key.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713547 "|top_module|key:key_pp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter down_counter:down_counter_inst " "Elaborating entity \"down_counter\" for hierarchy \"down_counter:down_counter_inst\"" {  } { { "../rtl/top_module.v" "down_counter_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 down_counter.v(36) " "Verilog HDL assignment warning at down_counter.v(36): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713549 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(40) " "Verilog HDL assignment warning at down_counter.v(40): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713549 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(41) " "Verilog HDL assignment warning at down_counter.v(41): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713549 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(42) " "Verilog HDL assignment warning at down_counter.v(42): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713549 "|top_mod|down_counter:down_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led_inst " "Elaborating entity \"led\" for hierarchy \"led:led_inst\"" {  } { { "../rtl/top_module.v" "led_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 led.v(18) " "Verilog HDL assignment warning at led.v(18): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/led.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/led.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713551 "|top_mod|led:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:up_counter_inst_1 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:up_counter_inst_1\"" {  } { { "../rtl/top_module.v" "up_counter_inst_1" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 up_counter.v(18) " "Verilog HDL assignment warning at up_counter.v(18): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/up_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/up_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713554 "|top_mod|up_counter:up_counter_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_bit num_to_bit:num_to_bit_inst " "Elaborating entity \"num_to_bit\" for hierarchy \"num_to_bit:num_to_bit_inst\"" {  } { { "../rtl/top_module.v" "num_to_bit_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 num_to_bit.v(43) " "Verilog HDL assignment warning at num_to_bit.v(43): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713557 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(69) " "Verilog HDL assignment warning at num_to_bit.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713557 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(70) " "Verilog HDL assignment warning at num_to_bit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713558 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(84) " "Verilog HDL assignment warning at num_to_bit.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713558 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(85) " "Verilog HDL assignment warning at num_to_bit.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713558 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(99) " "Verilog HDL assignment warning at num_to_bit.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713558 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_to_bit.v(100) " "Verilog HDL assignment warning at num_to_bit.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713558 "|top_module|num_to_bit:num_to_bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_module.v" "bit_to_caseg_inst" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/top_module.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204713573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713574 "|top_mod|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744204713574 "|top_mod|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744204714325 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/down_counter.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/down_counter.v" 20 -1 0 } } { "../rtl/num_to_bit.v" "" { Text "C:/Users/ZLXWY/Desktop/lanqiao_16_mocks/lanqiao_16_mocks_01/rtl/num_to_bit.v" 116 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744204714342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744204714342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744204714587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744204715185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744204715185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "816 " "Implemented 816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744204715258 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744204715258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "794 " "Implemented 794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744204715258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744204715258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744204715272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 21:18:35 2025 " "Processing ended: Wed Apr  9 21:18:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744204715272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744204715272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744204715272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744204715272 ""}
