<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='254' type='void llvm::ScheduleDAGInstrs::ScheduleDAGInstrs(llvm::MachineFunction &amp; mf, const llvm::MachineLoopInfo * mli, bool RemoveKillFlags = false)'/>
<use f='llvm/llvm/lib/CodeGen/DFAPacketizer.cpp' l='193' u='c' c='_ZN4llvm20DefaultVLIWSchedulerC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='199' u='c' c='_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='289' u='c' c='_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='210' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='111' ll='122' type='void llvm::ScheduleDAGInstrs::ScheduleDAGInstrs(llvm::MachineFunction &amp; mf, const llvm::MachineLoopInfo * mli, bool RemoveKillFlags = false)'/>
