$date
	Sat Oct 22 20:16:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#808150
b10101 &
b10101 %
1$
b10101 !
1"
#808151
0"
#808154
b1000000 &
b1000000 %
#808158
b100000 &
b100000 %
#808162
b10000 &
b10000 %
#808166
b1000 &
b1000 %
#808170
b100 &
b100 %
#808174
b10 &
b10 %
#808178
b1 &
b1 %
1#
#808182
b0 &
0#
b0 %
0$
#1794304
b111 !
1"
#1794306
b111 &
b111 %
1$
#1794307
0"
#1794310
b10110 &
b10110 %
#1794314
b1011 &
b1011 %
#1794318
b100010 &
b100010 %
#1794322
b10001 &
b10001 %
#1794326
b110100 &
b110100 %
#1794330
b11010 &
b11010 %
#1794334
b1101 &
b1101 %
#1794338
b101000 &
b101000 %
#1794342
b10100 &
b10100 %
#1794346
b1010 &
b1010 %
#1794350
b101 &
b101 %
#1794354
b10000 &
b10000 %
#1794358
b1000 &
b1000 %
#1794362
b100 &
b100 %
#1794366
b10 &
b10 %
#1794370
b1 &
b1 %
1#
#1794374
b0 &
0#
b0 %
0$
#2845334
b100 &
b100 %
1$
b100 !
1"
#2845335
0"
#2845338
b10 &
b10 %
#2845342
b1 &
1#
b1 %
#2845346
b0 &
b0 %
0#
0$
#4500012
