#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24c80f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24c8280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24ba2d0 .functor NOT 1, L_0x251bd30, C4<0>, C4<0>, C4<0>;
L_0x251bb10 .functor XOR 2, L_0x251b9b0, L_0x251ba70, C4<00>, C4<00>;
L_0x251bc20 .functor XOR 2, L_0x251bb10, L_0x251bb80, C4<00>, C4<00>;
v0x2516100_0 .net *"_ivl_10", 1 0, L_0x251bb80;  1 drivers
v0x2516200_0 .net *"_ivl_12", 1 0, L_0x251bc20;  1 drivers
v0x25162e0_0 .net *"_ivl_2", 1 0, L_0x25194c0;  1 drivers
v0x25163a0_0 .net *"_ivl_4", 1 0, L_0x251b9b0;  1 drivers
v0x2516480_0 .net *"_ivl_6", 1 0, L_0x251ba70;  1 drivers
v0x25165b0_0 .net *"_ivl_8", 1 0, L_0x251bb10;  1 drivers
v0x2516690_0 .net "a", 0 0, v0x2512430_0;  1 drivers
v0x2516730_0 .net "b", 0 0, v0x25124d0_0;  1 drivers
v0x25167d0_0 .net "c", 0 0, v0x2512570_0;  1 drivers
v0x2516870_0 .var "clk", 0 0;
v0x2516910_0 .net "d", 0 0, v0x25126b0_0;  1 drivers
v0x25169b0_0 .net "out_pos_dut", 0 0, L_0x251b830;  1 drivers
v0x2516a50_0 .net "out_pos_ref", 0 0, L_0x2517f80;  1 drivers
v0x2516af0_0 .net "out_sop_dut", 0 0, L_0x2519980;  1 drivers
v0x2516b90_0 .net "out_sop_ref", 0 0, L_0x24ecbe0;  1 drivers
v0x2516c30_0 .var/2u "stats1", 223 0;
v0x2516cd0_0 .var/2u "strobe", 0 0;
v0x2516d70_0 .net "tb_match", 0 0, L_0x251bd30;  1 drivers
v0x2516e40_0 .net "tb_mismatch", 0 0, L_0x24ba2d0;  1 drivers
v0x2516ee0_0 .net "wavedrom_enable", 0 0, v0x2512980_0;  1 drivers
v0x2516fb0_0 .net "wavedrom_title", 511 0, v0x2512a20_0;  1 drivers
L_0x25194c0 .concat [ 1 1 0 0], L_0x2517f80, L_0x24ecbe0;
L_0x251b9b0 .concat [ 1 1 0 0], L_0x2517f80, L_0x24ecbe0;
L_0x251ba70 .concat [ 1 1 0 0], L_0x251b830, L_0x2519980;
L_0x251bb80 .concat [ 1 1 0 0], L_0x2517f80, L_0x24ecbe0;
L_0x251bd30 .cmp/eeq 2, L_0x25194c0, L_0x251bc20;
S_0x24c8410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24c8280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24ba6b0 .functor AND 1, v0x2512570_0, v0x25126b0_0, C4<1>, C4<1>;
L_0x24baa90 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x24bae70 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x24bb0f0 .functor AND 1, L_0x24baa90, L_0x24bae70, C4<1>, C4<1>;
L_0x24d2c80 .functor AND 1, L_0x24bb0f0, v0x2512570_0, C4<1>, C4<1>;
L_0x24ecbe0 .functor OR 1, L_0x24ba6b0, L_0x24d2c80, C4<0>, C4<0>;
L_0x2517400 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x2517470 .functor OR 1, L_0x2517400, v0x25126b0_0, C4<0>, C4<0>;
L_0x2517580 .functor AND 1, v0x2512570_0, L_0x2517470, C4<1>, C4<1>;
L_0x2517640 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x2517710 .functor OR 1, L_0x2517640, v0x25124d0_0, C4<0>, C4<0>;
L_0x2517780 .functor AND 1, L_0x2517580, L_0x2517710, C4<1>, C4<1>;
L_0x2517900 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x2517970 .functor OR 1, L_0x2517900, v0x25126b0_0, C4<0>, C4<0>;
L_0x2517890 .functor AND 1, v0x2512570_0, L_0x2517970, C4<1>, C4<1>;
L_0x2517b00 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x2517c00 .functor OR 1, L_0x2517b00, v0x25126b0_0, C4<0>, C4<0>;
L_0x2517cc0 .functor AND 1, L_0x2517890, L_0x2517c00, C4<1>, C4<1>;
L_0x2517e70 .functor XNOR 1, L_0x2517780, L_0x2517cc0, C4<0>, C4<0>;
v0x24b9c00_0 .net *"_ivl_0", 0 0, L_0x24ba6b0;  1 drivers
v0x24ba000_0 .net *"_ivl_12", 0 0, L_0x2517400;  1 drivers
v0x24ba3e0_0 .net *"_ivl_14", 0 0, L_0x2517470;  1 drivers
v0x24ba7c0_0 .net *"_ivl_16", 0 0, L_0x2517580;  1 drivers
v0x24baba0_0 .net *"_ivl_18", 0 0, L_0x2517640;  1 drivers
v0x24baf80_0 .net *"_ivl_2", 0 0, L_0x24baa90;  1 drivers
v0x24bb200_0 .net *"_ivl_20", 0 0, L_0x2517710;  1 drivers
v0x25109a0_0 .net *"_ivl_24", 0 0, L_0x2517900;  1 drivers
v0x2510a80_0 .net *"_ivl_26", 0 0, L_0x2517970;  1 drivers
v0x2510b60_0 .net *"_ivl_28", 0 0, L_0x2517890;  1 drivers
v0x2510c40_0 .net *"_ivl_30", 0 0, L_0x2517b00;  1 drivers
v0x2510d20_0 .net *"_ivl_32", 0 0, L_0x2517c00;  1 drivers
v0x2510e00_0 .net *"_ivl_36", 0 0, L_0x2517e70;  1 drivers
L_0x7f9d7c661018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2510ec0_0 .net *"_ivl_38", 0 0, L_0x7f9d7c661018;  1 drivers
v0x2510fa0_0 .net *"_ivl_4", 0 0, L_0x24bae70;  1 drivers
v0x2511080_0 .net *"_ivl_6", 0 0, L_0x24bb0f0;  1 drivers
v0x2511160_0 .net *"_ivl_8", 0 0, L_0x24d2c80;  1 drivers
v0x2511240_0 .net "a", 0 0, v0x2512430_0;  alias, 1 drivers
v0x2511300_0 .net "b", 0 0, v0x25124d0_0;  alias, 1 drivers
v0x25113c0_0 .net "c", 0 0, v0x2512570_0;  alias, 1 drivers
v0x2511480_0 .net "d", 0 0, v0x25126b0_0;  alias, 1 drivers
v0x2511540_0 .net "out_pos", 0 0, L_0x2517f80;  alias, 1 drivers
v0x2511600_0 .net "out_sop", 0 0, L_0x24ecbe0;  alias, 1 drivers
v0x25116c0_0 .net "pos0", 0 0, L_0x2517780;  1 drivers
v0x2511780_0 .net "pos1", 0 0, L_0x2517cc0;  1 drivers
L_0x2517f80 .functor MUXZ 1, L_0x7f9d7c661018, L_0x2517780, L_0x2517e70, C4<>;
S_0x2511900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24c8280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2512430_0 .var "a", 0 0;
v0x25124d0_0 .var "b", 0 0;
v0x2512570_0 .var "c", 0 0;
v0x2512610_0 .net "clk", 0 0, v0x2516870_0;  1 drivers
v0x25126b0_0 .var "d", 0 0;
v0x25127a0_0 .var/2u "fail", 0 0;
v0x2512840_0 .var/2u "fail1", 0 0;
v0x25128e0_0 .net "tb_match", 0 0, L_0x251bd30;  alias, 1 drivers
v0x2512980_0 .var "wavedrom_enable", 0 0;
v0x2512a20_0 .var "wavedrom_title", 511 0;
E_0x24c6a60/0 .event negedge, v0x2512610_0;
E_0x24c6a60/1 .event posedge, v0x2512610_0;
E_0x24c6a60 .event/or E_0x24c6a60/0, E_0x24c6a60/1;
S_0x2511c30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2511900;
 .timescale -12 -12;
v0x2511e70_0 .var/2s "i", 31 0;
E_0x24c6900 .event posedge, v0x2512610_0;
S_0x2511f70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2511900;
 .timescale -12 -12;
v0x2512170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2512250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2511900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2512c00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24c8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2518130 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x25181c0 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x2518360 .functor AND 1, L_0x2518130, L_0x25181c0, C4<1>, C4<1>;
L_0x2518470 .functor NOT 1, v0x2512570_0, C4<0>, C4<0>, C4<0>;
L_0x2518620 .functor AND 1, L_0x2518360, L_0x2518470, C4<1>, C4<1>;
L_0x2518730 .functor NOT 1, v0x25126b0_0, C4<0>, C4<0>, C4<0>;
L_0x25188f0 .functor AND 1, L_0x2518620, L_0x2518730, C4<1>, C4<1>;
L_0x2518a00 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x2518bd0 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x2518c40 .functor AND 1, L_0x2518a00, L_0x2518bd0, C4<1>, C4<1>;
L_0x2518db0 .functor AND 1, L_0x2518c40, v0x2512570_0, C4<1>, C4<1>;
L_0x2518e20 .functor NOT 1, v0x25126b0_0, C4<0>, C4<0>, C4<0>;
L_0x2518f00 .functor AND 1, L_0x2518db0, L_0x2518e20, C4<1>, C4<1>;
L_0x2519010 .functor OR 1, L_0x25188f0, L_0x2518f00, C4<0>, C4<0>;
L_0x2518e90 .functor AND 1, v0x2512430_0, v0x25124d0_0, C4<1>, C4<1>;
L_0x25191a0 .functor AND 1, L_0x2518e90, v0x2512570_0, C4<1>, C4<1>;
L_0x25192f0 .functor AND 1, L_0x25191a0, v0x25126b0_0, C4<1>, C4<1>;
L_0x25193b0 .functor OR 1, L_0x2519010, L_0x25192f0, C4<0>, C4<0>;
L_0x2519560 .functor AND 1, v0x2512430_0, v0x25124d0_0, C4<1>, C4<1>;
L_0x25195d0 .functor AND 1, L_0x2519560, v0x2512570_0, C4<1>, C4<1>;
L_0x2519740 .functor NOT 1, v0x25126b0_0, C4<0>, C4<0>, C4<0>;
L_0x25197b0 .functor AND 1, L_0x25195d0, L_0x2519740, C4<1>, C4<1>;
L_0x2519980 .functor OR 1, L_0x25193b0, L_0x25197b0, C4<0>, C4<0>;
L_0x2519ae0 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x2519c20 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x2519c90 .functor OR 1, L_0x2519ae0, L_0x2519c20, C4<0>, C4<0>;
L_0x2519e80 .functor NOT 1, v0x2512570_0, C4<0>, C4<0>, C4<0>;
L_0x2519ef0 .functor OR 1, L_0x2519c90, L_0x2519e80, C4<0>, C4<0>;
L_0x251a0f0 .functor OR 1, L_0x2519ef0, v0x25126b0_0, C4<0>, C4<0>;
L_0x251a1b0 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x251a320 .functor NOT 1, v0x25124d0_0, C4<0>, C4<0>, C4<0>;
L_0x251a390 .functor OR 1, L_0x251a1b0, L_0x251a320, C4<0>, C4<0>;
L_0x251a5b0 .functor OR 1, L_0x251a390, v0x2512570_0, C4<0>, C4<0>;
L_0x251a670 .functor NOT 1, v0x25126b0_0, C4<0>, C4<0>, C4<0>;
L_0x251a800 .functor OR 1, L_0x251a5b0, L_0x251a670, C4<0>, C4<0>;
L_0x251a910 .functor AND 1, L_0x251a0f0, L_0x251a800, C4<1>, C4<1>;
L_0x251ab50 .functor NOT 1, v0x2512430_0, C4<0>, C4<0>, C4<0>;
L_0x251abc0 .functor OR 1, L_0x251ab50, v0x25124d0_0, C4<0>, C4<0>;
L_0x251aa20 .functor NOT 1, v0x2512570_0, C4<0>, C4<0>, C4<0>;
L_0x251aa90 .functor OR 1, L_0x251abc0, L_0x251aa20, C4<0>, C4<0>;
L_0x251af60 .functor NOT 1, v0x25126b0_0, C4<0>, C4<0>, C4<0>;
L_0x251afd0 .functor OR 1, L_0x251aa90, L_0x251af60, C4<0>, C4<0>;
L_0x251b240 .functor AND 1, L_0x251a910, L_0x251afd0, C4<1>, C4<1>;
L_0x251b350 .functor OR 1, v0x2512430_0, v0x25124d0_0, C4<0>, C4<0>;
L_0x251b530 .functor OR 1, L_0x251b350, v0x2512570_0, C4<0>, C4<0>;
L_0x251b5f0 .functor OR 1, L_0x251b530, v0x25126b0_0, C4<0>, C4<0>;
L_0x251b830 .functor AND 1, L_0x251b240, L_0x251b5f0, C4<1>, C4<1>;
v0x2512dc0_0 .net *"_ivl_0", 0 0, L_0x2518130;  1 drivers
v0x2512ea0_0 .net *"_ivl_10", 0 0, L_0x2518730;  1 drivers
v0x2512f80_0 .net *"_ivl_12", 0 0, L_0x25188f0;  1 drivers
v0x2513070_0 .net *"_ivl_14", 0 0, L_0x2518a00;  1 drivers
v0x2513150_0 .net *"_ivl_16", 0 0, L_0x2518bd0;  1 drivers
v0x2513280_0 .net *"_ivl_18", 0 0, L_0x2518c40;  1 drivers
v0x2513360_0 .net *"_ivl_2", 0 0, L_0x25181c0;  1 drivers
v0x2513440_0 .net *"_ivl_20", 0 0, L_0x2518db0;  1 drivers
v0x2513520_0 .net *"_ivl_22", 0 0, L_0x2518e20;  1 drivers
v0x2513690_0 .net *"_ivl_24", 0 0, L_0x2518f00;  1 drivers
v0x2513770_0 .net *"_ivl_26", 0 0, L_0x2519010;  1 drivers
v0x2513850_0 .net *"_ivl_28", 0 0, L_0x2518e90;  1 drivers
v0x2513930_0 .net *"_ivl_30", 0 0, L_0x25191a0;  1 drivers
v0x2513a10_0 .net *"_ivl_32", 0 0, L_0x25192f0;  1 drivers
v0x2513af0_0 .net *"_ivl_34", 0 0, L_0x25193b0;  1 drivers
v0x2513bd0_0 .net *"_ivl_36", 0 0, L_0x2519560;  1 drivers
v0x2513cb0_0 .net *"_ivl_38", 0 0, L_0x25195d0;  1 drivers
v0x2513ea0_0 .net *"_ivl_4", 0 0, L_0x2518360;  1 drivers
v0x2513f80_0 .net *"_ivl_40", 0 0, L_0x2519740;  1 drivers
v0x2514060_0 .net *"_ivl_42", 0 0, L_0x25197b0;  1 drivers
v0x2514140_0 .net *"_ivl_46", 0 0, L_0x2519ae0;  1 drivers
v0x2514220_0 .net *"_ivl_48", 0 0, L_0x2519c20;  1 drivers
v0x2514300_0 .net *"_ivl_50", 0 0, L_0x2519c90;  1 drivers
v0x25143e0_0 .net *"_ivl_52", 0 0, L_0x2519e80;  1 drivers
v0x25144c0_0 .net *"_ivl_54", 0 0, L_0x2519ef0;  1 drivers
v0x25145a0_0 .net *"_ivl_56", 0 0, L_0x251a0f0;  1 drivers
v0x2514680_0 .net *"_ivl_58", 0 0, L_0x251a1b0;  1 drivers
v0x2514760_0 .net *"_ivl_6", 0 0, L_0x2518470;  1 drivers
v0x2514840_0 .net *"_ivl_60", 0 0, L_0x251a320;  1 drivers
v0x2514920_0 .net *"_ivl_62", 0 0, L_0x251a390;  1 drivers
v0x2514a00_0 .net *"_ivl_64", 0 0, L_0x251a5b0;  1 drivers
v0x2514ae0_0 .net *"_ivl_66", 0 0, L_0x251a670;  1 drivers
v0x2514bc0_0 .net *"_ivl_68", 0 0, L_0x251a800;  1 drivers
v0x2514eb0_0 .net *"_ivl_70", 0 0, L_0x251a910;  1 drivers
v0x2514f90_0 .net *"_ivl_72", 0 0, L_0x251ab50;  1 drivers
v0x2515070_0 .net *"_ivl_74", 0 0, L_0x251abc0;  1 drivers
v0x2515150_0 .net *"_ivl_76", 0 0, L_0x251aa20;  1 drivers
v0x2515230_0 .net *"_ivl_78", 0 0, L_0x251aa90;  1 drivers
v0x2515310_0 .net *"_ivl_8", 0 0, L_0x2518620;  1 drivers
v0x25153f0_0 .net *"_ivl_80", 0 0, L_0x251af60;  1 drivers
v0x25154d0_0 .net *"_ivl_82", 0 0, L_0x251afd0;  1 drivers
v0x25155b0_0 .net *"_ivl_84", 0 0, L_0x251b240;  1 drivers
v0x2515690_0 .net *"_ivl_86", 0 0, L_0x251b350;  1 drivers
v0x2515770_0 .net *"_ivl_88", 0 0, L_0x251b530;  1 drivers
v0x2515850_0 .net *"_ivl_90", 0 0, L_0x251b5f0;  1 drivers
v0x2515930_0 .net "a", 0 0, v0x2512430_0;  alias, 1 drivers
v0x25159d0_0 .net "b", 0 0, v0x25124d0_0;  alias, 1 drivers
v0x2515ac0_0 .net "c", 0 0, v0x2512570_0;  alias, 1 drivers
v0x2515bb0_0 .net "d", 0 0, v0x25126b0_0;  alias, 1 drivers
v0x2515ca0_0 .net "out_pos", 0 0, L_0x251b830;  alias, 1 drivers
v0x2515d60_0 .net "out_sop", 0 0, L_0x2519980;  alias, 1 drivers
S_0x2515ee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24c8280;
 .timescale -12 -12;
E_0x24af9f0 .event anyedge, v0x2516cd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2516cd0_0;
    %nor/r;
    %assign/vec4 v0x2516cd0_0, 0;
    %wait E_0x24af9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2511900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25127a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2512840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2511900;
T_4 ;
    %wait E_0x24c6a60;
    %load/vec4 v0x25128e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25127a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2511900;
T_5 ;
    %wait E_0x24c6900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %wait E_0x24c6900;
    %load/vec4 v0x25127a0_0;
    %store/vec4 v0x2512840_0, 0, 1;
    %fork t_1, S_0x2511c30;
    %jmp t_0;
    .scope S_0x2511c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2511e70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2511e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24c6900;
    %load/vec4 v0x2511e70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2511e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2511e70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2511900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24c6a60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2512570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25124d0_0, 0;
    %assign/vec4 v0x2512430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x25127a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2512840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24c8280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2516870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2516cd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24c8280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2516870_0;
    %inv;
    %store/vec4 v0x2516870_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24c8280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2512610_0, v0x2516e40_0, v0x2516690_0, v0x2516730_0, v0x25167d0_0, v0x2516910_0, v0x2516b90_0, v0x2516af0_0, v0x2516a50_0, v0x25169b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24c8280;
T_9 ;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24c8280;
T_10 ;
    %wait E_0x24c6a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2516c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
    %load/vec4 v0x2516d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2516c30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2516b90_0;
    %load/vec4 v0x2516b90_0;
    %load/vec4 v0x2516af0_0;
    %xor;
    %load/vec4 v0x2516b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2516a50_0;
    %load/vec4 v0x2516a50_0;
    %load/vec4 v0x25169b0_0;
    %xor;
    %load/vec4 v0x2516a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2516c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2516c30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter7/response3/top_module.sv";
