

================================================================
== Vivado HLS Report for 'add_hw'
================================================================
* Date:           Mon Jul  3 14:35:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.655|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  102|  102|  102|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_convert_hex_to_binar_fu_344  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        |grp_convert_hex_to_binar_fu_352  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|     8|    yes   |
        |- Loop 2  |    8|    8|         2|          1|          1|     8|    yes   |
        |- Loop 3  |   32|   32|         2|          1|          1|    32|    yes   |
        |- Loop 4  |   17|   17|         4|          2|          1|     8|    yes   |
        |- Loop 5  |    8|    8|         2|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    399|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     158|   1648|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    494|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     269|   2541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |grp_convert_hex_to_binar_fu_344  |convert_hex_to_binar  |        0|      0|  79|  824|    0|
    |grp_convert_hex_to_binar_fu_352  |convert_hex_to_binar  |        0|      0|  79|  824|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                            |                      |        0|      0| 158| 1648|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln264_1_fu_424_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln264_fu_402_p2              |     +    |      0|  0|  15|           8|           8|
    |add_ln269_1_fu_480_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln269_fu_458_p2              |     +    |      0|  0|  15|           8|           8|
    |add_ln279_fu_538_p2              |     +    |      0|  0|  15|           9|           9|
    |add_ln292_fu_836_p2              |     +    |      0|  0|  15|           8|           8|
    |i_29_fu_470_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_30_fu_560_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_31_fu_509_p2                   |     +    |      0|  0|  15|           6|           2|
    |i_32_fu_821_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_fu_414_p2                      |     +    |      0|  0|  13|           4|           1|
    |sum1_fu_548_p2                   |     +    |      0|  0|  14|          10|          10|
    |and_ln117_5_fu_721_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln117_6_fu_756_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln117_fu_638_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_13_fu_662_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_14_fu_726_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_15_fu_738_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_16_fu_761_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_17_fu_774_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_18_fu_797_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_642_p2              |    and   |      0|  0|   2|           1|           1|
    |grp_fu_370_p2                    |   icmp   |      0|  0|  11|           8|           6|
    |grp_fu_376_p2                    |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln114_fu_554_p2             |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln262_fu_408_p2             |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln267_fu_464_p2             |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln290_fu_815_p2             |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state8_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln117_3_fu_787_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln117_fu_583_p2               |    or    |      0|  0|   5|           5|           1|
    |or_ln118_fu_594_p2               |    or    |      0|  0|   5|           5|           2|
    |or_ln119_fu_604_p2               |    or    |      0|  0|   5|           5|           2|
    |select_ln118_13_fu_668_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_14_fu_731_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_15_fu_743_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_16_fu_766_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_17_fu_779_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_18_fu_802_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln118_fu_648_p3           |  select  |      0|  0|   7|           1|           7|
    |select_ln119_fu_614_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln123_fu_622_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln129_fu_681_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln133_fu_688_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln141_fu_695_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln145_fu_702_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln151_fu_709_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln155_fu_630_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1          |    xor   |      0|  0|   2|           2|           1|
    |xor_ln116_fu_751_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln117_3_fu_791_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln117_fu_716_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_fu_656_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 399|         172|         233|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i1_0_phi_fu_302_p4   |   9|          2|    4|          8|
    |ap_phi_mux_i_0_i_phi_fu_325_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_0_phi_fu_290_p4    |   9|          2|    4|          8|
    |arr1_address0                   |  27|          5|    3|         15|
    |arr1_ce0                        |  15|          3|    1|          3|
    |arr1_d0                         |  15|          3|    8|         24|
    |arr2_address0                   |  15|          3|    3|          9|
    |arr2_ce0                        |  15|          3|    1|          3|
    |arr3_address0                   |  27|          5|    5|         25|
    |arr3_address1                   |  27|          5|    5|         25|
    |arr3_ce0                        |  15|          3|    1|          3|
    |arr3_ce1                        |  15|          3|    1|          3|
    |arr3_d1                         |  21|          4|    8|         32|
    |arr3_we0                        |   9|          2|    1|          2|
    |arr3_we1                        |  15|          3|    1|          3|
    |arr4_address0                   |  15|          3|    5|         15|
    |arr4_ce0                        |  15|          3|    1|          3|
    |arr4_ce1                        |   9|          2|    1|          2|
    |arr4_we0                        |   9|          2|    1|          2|
    |arr4_we1                        |   9|          2|    1|          2|
    |i1_0_reg_298                    |   9|          2|    4|          8|
    |i2_0_reg_310                    |   9|          2|    6|         12|
    |i3_0_reg_333                    |   9|          2|    4|          8|
    |i_0_i_reg_321                   |   9|          2|    4|          8|
    |i_0_reg_286                     |   9|          2|    4|          8|
    |state_matrix_address0           |  21|          4|    8|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 494|        102|   95|        299|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln264_reg_850                             |   8|   0|    8|          0|
    |add_ln269_reg_870                             |   8|   0|    8|          0|
    |add_ln292_reg_1006                            |   8|   0|    8|          0|
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |   1|   0|    1|          0|
    |arr3_addr_reg_900                             |   5|   0|    5|          0|
    |carry_0_fu_132                                |   1|   0|    2|          1|
    |grp_convert_hex_to_binar_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_convert_hex_to_binar_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_298                                  |   4|   0|    4|          0|
    |i2_0_reg_310                                  |   6|   0|    6|          0|
    |i3_0_reg_333                                  |   4|   0|    4|          0|
    |i_0_i_reg_321                                 |   4|   0|    4|          0|
    |i_0_i_reg_321_pp3_iter1_reg                   |   4|   0|    4|          0|
    |i_0_reg_286                                   |   4|   0|    4|          0|
    |i_29_reg_879                                  |   4|   0|    4|          0|
    |i_30_reg_923                                  |   4|   0|    4|          0|
    |i_reg_860                                     |   4|   0|    4|          0|
    |icmp_ln114_reg_919                            |   1|   0|    1|          0|
    |icmp_ln114_reg_919_pp3_iter1_reg              |   1|   0|    1|          0|
    |icmp_ln116_reg_944                            |   1|   0|    1|          0|
    |icmp_ln117_reg_952                            |   1|   0|    1|          0|
    |icmp_ln118_reg_970                            |   1|   0|    1|          0|
    |icmp_ln119_reg_977                            |   1|   0|    1|          0|
    |icmp_ln262_reg_856                            |   1|   0|    1|          0|
    |icmp_ln267_reg_875                            |   1|   0|    1|          0|
    |icmp_ln290_reg_997                            |   1|   0|    1|          0|
    |select_ln118_13_reg_992                       |   5|   0|    7|          2|
    |shl_ln_reg_928                                |   3|   0|    5|          2|
    |xor_ln118_reg_986                             |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 111|   0|  116|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    add_hw    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    add_hw    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    add_hw    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    add_hw    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    add_hw    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    add_hw    | return value |
|state_matrix_address0  | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_ce0       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_we0       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_d0        | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_q0        |  in |    8|  ap_memory | state_matrix |     array    |
|index1                 |  in |    6|   ap_none  |    index1    |    scalar    |
|index2                 |  in |    5|   ap_none  |    index2    |    scalar    |
|arr1_address0          | out |    3|  ap_memory |     arr1     |     array    |
|arr1_ce0               | out |    1|  ap_memory |     arr1     |     array    |
|arr1_we0               | out |    1|  ap_memory |     arr1     |     array    |
|arr1_d0                | out |    8|  ap_memory |     arr1     |     array    |
|arr1_q0                |  in |    8|  ap_memory |     arr1     |     array    |
|arr2_address0          | out |    3|  ap_memory |     arr2     |     array    |
|arr2_ce0               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_we0               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_d0                | out |    8|  ap_memory |     arr2     |     array    |
|arr2_q0                |  in |    8|  ap_memory |     arr2     |     array    |
|arr3_address0          | out |    5|  ap_memory |     arr3     |     array    |
|arr3_ce0               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_we0               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_d0                | out |    8|  ap_memory |     arr3     |     array    |
|arr3_q0                |  in |    8|  ap_memory |     arr3     |     array    |
|arr3_address1          | out |    5|  ap_memory |     arr3     |     array    |
|arr3_ce1               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_we1               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_d1                | out |    8|  ap_memory |     arr3     |     array    |
|arr3_q1                |  in |    8|  ap_memory |     arr3     |     array    |
|arr4_address0          | out |    5|  ap_memory |     arr4     |     array    |
|arr4_ce0               | out |    1|  ap_memory |     arr4     |     array    |
|arr4_we0               | out |    1|  ap_memory |     arr4     |     array    |
|arr4_d0                | out |    8|  ap_memory |     arr4     |     array    |
|arr4_q0                |  in |    8|  ap_memory |     arr4     |     array    |
|arr4_address1          | out |    5|  ap_memory |     arr4     |     array    |
|arr4_ce1               | out |    1|  ap_memory |     arr4     |     array    |
|arr4_we1               | out |    1|  ap_memory |     arr4     |     array    |
|arr4_d1                | out |    8|  ap_memory |     arr4     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

