// Seed: 635413233
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    input wire id_5,
    output supply0 id_6
);
  logic id_8;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output logic id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  parameter id_5 = -1;
  initial begin : LABEL_0
    id_2 <= id_4;
    id_4 <= id_5;
  end
endmodule
module module_2 ();
  wire id_1, id_2;
endmodule
