pareto
clock
timmer
module
tcs
latency
exploration
axis
rcs
diffeq
methodology
blythe
methodologies
library
pivoting
ewf
determination
area
tradeoff
curve
candidate
rlb
lengths
slack
tmin
tmax
areacur
constraint
pivot
explore
ilp
lb
walker
scheduling
jeng
voyager
window
schedule
synthesis
bounding
chaudhuri
ar
exploring
ck
narayan
explored
gajski
pruned
resource
selection
optimally
pruning
subproblems
explores
libraries
integral
characterization
np
divisor
amin
exhaustively
inducing
ns
perc
reclocking
milp
mult
constraints
corazao
maxint
allocation
delays
heuristics
functional
constr
fig
tighter
priori
delay
cluster
modules
clusters
mer
candidates
selections
controller
designs
micheli
interconnect
schedules
repeatedly
constrained
outlined
vast
fortunately
kent
percentage
multiplier
characterize
intensive
jha
lp
infeasible
dfg
diff
curves
solved
chen
neighborhood
behavioral
mul
tim
savings
universally
shortcoming
exhaustive
characterizing
moullec
salcic
kangnyoung
consum
mcfarland
hyunuk
coghill
gourdeaux
amax
maunder
overlooking
incorporated
incorporation
percentages
prune
wa
philippe
fairly
consuming
yannick
rensselaer
soonhoi
determi
spence
diguet
computationally
benchmarks
multiples
polytechnic
creasing
clock length
pareto points
latency axis
area axis
design space
clock lengths
time constraint
module selection
axis exploration
length determination
pareto point
candidate clock
axis methodology
time constraints
tradeoff curve
module set
optimal pareto
pareto based
tcs problem
space exploration
module sets
characterization methodologies
based curve
space characterization
methodologies ffl
optimal design
rcs problem
timmer like
axis based
optimal tradeoff
efficient optimal
using library
rcs problems
possible module
area latency
determination problem
area constraints
module area
diffeq using
timmer et
tradeoff points
area constraint
chaudhuri et
library b
constrained scheduling
jeng 1991
non pareto
type mapping
like exploration
area delay
f g
al 1993
module libraries
functional unit
combined problem
base methodology
diffeq example
curve optimal
exploration problem
ar optimal
integral divisor
points explored
either pareto
latency optimal
np lb
tcs problems
solutions lower
library c
ns operations
level synthesis
resource constraints
optimal solutions
lower bounding
space shown
clock determination
resulting design
bounds fig
selection problem
schedule using
design points
ck 0
et al
delay ns
dynamic pivoting
gamma g
methodology described
f gamma
np ilp
module selections
np rlb
library d
pivot point
inducing clock
candidate time
based timmer
tcs rcs
latency cluster
slack values
point np
realistic module
simple pivoting
gajski 1992
g add1
g table
mapping problem
system clock
based methods
search space
solve optimally
pruned set
solved repeatedly
bounding heuristics
minimal area
selection candidates
set ck
time constrained
module library
example several
fully characterize
else compute
exploration methodology
neighborhood based
tradeoff curves
scheduling problem
points using
dynamic window
clock length determination
candidate clock lengths
optimal design space
area axis exploration
design space exploration
blythe and r
pareto based curve
design space characterization
space characterization methodologies
efficient optimal design
latency axis exploration
characterization methodologies ffl
optimal pareto based
latency axis methodology
area axis methodology
constraints to explore
length determination problem
determination and module
r a walker
module selection problem
axis based methods
timmer et al
module area delay
possible module sets
chaudhuri et al
chen and jeng
diffeq using library
timmer like exploration
non pareto points
optimal tradeoff curve
set of candidate
et al 1993
candidate clock length
f gamma g
high level synthesis
optimal tradeoff points
optimal solutions lower
delay ns operations
exploring the latency
find the pareto
design space shown
based curve optimal
latency optimal pareto
timmer s methodology
pareto points using
ar optimal pareto
curve optimal solutions
using the area
pareto or non
results from diffeq
solutions lower bounds
area latency optimal
lower bounds fig
space exploration problem
type mapping problem
area delay ns
outlined in figure
time constrained scheduling
set of time
pruned set ck
along the area
consuming to solve
generates the design
axis and area
solving the rcs
neighborhood based timmer
number of module
candidate time constraints
number of tcs
narayan and gajski
clusters of pareto
solutions were determined
schedule using c
characterize the design
module selection candidates
library from table
using library b
pareto point np
length and module
based timmer like
set and clock
clock length c
using the latency
using the bounding
characterizing the optimal
direction of increasing
functional unit area
change in area
must be explored
using the library
resource constrained scheduling
