{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726902080432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726902080433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 14:01:00 2024 " "Processing started: Sat Sep 21 14:01:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726902080433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902080433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902080433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726902080594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726902080594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "traffic_light.v(196) " "Verilog HDL information at traffic_light.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "../traffic_light.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726902086350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "../traffic_light.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../clock.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_traffic_light " "Found entity 1: test_traffic_light" {  } { { "../test_traffic_light.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/test_traffic_light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_light " "Found entity 1: test_light" {  } { { "../test_light.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/test_light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/test_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_counter " "Found entity 1: test_counter" {  } { { "../test_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/test_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../seven_seg_decoder.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/light.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "../light.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/traffic_light/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726902086358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902086358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726902086371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_module " "Elaborating entity \"clock\" for hierarchy \"clock:clock_module\"" {  } { { "../traffic_light.v" "clock_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clock.v(20) " "Verilog HDL assignment warning at clock.v(20): truncated value with size 32 to match size of target (27)" {  } { { "../clock.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/clock.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086384 "|traffic_light|clock:clock_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:red " "Elaborating entity \"light\" for hierarchy \"light:red\"" {  } { { "../traffic_light.v" "red" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter light:red\|counter:counter_num_0 " "Elaborating entity \"counter\" for hierarchy \"light:red\|counter:counter_num_0\"" {  } { { "../light.v" "counter_num_0" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/light.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086387 "|traffic_light|light:red|counter:counter_num_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(38) " "Verilog HDL assignment warning at counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086387 "|traffic_light|light:red|counter:counter_num_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter light:red\|counter:counter_num_1 " "Elaborating entity \"counter\" for hierarchy \"light:red\|counter:counter_num_1\"" {  } { { "../light.v" "counter_num_1" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/light.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086388 "|traffic_light|light:red|counter:counter_num_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(38) " "Verilog HDL assignment warning at counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086388 "|traffic_light|light:red|counter:counter_num_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:green " "Elaborating entity \"light\" for hierarchy \"light:green\"" {  } { { "../traffic_light.v" "green" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter light:green\|counter:counter_num_0 " "Elaborating entity \"counter\" for hierarchy \"light:green\|counter:counter_num_0\"" {  } { { "../light.v" "counter_num_0" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/light.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086389 "|traffic_light|light:green|counter:counter_num_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(38) " "Verilog HDL assignment warning at counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086389 "|traffic_light|light:green|counter:counter_num_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:yellow " "Elaborating entity \"light\" for hierarchy \"light:yellow\"" {  } { { "../traffic_light.v" "yellow" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter light:yellow\|counter:counter_num_0 " "Elaborating entity \"counter\" for hierarchy \"light:yellow\|counter:counter_num_0\"" {  } { { "../light.v" "counter_num_0" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/light.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086391 "|traffic_light|light:yellow|counter:counter_num_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(38) " "Verilog HDL assignment warning at counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726902086391 "|traffic_light|light:yellow|counter:counter_num_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder_highway_0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder_highway_0\"" {  } { { "../traffic_light.v" "decoder_highway_0" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902086392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726902086818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726902087097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light/output_files/traffic_light.map.smsg " "Generated suppressed messages file C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Traffic_light/traffic_light/output_files/traffic_light.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902087120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726902087205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726902087205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726902087272 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726902087272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726902087272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726902087272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726902087295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 14:01:27 2024 " "Processing ended: Sat Sep 21 14:01:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726902087295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726902087295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726902087295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726902087295 ""}
