-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Fri Dec 24 16:02:55 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal \^rc_addr\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__1\ : label is "soft_lutpair29";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair29";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
  Rc_addr(0 to 3) <= \^rc_addr\(0 to 3);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => \^rc_addr\(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^rc_addr\(2),
      DI(1) => \^rc_addr\(1),
      DI(0) => \^rc_addr\(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => \^rc_addr\(0),
      I3 => \^rc_addr\(2),
      I4 => \^rc_addr\(1),
      I5 => \^rc_addr\(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => \^rc_addr\(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => \^rc_addr\(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => \^rc_addr\(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => \Addr_Counters[3].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    earlyAckHdr : in STD_LOGIC;
    callingReadAccess : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair35";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair35";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(2),
      I4 => Tx_addr_0(0),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => Tx_fifo_wr,
      I2 => Tx_addr_0(1),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(2),
      I5 => Tx_addr_0(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2020"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D55555"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I2 => \^tx_fifo_data_0\(0),
      I3 => dynamic_MSMS(0),
      I4 => dynamic_MSMS(1),
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => \^tx_fifo_data_0\(0),
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => scndry_out,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => earlyAckHdr,
      I2 => callingReadAccess,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[0].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair33";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[1].FDRE_I_n_0\,
      I3 => \Addr_Counters[0].FDRE_I_n_0\,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    AXI_IP2Bus_RdAck2_reg : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.Rc_fifo_rd_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[2]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[4]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[5]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair50";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B888B8"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => firstDynStartSeen,
      I3 => \cr_i_reg[2]\,
      I4 => \cr_i_reg[2]_0\(0),
      I5 => \cr_i_reg[2]_1\(1),
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => cr_txModeSelect_set,
      I4 => \cr_i_reg[2]_1\(0),
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[0]\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[0]_i_3_n_0\,
      I4 => \s_axi_rdata_i[0]_i_4_n_0\,
      I5 => \s_axi_rdata_i_reg[7]_2\(0),
      O => D(0)
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1110"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[1]\,
      I2 => \s_axi_rdata_i_reg[1]_0\,
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[2]\,
      I2 => \s_axi_rdata_i_reg[2]_0\,
      I3 => \s_axi_rdata_i_reg[2]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[2]_i_5_n_0\,
      O => D(2)
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(2),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in13_in,
      O => \s_axi_rdata_i[2]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]_2\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555010055554544"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i_reg[4]_0\,
      I2 => \s_axi_rdata_i_reg[4]_1\,
      I3 => \s_axi_rdata_i_reg[4]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => D(4)
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(4),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in7_in,
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[5]\,
      I2 => \s_axi_rdata_i_reg[5]_0\,
      I3 => \s_axi_rdata_i_reg[5]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => D(5)
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(5),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in4_in,
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i_reg[6]_0\,
      I2 => \s_axi_rdata_i_reg[6]_1\,
      I3 => \s_axi_rdata_i_reg[6]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => D(6)
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(6),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in1_in,
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[7]\,
      I2 => \s_axi_rdata_i_reg[7]_0\,
      I3 => \s_axi_rdata_i_reg[7]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[7]_i_6_n_0\,
      O => D(7)
    );
\s_axi_rdata_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_16_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_17_in,
      I5 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i[7]_i_2_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(7),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_7_in,
      I1 => p_15_in,
      I2 => p_1_in_0,
      I3 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I4 => p_6_in,
      I5 => p_14_in,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_18_in,
      I2 => s_axi_wdata(0),
      I3 => s_axi_wdata(2),
      I4 => s_axi_wdata(1),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    \cr_i_reg[3]\ : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  signal rxCntDone_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rxCntDone_i_2_n_0,
      I4 => \^callingreadaccess\,
      I5 => earlyAckDataState,
      O => \cr_i_reg[3]\
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABAAABA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => rxCntDone_i_2_n_0,
      I4 => rdByteCntr_reg(0),
      I5 => rdByteCntr_reg(1),
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[3]_i_2_n_0\,
      I3 => rdByteCntr_reg(3),
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rxCntDone_i_2_n_0,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => ackDataState,
      I5 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => rxCntDone_i_2_n_0
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cState_reg[4]_1\ : out STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_3\ : out STD_LOGIC;
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_4\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_3\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair70";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_4\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I4 => \FSM_sequential_cState[1]_i_5\(0),
      O => \FSM_sequential_cState_reg[4]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5\(0),
      I3 => Q(4),
      O => \FSM_onehot_cState_reg[4]_3\
    );
\FSM_sequential_cState[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_onehot_cState_reg[4]_2\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_3\,
      O => \FSM_onehot_cState_reg[4]_1\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen_reg : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \timing_param_tlow_i_reg[2]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : out STD_LOGIC;
    \sr_i_reg[2]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC;
    \sr_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_1\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rc_addr : in STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_Data_Exists : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dtre\ : STD_LOGIC;
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \^timing_param_thddat_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_7\ : label is "soft_lutpair31";
begin
  D(0) <= \^d\(0);
  Dtre <= \^dtre\;
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[6]_0\(3 downto 0) <= \^timing_param_thddat_i_reg[6]_0\(3 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_1,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_1\,
      Q => \^dtre\,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state_reg[0]\,
      O => \cr_i_reg[7]_1\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => p_1_in3_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => p_1_in2_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I1 => s_axi_aresetn,
      I2 => \^msms_set\,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => Rc_addr(3),
      I2 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I3 => Rc_addr(0),
      I4 => Rc_Data_Exists,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      I1 => Rc_addr(1),
      I2 => p_1_in2_in,
      I3 => Rc_addr(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_1\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[6]_0\(3),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[6]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[6]_0\(1),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[6]_0\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => Timing_param_tlow(2),
      I1 => \^q\(2),
      I2 => p_1_in2_in,
      I3 => \s_axi_rdata_i_reg[2]\(0),
      I4 => \s_axi_rdata_i_reg[2]\(1),
      I5 => \s_axi_rdata_i_reg[2]_0\,
      O => \timing_param_tlow_i_reg[2]_0\
    );
\s_axi_rdata_i[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(5),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(2),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(2),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(5),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[2]_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^dtre\,
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(7),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \FIFO_GEN_DTR.dtre_i_reg_0\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => sr_i(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => sr_i(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => Timing_param_thddat(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[6]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[6]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => Timing_param_thddat(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[6]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => Timing_param_thddat(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_rd_reg_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]_0\ : in STD_LOGIC;
    sda_o_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^last_rd_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal rd_data_o0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_data_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_9_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of data_reg_r1_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of data_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of data_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r1_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r1_0_63_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of data_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r2_0_63_6_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair89";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \last_rd_reg_reg[0]_0\ <= \^last_rd_reg_reg[0]_0\;
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
data_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => p_1_out(0),
      DOB => p_1_out(1),
      DOC => p_1_out(2),
      DOD => NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => p_1_out(3),
      DOB => p_1_out(4),
      DOC => p_1_out(5),
      DOD => NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => p_1_out(6),
      DOB => p_1_out(7),
      DOC => NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => rd_data_o0(0),
      DOB => rd_data_o0(1),
      DOC => rd_data_o0(2),
      DOD => NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => rd_data_o0(3),
      DOB => rd_data_o0(4),
      DOC => rd_data_o0(5),
      DOD => NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => rd_data_o0(6),
      DOB => rd_data_o0(7),
      DOC => NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(3),
      Q => \last_rd_reg_reg[5]_0\(0),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(4),
      Q => \last_rd_reg_reg[5]_0\(1),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(5),
      Q => \last_rd_reg_reg[5]_0\(2),
      R => '0'
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(0),
      Q => \rd_data_o_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(1),
      Q => data3,
      R => '0'
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(2),
      Q => data4,
      R => '0'
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(3),
      Q => data5,
      R => '0'
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(4),
      Q => data6,
      R => '0'
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(5),
      Q => data7,
      R => '0'
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(6),
      Q => data0,
      R => '0'
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(7),
      Q => data1,
      R => '0'
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => wr_data0(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => wr_data0(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^d\(0)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^d\(1)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => \^d\(2)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5504"
    )
        port map (
      I0 => \refresh[5]_i_3_n_0\,
      I1 => seccnt_reg(21),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(22),
      I4 => \seccnt[0]_i_3_n_0\,
      I5 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => \^d\(3)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(24),
      I1 => seccnt_reg(23),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(0),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(1),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(2),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(3),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3,
      I1 => sda_o_i_6_0(0),
      I2 => \rd_data_o_reg_n_0_[0]\,
      O => sda_o_i_10_n_0
    );
sda_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => data0,
      I1 => sda_o_i_6_0(3),
      I2 => sda_o_i_6_0(0),
      I3 => data1,
      O => sda_o_i_11_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => sda_o_i_6_0(1),
      I3 => data5,
      I4 => sda_o_i_6_0(0),
      I5 => data4,
      O => sda_o_i_13_n_0
    );
sda_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00470047"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => sda_o_i_6_0(1),
      I2 => sda_o_i_11_n_0,
      I3 => sda_o_reg,
      I4 => sda_o_i_13_n_0,
      I5 => sda_o_i_6_0(2),
      O => \cnt_reg[1]\
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \seccnt[0]_i_3_n_0\,
      I1 => seccnt_reg(22),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(21),
      I4 => seccnt_reg(24),
      I5 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \seccnt[0]_i_6_n_0\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF57"
    )
        port map (
      I0 => seccnt_reg(19),
      I1 => \seccnt[0]_i_7_n_0\,
      I2 => \seccnt[0]_i_8_n_0\,
      I3 => \seccnt[0]_i_9_n_0\,
      I4 => seccnt_reg(18),
      I5 => seccnt_reg(20),
      O => \seccnt[0]_i_4_n_0\
    );
\seccnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_5_n_0\
    );
\seccnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \seccnt[0]_i_6_n_0\
    );
\seccnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \seccnt[0]_i_7_n_0\
    );
\seccnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => seccnt_reg(15),
      I1 => seccnt_reg(14),
      O => \seccnt[0]_i_8_n_0\
    );
\seccnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(17),
      I1 => seccnt_reg(16),
      O => \seccnt[0]_i_9_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_5_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_update_t,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => rtc_0_update_t,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => rtc_0_update_t,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rd_reg_i(0),
      I2 => rd_reg_i(1),
      I3 => last_rd_reg(1),
      I4 => rd_reg_i(2),
      I5 => last_rd_reg(2),
      O => \^last_rd_reg_reg[0]_0\
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0000FE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^update_i_reg_0\,
      I4 => rtc_0_update_t,
      O => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(0),
      Q => din(0),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(2),
      Q => din(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(3),
      Q => din(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(4),
      Q => din(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(5),
      Q => din(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => din(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(1),
      Q => din(1),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(2),
      Q => din(2),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(3),
      Q => din(3),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(4),
      Q => din(4),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(5),
      Q => din(5),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(6),
      Q => din(6),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(7),
      Q => din(7),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(0),
      Q => din(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(1),
      Q => din(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]_0\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ack : STD_LOGIC;
  signal ack14_out : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal i2c_rw_i_2_n_0 : STD_LOGIC;
  signal i2c_rw_reg_n_0 : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^ptr_reg[5]_0\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scl_i_1_n_0 : STD_LOGIC;
  signal scl_reg_n_0 : STD_LOGIC;
  signal \scl_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \scl_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal sda_o_i_2_n_0 : STD_LOGIC;
  signal sda_o_i_3_n_0 : STD_LOGIC;
  signal sda_o_i_4_n_0 : STD_LOGIC;
  signal sda_o_i_5_n_0 : STD_LOGIC;
  signal sda_o_i_7_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal sda_reg_n_0 : STD_LOGIC;
  signal \sda_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_0 : STD_LOGIC;
  signal update_t2_out : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \wr_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[3]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bcnt[6]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptr[3]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ptr[3]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ptr[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sda_o_i_12 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sda_o_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_3\ : label is "soft_lutpair94";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \data_o_reg[7]_0\(7 downto 0) <= \^data_o_reg[7]_0\(7 downto 0);
  \ptr_reg[5]_0\ <= \^ptr_reg[5]_0\;
  sda_o <= \^sda_o\;
  update_t_reg_0 <= \^update_t_reg_0\;
ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => ack14_out,
      I1 => ack,
      I2 => sda_o_i_3_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => sda_o_i_4_n_0,
      I5 => reset,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      O => \bcnt[0]_i_1_n_0\
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => reset,
      I1 => sda_o_i_4_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => sda_o_i_3_n_0,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ack14_out,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => reset,
      I3 => \bcnt[10]_i_6_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \bcnt[10]_i_7_n_0\,
      I2 => bcnt(10),
      O => \bcnt[10]_i_3_n_0\
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sda_reg_n_0,
      I1 => old_sda,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => reset,
      O => ack14_out
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA8A"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => \cnt[3]_i_4_n_0\,
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(9),
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      I5 => bcnt(10),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[10]_i_7_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      O => \bcnt[1]_i_1_n_0\
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      O => \bcnt[2]_i_1_n_0\
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[3]_i_2_n_0\,
      O => \bcnt[3]_i_1_n_0\
    );
\bcnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAABFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(3),
      O => \bcnt[3]_i_2_n_0\
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[4]_i_2_n_0\,
      O => \bcnt[4]_i_1_n_0\
    );
\bcnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAABFFFFFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => \bcnt[4]_i_2_n_0\
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[5]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[5]_i_1_n_0\
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      I5 => bcnt(3),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000010"
    )
        port map (
      I0 => \bcnt[6]_i_2_n_0\,
      I1 => \bcnt[7]_i_2_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(6),
      I4 => \bcnt[9]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[6]_i_1_n_0\
    );
\bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_8_n_0,
      I4 => sda_o_i_7_n_0,
      I5 => ack,
      O => \bcnt[6]_i_2_n_0\
    );
\bcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => scl_reg_n_0,
      I2 => old_scl,
      O => \bcnt[6]_i_3_n_0\
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[7]_i_3_n_0\,
      O => \bcnt[7]_i_1_n_0\
    );
\bcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \bcnt[7]_i_2_n_0\
    );
\bcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDFFFDFFFFF"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(0),
      I3 => \bcnt[9]_i_2_n_0\,
      I4 => bcnt(6),
      I5 => bcnt(7),
      O => \bcnt[7]_i_3_n_0\
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888888"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      O => \bcnt[8]_i_1_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => bcnt(8),
      I1 => \bcnt[9]_i_2_n_0\,
      I2 => bcnt(6),
      I3 => bcnt(7),
      I4 => \bcnt[10]_i_5_n_0\,
      I5 => bcnt(9),
      O => \bcnt[9]_i_1_n_0\
    );
\bcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(4),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(5),
      O => \bcnt[9]_i_2_n_0\
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[0]_i_1_n_0\,
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[10]_i_3_n_0\,
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[1]_i_1_n_0\,
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[2]_i_1_n_0\,
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[3]_i_1_n_0\,
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[4]_i_1_n_0\,
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[5]_i_1_n_0\,
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[6]_i_1_n_0\,
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[7]_i_1_n_0\,
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[8]_i_1_n_0\,
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[9]_i_1_n_0\,
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F100F1"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^q\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => sda_reg_n_0,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAEA"
    )
        port map (
      I0 => \cnt[1]_i_2_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000004440"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => sda_reg_n_0,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => sda_o_i_5_n_0,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F355D1"
    )
        port map (
      I0 => \cnt[3]_i_3_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => old_scl,
      I4 => scl_reg_n_0,
      I5 => \^q\(0),
      O => \cnt[3]_i_4_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^q\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => \^q\(3),
      R => reset
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(0),
      Q => \^data_o_reg[7]_0\(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => \^data_o_reg[7]_0\(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => \^data_o_reg[7]_0\(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_0\(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_0\(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_0\(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_0\(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_0\(7),
      R => '0'
    );
data_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(0),
      I4 => underflow,
      I5 => dout(0),
      O => p_3_in(0)
    );
data_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(1),
      I4 => underflow,
      I5 => dout(1),
      O => p_3_in(1)
    );
data_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(2),
      I4 => underflow,
      I5 => dout(2),
      O => p_3_in(2)
    );
data_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(13),
      O => ADDRD(5)
    );
data_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(12),
      O => ADDRD(4)
    );
data_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(11),
      O => ADDRD(3)
    );
data_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(10),
      O => ADDRD(2)
    );
data_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(9),
      O => ADDRD(1)
    );
data_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(8),
      O => ADDRD(0)
    );
data_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(3),
      I4 => underflow,
      I5 => dout(3),
      O => p_3_in(3)
    );
data_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(4),
      I4 => underflow,
      I5 => dout(4),
      O => p_3_in(4)
    );
data_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(5),
      I4 => underflow,
      I5 => dout(5),
      O => p_3_in(5)
    );
data_reg_r1_0_63_6_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(6),
      I4 => underflow,
      I5 => dout(6),
      O => p_3_in(6)
    );
data_reg_r1_0_63_6_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(7),
      I4 => underflow,
      I5 => dout(7),
      O => p_3_in(7)
    );
i2c_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333A3308000A00"
    )
        port map (
      I0 => tmp(0),
      I1 => ack14_out,
      I2 => i2c_rw_i_2_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => reset,
      I5 => i2c_rw_reg_n_0,
      O => i2c_rw_i_1_n_0
    );
i2c_rw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => sda_o_i_8_n_0,
      I5 => sda_o_i_7_n_0,
      O => i2c_rw_i_2_n_0
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_i_1_n_0,
      Q => i2c_rw_reg_n_0,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_reg_n_0,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_reg_n_0,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => tmp(0),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => \^d\(0),
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE6A226A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(0),
      I3 => \ptr[3]_i_2_n_0\,
      I4 => tmp(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE6AAA22226AAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \ptr[3]_i_2_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_1_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8B00"
    )
        port map (
      I0 => tmp(3),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      I4 => \^d\(3),
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => bcnt(3),
      I2 => bcnt(8),
      I3 => bcnt(4),
      I4 => bcnt(6),
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      I2 => i2c_rw_reg_n_0,
      I3 => bcnt(0),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA66AAE6EA262A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \ptr[4]_i_2_n_0\,
      I3 => \ptr[5]_i_2_n_0\,
      I4 => tmp(4),
      I5 => i2c_rw_reg_n_0,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(1),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F707F808FFFF0000"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => tmp(5),
      I4 => \^d\(5),
      I5 => \bcnt[10]_i_5_n_0\,
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[5]_i_2_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ptr_reg[5]_0\,
      I1 => \rd_data_o_reg[0]\,
      O => E(0)
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \scl_sr_reg_n_0_[1]\,
      I2 => \scl_sr_reg_n_0_[0]\,
      I3 => scl_reg_n_0,
      O => scl_i_1_n_0
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_i_1_n_0,
      Q => scl_reg_n_0,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_i,
      Q => \scl_sr_reg_n_0_[0]\,
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \scl_sr_reg_n_0_[0]\,
      Q => \scl_sr_reg_n_0_[1]\,
      R => '0'
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => p_0_in0_in,
      I2 => \sda_sr_reg_n_0_[0]\,
      I3 => sda_reg_n_0,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
        port map (
      I0 => \^sda_o\,
      I1 => sda_o_i_2_n_0,
      I2 => sda_o_i_3_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => sda_o_i_5_n_0,
      I5 => sda_o_reg_0,
      O => sda_o_i_1_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => i2c_rw_reg_n_0,
      I3 => ack,
      O => scl_reg_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => sda_o_i_2_n_0
    );
sda_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => sda_o_i_3_n_0
    );
sda_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_4_n_0
    );
sda_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000010"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => ack,
      O => sda_o_i_5_n_0
    );
sda_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(9),
      I2 => bcnt(5),
      I3 => bcnt(10),
      O => sda_o_i_7_n_0
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(8),
      I2 => bcnt(4),
      I3 => bcnt(6),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_i_1_n_0,
      Q => \^sda_o\,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_i_1_n_0,
      Q => sda_reg_n_0,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_i,
      Q => \sda_sr_reg_n_0_[0]\,
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \sda_sr_reg_n_0_[0]\,
      Q => p_0_in0_in,
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_0
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => scl_reg_n_0,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => sda_reg_n_0,
      Q => tmp(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => i2c_rw_reg_n_0,
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => reset,
      I4 => \^update_t_reg_0\,
      O => update_t_i_1_n_0
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_i_1_n_0,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(2),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(0),
      O => \wr_reg_o_reg[5]_0\(2)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(1),
      O => \wr_reg_o_reg[5]_0\(3)
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(4),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(2),
      O => \wr_reg_o_reg[5]_0\(4)
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(5),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(3),
      O => \wr_reg_o_reg[5]_0\(5)
    );
\wr_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rd_data_o_reg[0]_0\(2),
      I2 => \^d\(4),
      I3 => \rd_data_o_reg[0]_0\(1),
      I4 => \rd_data_o_reg[0]_0\(0),
      I5 => \^d\(3),
      O => \^ptr_reg[5]_0\
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EB28EBEBEB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(0),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[8]\(0),
      O => \wr_reg_o_reg[5]_0\(0)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \wr_data[9]_i_2_n_0\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[5]_0\(1)
    );
\wr_data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => update_i,
      O => \wr_data[9]_i_2_n_0\
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440444"
    )
        port map (
      I0 => reset,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \wr_reg_o[5]_i_2_n_0\,
      I3 => bcnt(0),
      I4 => \wr_reg_o[5]_i_3_n_0\,
      I5 => i2c_rw_reg_n_0,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(4),
      I2 => bcnt(8),
      I3 => bcnt(3),
      I4 => sda_o_i_7_n_0,
      O => \wr_reg_o[5]_i_2_n_0\
    );
\wr_reg_o[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      O => \wr_reg_o[5]_i_3_n_0\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => rtc_0_wr_reg_o(2),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => rtc_0_wr_reg_o(4),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => rtc_0_wr_reg_o(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair7";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFFFFFCFACFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    detect_stop_reg : out STD_LOGIC;
    \cr_i_reg[7]\ : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    master_slave_reg_0 : out STD_LOGIC;
    \data_int_reg[0]_1\ : out STD_LOGIC;
    aas_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srw_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    detect_start : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    aas_i_reg_1 : in STD_LOGIC;
    shift_reg_ld_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair10";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => master_slave,
      I1 => \^abgc_i_reg\,
      O => master_slave_reg_0
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => Q(1),
      I3 => master_slave,
      I4 => i2c_header(0),
      I5 => aas_i_reg_0,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAAAAAAFA"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]\,
      I1 => i2c_header(0),
      I2 => master_slave,
      I3 => Q(1),
      I4 => \FSM_sequential_state_reg[2]_0\,
      I5 => \^abgc_i_reg\,
      O => \data_int_reg[0]_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => Q(0),
      I2 => aas_i_reg,
      I3 => aas_i_reg_0,
      I4 => aas_i_reg_1,
      O => \cr_i_reg[7]\
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => aas_i_reg,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => srw_i_reg(0),
      I5 => detect_start,
      O => detect_stop_reg
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(4),
      I1 => i2c_header(7),
      I2 => i2c_header(1),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => scndry_out,
      Q => i2c_header(0),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_2\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABBAAABA"
    )
        port map (
      I0 => shift_reg_ld_reg,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => detect_start,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000F00C00000"
    )
        port map (
      I0 => Q(1),
      I1 => i2c_header(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => srw_i_reg(0),
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(1),
      I3 => i2c_header(7),
      I4 => i2c_header(4),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(6),
      I2 => i2c_header(5),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => srw_i_reg(1),
      O => \data_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[7]\ : out STD_LOGIC;
    \cr_i_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[8]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_int_reg[0]_2\ : in STD_LOGIC;
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    arb_lost : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \^fsm_onehot_scl_state_reg[7]\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[7]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cr_i_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_5__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair5";
begin
  \FSM_onehot_scl_state_reg[7]\ <= \^fsm_onehot_scl_state_reg[7]\;
  \FSM_onehot_scl_state_reg[7]_0\ <= \^fsm_onehot_scl_state_reg[7]_0\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \cr_i_reg[2]\ <= \^cr_i_reg[2]\;
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => \q_int_reg[0]_1\(8),
      I2 => \q_int_reg[0]_1\(6),
      I3 => \q_int_reg[0]_1\(2),
      I4 => \q_int_reg[0]_1\(3),
      O => \^fsm_onehot_scl_state_reg[7]_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_int_reg[0]_6\(0),
      I1 => \q_int_reg[7]_0\(0),
      I2 => \q_int_reg[0]_5\(0),
      I3 => stop_scl_reg,
      I4 => \q_int_reg[0]_4\(0),
      O => \^cr_i_reg[2]\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[1]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_1\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_1\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_1\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_1\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \q_int_reg[0]_1\(1),
      I1 => \q_int_reg[0]_1\(4),
      I2 => \q_int_reg[0]_1\(9),
      I3 => \q_int_reg[0]_1\(0),
      I4 => \q_int_reg[0]_1\(5),
      I5 => \^fsm_onehot_scl_state_reg[7]_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[0]_i_5__0_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \q_int_reg[0]_1\(2),
      I1 => \q_int_reg[0]_1\(6),
      I2 => \q_int_reg[0]_1\(8),
      I3 => \q_int_reg[0]_2\,
      I4 => \q_int_reg[0]_3\(0),
      I5 => \q_int_reg[0]_1\(4),
      O => \q_int[0]_i_3__0_n_0\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[7]\,
      I1 => \q_int_reg[0]_4\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_5\(0),
      I4 => \q_int_reg[7]_0\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_4_n_0\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_4_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[2]_i_4_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \q_int_reg[0]_1\(0),
      I1 => CO(0),
      I2 => \q_int_reg[8]_0\,
      O => \q_int[2]_i_2_n_0\
    );
\q_int[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => arb_lost,
      O => \^fsm_onehot_scl_state_reg[7]\
    );
\q_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[2]_i_4_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[8]_1\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_setup : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    gen_stop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    \q_int[0]_i_3_0\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair13";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(2),
      I2 => q_int_reg(1),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \q_int[0]_i_5_n_0\,
      I1 => scndry_out,
      I2 => sda_rin_d1,
      O => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => gen_stop_d1,
      I1 => gen_stop,
      I2 => Q(0),
      I3 => rsta_d1,
      I4 => tx_under_prev_d1,
      I5 => \q_int[0]_i_3_0\,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    EarlyAckDataState0 : out STD_LOGIC;
    \q_int_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair4";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => EarlyAckDataState_reg,
      I1 => bit_cnt(3),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      I4 => bit_cnt(2),
      I5 => EarlyAckDataState_reg_0,
      O => EarlyAckDataState0
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2200000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_2\,
      I3 => \FSM_sequential_state_reg[0]_3\,
      I4 => \FSM_sequential_state_reg[0]_4\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE22E200000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => \FSM_sequential_state_reg[2]_2\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFFBBA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_7_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => bit_cnt(2),
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(3),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[1]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair71";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_0\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_0\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[0]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[0]_i_5_n_0\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(2),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_7_n_0\,
      I1 => \FSM_sequential_cState[0]_i_9_n_0\,
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[0]_i_10_n_0\,
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[0]_2\,
      O => \FSM_sequential_cState[0]_i_5_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(2),
      I2 => \FSM_sequential_cState_reg[4]\(3),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(4),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[1]_0\,
      I2 => \FSM_sequential_cState[1]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[1]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => D(1)
    );
\FSM_sequential_cState[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(1),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[1]_i_13_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(1),
      I1 => \FSM_sequential_cState[1]_i_7_n_0\,
      I2 => \FSM_sequential_cState_reg[1]_2\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_9_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_3\,
      I2 => \FSM_sequential_cState_reg[1]_4\,
      I3 => \FSM_sequential_cState_reg[1]_5\,
      I4 => \FSM_sequential_cState[1]_i_13_n_0\,
      I5 => \FSM_sequential_cState_reg[4]\(5),
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState_reg[3]_2\,
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(0),
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(2)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(0),
      I4 => \FSM_sequential_cState_reg[2]_1\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[4]\(5),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState[2]_i_2_0\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBABAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[3]\,
      I2 => \FSM_sequential_cState[3]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[3]_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      I5 => \FSM_sequential_cState[3]_i_6_n_0\,
      O => D(3)
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]\,
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]_0\,
      I4 => \FSM_sequential_cState_reg[4]_1\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[5]\,
      I3 => \FSM_sequential_cState_reg[1]\,
      I4 => \FSM_sequential_cState_reg[5]_0\,
      I5 => \FSM_sequential_cState_reg[5]_1\,
      O => D(5)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(4),
      I1 => \FSM_sequential_cState_reg[4]\(3),
      I2 => \FSM_sequential_cState_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      I5 => \FSM_sequential_cState_reg[4]\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
jDp50aeMxrBsezgKOsGYciOT40aFyB413I8O1ZUZ9UJguncKyf2vCUaZ8CouhFJJRy3Wcc0ftgSY
ctN/fBvejPsmDDfaRZdTzExol3Batm/JwfFOjjzNSFqZKmY40zM3ZGZ9gKE8eA54teET7ICGeATK
AfKTPFnZWzRpbAn1HyOeWfoT4OfIKwtjgHPbcBdDpftXkzspMohnfLeCTLSqAHzp4mnRhBD80oVH
zzDDX1tbjHJ2UXnz1yi2M0eoKHyFzMhvyJaRKauXBYP3vEjUHVZlSu62LUSNL5FiCECgcp350FM2
smm0e8rBVxDqfKeGqoxa9+gYvhocleU88EUa2holWidmqkYezftmu2u4fdKplLSBGwVvngDfmJen
BqlwFU3gUcdODfM1LS9Xk7/GiuQG+EnbRNE83fzkQHSX+yovFFwgkefGanmOlVn7emjP6IlVOhNQ
oghN5YF4MyWOFqA6vCzCi1DwGH6pLE62fToheoK+qHLdvkeaFT27mOuCD+JFLj8HaN92ONsiF2th
w9C2HkvbynrRaibdMsDQRVqiKu1u9xdBjtlIfrRdQusfbGC1uIJPYFzebM6TRv0mzVtIcAr2laSB
2QopYhnZyXrVH0Xa0vNDLL0pwiOYklkYW6pgqjS+VPdc+GQ7AePwbBnohJGHJZUscdmGvcsYDsWL
kKf1qC4wVLtWiGt6JXf/SgAhtQ6OjX1KKGpHIow5lrwwcqsalleh9aLYcYcObcX8gyS0WbkbIAbi
UWv8AscMOi2O5wRu4eKn1sk1xSCrSaqtH31NDL/6DUhFJLpefxNpYnyDsABQGcLWZU90b3xkiP6Z
QEkCJrNXjbGnZX6CTEUx2CdS/BkL0o3gl96QxDH57J+KxAXaNl2BCzM6X+jEk4q1Bhw/XBlknIxy
+wevzt+07yq7rLmOibnNpEGcXYmsBKB3bfbiTky4mhOPG6JaervmJN935JTOs1dz4tq8v9Uuobna
a+ifNBpUI6fzjNFMXBQtM/9Ezji0jYB2I1n8p+2waN4g4OEiNp0RHGrqfGT17WASA2EgkawsbCQu
Dx7m7EMsZAJ2CBPwcRSP+ZfujItFTyQqHOZ/AGbX5jRz9g5mzTAWZAYMrm7K8dFeJlaOiNt0uXYB
x5LVyGziDWJpfrHHdOsvp7JU2yg7aIDgHY4EXMguYmmgMqcmcFs0UOmyV3l3K7tU4ObteNSWAZjq
J0/AOakxV9ymKXeb66VkpXOYjmIij2JMUlEsvPyhveHWHQOR76Y++kUBYRqMjUO9NbfSiQvBhakj
zXfgVTiCSAO0mdfxt5cbpvPr3RcfGveZv16FoqQ2Z/+RIHUs8spa+FRxcZribsEMh5PJDb271tYq
ABHQ8i28zV08CDRr4Tn+bCtNI6qVAnxrtpl8mpv34lJg50G8CRmevgn3C79R8FseP/Q1aMgcYfUz
xnKseSB+NAQHQndE0ckEcgpGwNK5JkKmJYwCrJOuyEPGSSYcNWu5FdVQUDeaRijdTVtL0uK2zW5A
GOJYs20V7mV7CyqwDayogn+XwQBf79bkQpyrjhaz7ktHLndd4r5Q04hbbtIyxfFWDp98XncXizIV
YQcC0fg82GgMYQ8Zgovw1RywWHfETB3AQGzWhI0u8bqdo5l78R2tv8ioPasgD3HfcPIc8/39mvUj
4Y1oC3hJnUQxZTv0gPFwRcSHHqQu+3XAe7a4p2H0ViZXdMNaUExlm8MoyDcgs1VI1tAvkTo6QA+P
NIHKgLAVgHyATg/EyGSwZ5yHq3Y6/SsmoHz8CL/t2WjIQwn95vb+VSvwEaymDR8fDkeUsy5w+rwR
A42oAoVWNYfita/9sRid8CJcTSLFonIhkXKuZxDf3YusP0ckl4vOhXF/lTbADjIpxgnT+vFIKQ2X
zdlSmoWOPhQVz66xN6Mz10kdsLgQ0d4HOqNSpWujx6j7xj5odU0D/jaxXI0GjEf5/uI4TYHhoq76
dChA2OAvZwoFXzjZ7JHpeipGBtvY1/hO+7Ao8hzHPLtmgYyI0pxglqAALkMxmvQsfo8nGO5RaCZX
T/jJF383OAA4am4KH2MnDuLxVExeEPNdot48Lh3wEces9D6xhgQyLXUHVs93pOiOWQABdH+CUBuT
k5HUvBPSvPbbWHEmkbRv4TSQP91h9cyE+H/5qAjzhp0pGKWjVYjuLrccII3/AE+/TkmsgesZMfs1
gOKZYD4eWQ/IqBfw/y/SXae5B3ASCgy8iUSfNv9Ui4DwBsn3OAh7+sT702kRkF1nLeTTEAI0ZDGZ
Rxw2PIXdhHDMikcMz4d51te9sUxHmNe/bBndsxjSIEnta+kEU8GOWStm8Yfhx6nrlVJ2hMeRVf97
1rChB/1UooBv2IhpvfgH+CGYitZuurSBsTLn0aY/Oy1pcJ6Tb8ClKJTL4wYD0w6vtKmlNWin+Yld
ndSqlfjiM+rwuwDQugwvbXrOMVCNV/awCZEjuNPt6dSD8GtY7zd+2fxS/jWfAvz/xYQMaMYM30OR
LLTjHCXwZn6zaNaTDySJYcBDwYP5+WepGfBaIYP/BgKwWFPY3j1e03LV1l8MkF7KJegMJbJ1ON9I
0dV45d02CXwcVXczOXqgKuraeKuT/34jcVjlIAa7QgNUbITyyoQ8MzhbV9mCR4jZkEeBW8OamMSZ
LKT97yWLedSL8gH8LZ17A1rpFQaS52JL6a+diqOpKVWTenJuw9bcLjtpzv72805BeInAYe6mplEo
o16cbIuo7JAwqyTD5nFT/fjd27bNFpafaNCLDV0s5jlVuSWGOc8e0WFwlqR61cpv6mLLifM2PqFw
jNS5gEcv81o6p3IuWVCOFVoNV6w8Q9ED4eDpw5lv4hDwWPXuL1SqrRkKKtjzmLJdQD0OhEnS9Khv
HJ7lMySsloyCBZAFrTRANES8+RtXGF9yiZ1h+EBqdXVEzunZC+TYqA+0h5g3KufxE85a/WTt0lDu
+v7ilg4MVDpSixXJOhjIGCpq08r4yIuPenCHpqQMWHUaXTznberKJZh7qW5kjp1RC6clgzrtVnEr
OwryqDu3Z2MH8eeDXNu5y43M4Iry95+NEt9HemgP1BYb3Fr+3oriO5se3/T1BYsBB5RmzRl3LOnj
jlBuaEUvYckoxE6fGjOq9L7QXeGbqkyd9/5+sKwsIVq4T+m185tdZNV5NNeTojIMk1mvQ/Y1/Z8M
QVwmc/WxFbOUcFouiEq40FVhH6niQAT5wxDHZAU9TqcIYda6qmWHeN5Ew2uny1FJQaHvOdb45TMh
UlDDyxNwdUCO307I/b4FyhlORXRQfFkapF2/JR5GMQwmOiPiYDMYsE7HUYfhp29F9ifemOaUvZnW
hIV6PKSr+OxjZOEz53zhnrSOUKR8RUjW6FLCeLhExGkgCMrmVNecgoyNfZ1XKUmZyPDRUbXRqILw
gAwna01IYcxf8Svhn7ALu4v3dZ8TWGXGch0s03HvPyQPDNhul7EgLduxO+1XoTIM1TnTz7iC6m+n
WAmIhrB29LKMht/KKPFQWfkIbr5EsOAFChjUOglYuVUyZbAU/wFNde4TZJHo9waSo9IBgP/5xq1k
flXq8DFIGn3kR8e4OPuyor+Go+INmj+JcwrMlq/QRV27jrPxdjctIORH4QmKLn7ARevuyYw0h3ak
iynnl3Rf/RPk2AkDmms3fbLJ7DtiKojQAOrYu4+Qxodqj3ltkudJVpr0Geosa2iN2MuTEkPOehc3
oBXRpqyfzINcyp3wcE5/B/Kmmr+XjC7iwdn+QCfdl+njoUfSofcI4EvWibHB+VNZPo59Qd64APqs
ADzFrXfAcnXaDBOCHpRP7X9zXwgmhUkn/Sk9Z0Bzykes2THh5oxVl2git9WkooCRNRHdN0Xz55g8
3KnnsHMi3f4FrJl3uG8wz0ZVLs3FGVSnAkiyv7OE++frAYnTD1K8vuujt1iCnYpEpPAQQYtTHWFF
3Zib/+uxQkKrb4S5XHzM6aF5rSr68Nm0tfvANwaZh5JQUqX6f/4889vZAGYG39sQAMRGH/or5+13
EaSv55o2VvD6GHoDALeDiVTUa1VekwUMLJRZele1QgxORHr1TAbK+M6Apy0bC2YN2gax97kMp19n
TRO8JDNEErkfJH8mZrKXBgEtR3JtaMQIj/Wyl6HaVOFWH/FavzX//5YQ+1g+KbLUo6NJkBojZ068
/7MfiTpUHQyZR7PoUe6c1gaoO00H6Yrd37SS9rlfa+3dDx4k7VgYPVMp8MntYDldbVUPj/X76N4C
4gV0CN+uYZJs7hbiXos7n0iDm6V2fhuVWLp+DbLPMO245tPUIAoRGzyKeipwnc06bZwqD/2hAGUM
HwgtXSF96Vxgi/A4/HLXWDomeqbfZ1oer0yBj3MnvDjG+XsFAOYHPxLB2EdnC+QR01a3ZM4hvd4K
DZUn/53BobjsWdx/R2Qftc527HKYVgub2TuCZ8FZMVXF8svrW99oRGbPH1lJkycx+YMkYr/0QBRr
xND68dQSxNBuXhCKBytNaigxmzKFlqyUJ9knLc/Rrl3oTkp00Kl7O2rdeY43CdJz+asdsTOAKnuP
+rRs3K8Qhp7QBO+UV8KKAratZvHJPlhgwGHHBmrQYIiQhyc9M+FHrjrjqJyGD2qx7u+qi41hG6Pj
8BXR2rlklOTnjhVFiSkr+MuRg8ysnax2Mw6LECwuJYsdEYVZkqLI4OyDUon8fn5xalHzlW2thV4j
/UHft7QgePOpwdZytGJDF8UlkdkVJxXwTcFzzVDXA6iTFWFR9ga+T2J+m89ThytPZbhLkz3MurDe
8iSdfm7PUvKqvxrUfKMZZ26ZgQMTIop3r3n4dWAzegm1ZTsAsxcN8GXns3JLFYto1fxKagWTqVbs
R022hnzlP2KTZ+8LMghJvxr/kfEbwR8OwrjuMXG4RLC4R8uBUGQ169wU20Zwrd820h/TpBwtkbFi
wybdQL0BICkz6wC4lW5C0hI90nm2IpaCsgxO2IV2Ookjf9fJZ5qDHPcyxtMjpWa9HPDLYG8WQ/FG
SNM98PlG5VqSbQdEEFm4C6D+Dd+3O8zK3Xy4uRqfCnGDpjDu2k8OBhWArzrrczzdgFjwmunIFZCT
ou4tcm5FXRmZZQEHVB9JzXMHnc0VDpro96pCvc6oYElYulFPeL984OjOerX7dGL96cqTXYIgF+Mf
+yzGslwavWgtwqki6d8TgvR5+2G2DlhrTIV1LX799900oMX+s65t9J6Bh7/pHLAAs6gJLrUho9Lg
7MTmnjroidx2w8n181JE7NKi2p4QooV8+no+pAf6scpoQAk7war1Zv0XEVaMf3UojtkzHiLsEMVL
ItPBB5Sulhe129Tt0CRqoBugxeFeACSrd9u78FNrYC8XstDVEpx0XuqYOUnOCsHJv6CDEvhsvgpD
K9R0iW7sWLx6u2KWL9NgB17PsSRJgaSAM8DiTeHw7npAz8i4yOdBPEgiIjaxFlqtX0cmqpRCyyXj
U2qlA03cym653FqaV5Tb4uWG9tnfZcCJEaHEAwH2w/GLBOOicGrkRMq2MtRFLM6FQPk9eCM4rq2E
xn8h+mYKsBMHG60h6/Jk0KK55Q2RjjhjWpsggWzYxGYAeoX8Cx3K+19tnqgygRahUGVhRL6Q3bWQ
Z4WPP5b0kAtuEfAISWJeDEApy9AVqkCLgIcQcVmKCEVhuS6FLJoEyFDtmgc7LrFHx/zH5ZeSU678
UH8BTrVRgiIZTqqW+bxLXmDk5jIM1O6cEu0S6Ymbtyg9zLBby0lnW/WKn1o1OOH8jGqNaMcwWFOY
dGMhJbN9P3WxVwqZH8aZ6u8qLbGOLhyOvXg6WfgjZx4kz5LjBw6yZBm9Wj6rI0aDSHL7pA2wNZa8
n9bHTe4z+nnLnMM+2s69TBuy2dOTGCqx6iWsbXEyaEaIRqyljzppPAp6EN6L6W1aXqs7bdmneGA6
VHeZRRVLrEgk82QUNRdusw6n7KY8KKkaeWdfy+O6SWb2QxX7U2l/iFbwON+ga/JCUgS+ntjNwTUl
Nod5ubv/SRyp5FFV6xKrXqsEAwd5udWWpbVMjNcUIJgogyWFf0xm7pQxkZiaaQQzDrmh/VvyDcX1
GTL7sOgH93lLKsGctzNHEHsziIikqxsTZVZXnBzfVPgIz9S+nma5T+G9NbqMrklyTU7jppZeUgGc
YodWfBAhVMB13skdVPFLNe9NZSmzgpOvSrIoaoy53JmkBDUPxzdO3xAr53fTA7V/xaS1mWx59z+O
WiFKErAvxu06j454Um6BPpRKrW+p9hdowIGRz28uYNi/GA5mNkO9K3sPfAEa4OT8GGCvfGh1uXjB
EbMG1Uki4s8d7V9e4tkWPE2rRAUlQxN1faOY0dlMlDyCGIG0x2nIb9eqdlv1010iLmau9Cr6J2tV
uqoE9ov5jgBnipCSmjoDy0mkLpM9YGR8XbLUwt69QTb55H2Dcc+mzj//vKLQ9G8sowpGick4SvLK
RlkjVo6zZ2uDPax0ShUPq0NT2aIBL9y9TB+f1j8oKF+BcWlJbh9KLz+9nNMErURXhbhaoT4Dz6P9
ZmAG09cvvnfCMvdd0UWpqGVbgM65XlzM0yaPDc3+WtSFlxWkHz3473XO+8jUeecyqBbg2LS3pEmd
835Q2J69EcaAwVMuqW5yl+D+ZXpGHo/oOer0FcmmMluzuNP2iosm7Hbp8fjVBgGDz0BWWEw2I3sp
OwkxiladH6IA9b7r2tIVacI8bNXe1O1Q4EFHgDYYjSpTrvAB0+uGNTl4c6IOM+KTxgZCct6V3LmC
D5urGHAO/fJK7CuXJb5q1ZAY5CpjWEtecmLTKtcTRZ9eUdCWNgkjF8/xzECsfgWXpQ4dzxfsbQg5
XHm1rzkaT7jrXLlVUgprDEdzejkX88q5o+A/7fx5TmoSBKS/2An/FyM/GACvZBJtqRR9uO4Bjbtz
uqgEaBg4Op6tqNPo6eta+KUBblAgNTQttctvKu+6EgIGujvtfKrGI0UQ99Pot3t9F99qQN5HAG/k
iaUFwCuoXbRJYMVTBiJDr208FyhZgsoEMiFt7Ir70NENnLoNMFVigB5GdkHqeTf6OLbK0gQc2WhP
D7BqlUarEktTUZO0QEk+IYWqjSHmSy/z9OKGdK5CripQShQFAFeMhtBO7tTmdyyNAzuSOGmUOan1
K89lrjik5h6LNvELDCmELYhCP/2feMNleTag5nBZvLOKNoZhHRImW/B5c1PTs/P4/eEVki99jyKd
mc6VTVArFRUX8vuRGVLRI4TzkOGLgOtLL6khXkeKWSJS7FIfPx+XNkV17f3wToBN5LsYZwdDBtDh
Q8Csn1Mfrz+0iviozYqODOMrhidL9iy2p90oeWQ7ih57XFDX8r8pknJMw0Lb67Ebgpmmzc+V/zS/
trtQ5PHB1Cfs4zu0PLpErO7+4UndTBPMnax6+jGbjpnnM5hWyWSIZ4XYDYO+YEA6vatPDO2+jmFh
/GB7frl4YGao5WM2mOBVtuMyZ7U78KtbVYlSTYrcMzYxYUazwZgB8981gD0x6ykj2P7H0GDDUP8/
Kk3fx3zOYc9q6qbwpBvlFDSoyc8WErZ7RfkQNiXbSUHdhZ6IhMJnJRhw4Busj3HbFHJvN56n14aK
gZeH0rrRRoJpzt92In3t06nn3pyqo+cKsVRRvYqRRYiu3sdY6E9gYpQBACvKtAhFSfCbLrxzn1YG
1BpD/DiASGRQZP+XTuA+ilNP9wBCTm3LWNT236QO3rBdbc3efJeVDf/F1j/Kv/2WZafXo1H+W1NE
0o1Qpecd8tO2sQchWQLy/VMZBTz4m1qdMBu6Eo1VTtJyMkp6ZOnvIkEuvlxZH58DqbwhCtPYGblw
bV7w+m70VaYrNVgi6zeN4U4T93bfBLe3jmq8pT/IpFkxgQH7riN5f1MgP0jOJAZPzz1n6V0Jzlxj
F+pVJGLi8zzW+BzCYuNA4xun/i6SpnDy0mlJ+ICLJMOvnPlpABkE2BY55qI8rHu+IzW6jHPB/RcI
Qve/DlEwUPC3mzVYzW4O8Vc7wfAPmbklLLp20DQcFRmTIgypRU3AkSZVgU/bN15FrYRmwW+mbEvV
EGDpOtBMKeo2S+OfQMQnlHTjUKyrjmSPZNmarwd0twXmlaQnO58JmiijeEECSnN38WS5jS65bTiE
hMpisSPmpcjy+RAuA3/pjD6se6HBKmOx27MB6HGSLPJQOGjBmehEQvDfAiM0vRPngBRhPkIlbqoy
19dDWb09lLUmyQNgrotRAmgZHXO37dgtG6RwNrjqwmrLrnH6H0nZf2nAhn9B9IfbyLobd4JvSo9v
iuEqzUKslrYhqqJEelxRuKErvM5Yhzc6BVjSBac5tW4UX2dwdjQeVBDF1Emp6vwZ8RsChPF323y1
hjjrhILnE+HBrMIEqEZpKIFDtFOZsUTRual7243qbL2GLBYYtOJw/ZPy+GQTI8fsMSYxkWtpc57d
LAof/JwUIXaGVcYsXG0RYSAuorTpw6GPdDkpqVM1ePlP8eeCvdgeEV0ped9RD7jsPFaN1zQjmWBN
ZGHZ1RlCY2k9jc51yCGEbFa8CWCq61tL08CLqM5ZA3rqo7gIUsh8CMAMC9MF6sLUohplL9RQPOHk
DRYKYt3z472cJS7pEpoe6/hPTl5pG218nFuSjYQ5YJRIIaU4N4mJo0059joJC6IaAfczFVeAtXg1
AB312rawfax3848KA5wdfmW9VEqojmSUiZ9g8p4nQXVuhr3PV9CQeGcTzZwFWzH+r9Qad808jxsG
0ZngjZ6+wHS5btOS4utKo7lhfusnJPnC8YP3lLSLPjTdBnu5VuOHsnFAs4mRZzpIkyX2dA3Ldy3x
9bKtJJiVGlq+7L33ErFmMZUYS5h6PvaagJBqNgqW4/i437JdOnpI1lp71upqsUOMxi9cxuzW8mtR
eHSX56jvv377LYY+wntUtFqHZkjGfMsBCI7qnxJ8NFSVWTeyEHkf3RRBvBazd1tUVOuhMd/7FGa8
H+VfQVUHJWNivVMSdha/MSmCKaQAMiNFIKnOsNWjXx9A2NiaqcTmPUbiz7tmjJrRXvD9MXmfhvit
gclTYqLDoRNxWVnD5ALKqtDbVn3IiptmN8kAfg0C8udWDx5nqI6io6XLUc3l0SWQvVFnCs53Y5rS
WDaLoWBViIn3P0/q7kob9dNU8PlPuLNyFqlKiz3s/Fekw/BHXNS+YnvCJwubozPZh30gUVqejO4A
AkbJbDehGlHrReBukiJ4lgi1yKa67gsM/A/K4brJHRdluDcxr//iukuB00XmSsSYAX7iaTRftAVX
I4CE8VjIHMY56JdpJXNQmCdeKoT9FvQR3iWjlo51ZJDH6zm+eX7r879fPd72a3JngZ/RUEk5IgAR
Lc+vg6drtTOBmpj7wg5Ungp5k3QxB0YKJJ+Cjcf2vH+wYof6GSxHYJjW+qaxST2aU3KADTmjq3dY
R32gTVGiu/ci3Jkdya6fAFMXVYfR1IH+U0nv87e4ArS9HzfRkshXZbld0Ze3RNJvF2GbCYIjwXAI
dMeKlmC94eE8kKSOVDjVi20hAWFrR5sDUsk88fzheICSKPIo0b9w90c825JDfuZX2A31kINVeD9s
t6fFdTKSllggA8il39Z6Q2Pb6TJk3fGO/TZoig0Nw2PviksyNoQmw5KsiGTMqtoYTSD9g19B1gFQ
SjP9NlYPV9Me58ro546iHY53O23QaHrj1O2fNeSe51UxXJ+YVk5y0P6xLrA7N40weekeT+9H0fmw
Nnu7OIP19dzTgOxwNenXz/jAQS5Cdj0O06wWb1uXB8unG5pEwq5hqK+a63SFy9CZySYZ44O9f5IM
rFvQAVun1HdLibmVEFsLmX3EzYB26iwsFVtEjC7yhB31oxtsaEWcbT9hqWMlnSVLQMy7E/pHCEBx
rM8T6iQeikfZTO2hZf+AxavqklKkozftK0OAMd1SIODIxySZZBD9voPFEp7o6kHAzRNzPk+ePIDu
BCSBavNRDHQ4rN7PUCRCfERekLPnMexVrLLuHWdVHYABXhaqyMCVmKXXOjn/dfqaJqY1CicH5zsI
tiFHCQEh9F7JGDfgEwD3dW7OyedaR+OrJzsfz2pY/S8Fq5y8z2QS2SXhJLtAV5LPuyyu688Cire+
1JDFRk0m0DB9LmCFl0VXuMDJE1sqCwqiM8D2wnNEnY+PHtN/06dlSnGVrfUaoAJeNR0xfWcqkhl3
7ZrjzP+Jrbj8bxVDCW9VLKNv4Mkj7tGwk8BuJcwRVAz2V9CDLm0o+Rp0ZqPLoK8FG0X3GoLt2bZS
Z4hokO0W/9ITZakQ1ap04YdIdfwa9b9Yny/dRbDi/o9hdFFXJXN5BMjX9iKIoMhUxYX46DRIjS5H
99FC0j3eueX5CW+Ly1WyzvRegf8dDcb0MUQamotMmtLhAI6JdoAvV6EzMTR5T7WR+6bAgPUfubwK
Relc/TjkEI3UI+szqenxkQ5YPSZ2Z9o4FgEqTfYg6nhOw54LNdZ7Dl7yl9haPx5DZnJzdrmUsogk
+B9GjooYdggJ6Odm4krgcjerPLKNR0U9MOz9PhW+JZ15ThDuLaJSCL9i6tE4zG6gj5QytVCZT+Mz
3PQX2pYjH13prFUnQ1kYJmMgZl6vrwJ0x9jLERm5JStfnTc94zjFoxzo5n9RRIxvla7hTkwPkeGL
+boZvrMTCuET0kpaBAR3iJ7cWIIhtgYwtrAFQ5U5FDaWc2GLPGPSirvCYqTm1DbTb8GLlAXs36PD
DlkLp8jBAr1CpHfiPypH/wgWDllirSUXTblN8mKmKOP7VJ/rfzWYMqoE8XvYcb/il98DzxbhIlAZ
D3MUU1PFj8iKJuPsVsdjwlXNOuA3mGwAVQklBXEiCio/iNwl9JC1OSDj8Qd/aYNvAFgENDS/X0WL
cYPXh2LwBOxkudl9xfEMNkmhK+CIhZhLb0f6pvVilZxZT4qRjCqPby9jkb1RstqurssE3Qgkzifn
sm6Wryd+GNeIvQKExzEYlxy0FnkMPDw2zQzrf269/p6hq1UfCcWG46GVNcMpHvoq8Zgtkufii9Rw
e6E+46cLwxlA6N0NmzRboCJYrMaE194FUHrpVWY4FQjI3Jw+/R3B7aE+7gUyaGFBMlCId0VtABCz
IQOK3x4I/moeTRbrSkINFyf08p5OgiGgDlHMbEM5NJwJxZ/kUqA02QHigT+3bBLjLB8BC9Ru4kjl
6HooD0+EFgkuVdaTNGucRFtwz9wPyaF08pDfADdHVGzQv9rjGzL81NMdOOtxj4L0Oapou7Xgx4DW
/NGAwRf0iu9GW2s8rTNIQzUZK709FShSJ3lY9fUP3/VsrN8Sx2G41sQY9Ddssjnsv1pK3zT5dC3v
w54f8C84DN3gRChusI0WjMnL+JrAkoil8i0Xgc4HM6dsdsaLdyHTO3H4BPkvs3kv6KhNDd1/wMQ+
jg90C551i+AgrkHn7Nj73emvXhkBD+lLuvtrkeOKOm71UBQtjAUEhT4oqN5dQ1fiPKlsWwbwPBLJ
fU6XnIUnp9ouwd2UL36pByv1Mjy3IAOPD9Y6tbpsyjmNhC0wLh56Ks4GYcGp6LIG3J3Cx0kGeefN
337ANrmylZ6V3vXU6AyAp1D5bFM/8u5cNGUj1X+6xs1ITqae1xcQxO4qe+jl6bQTJwTdmbUXp6u6
62DjRedpag+wyvaj+wI0Oh+qaFKziOzo4bP7KpmoQMdUf7vzc8qF4Xf585HcGL36rKTKlVG2Pe4w
Pwriw62LLVnsh9wDLv/9nISSGSvr6pYDqOMfl0vbTws5HsGwxLlnuU9Ak0/Wu8F2NfAccwEfNKtU
YqZ53OFXsVgH3TSzUFS/+Y0sQavcUgfYvuhhDD4j9LsOj9upjZgNqXnzcRXOLp1+dEPGkvvCaBp2
F9j1FU+S4wrB6WK1C6j7f87St5KyGifZNHrTmUkoRXghY3t1hcAmPmHKZLKWISoOhogOobGvz1IH
bzbLArq6KIfrOQv1SLDwPEPqPjkIETQE5rKZB+KNeg141dtVDhkYGmk0ywm9LFvr6FdCqV9bYTuP
G7OWifePdOtNYivmM4Z5dQfu+Dh6xuPtJS1kgNae+X1CK62L9wxhQde79LKftFZSccPOuNVkp+4z
cqsEExz7wLk1royeYTNJMl4K+dueFRYZMOnYmxvhdLDC0eFZ/RbgvFlTSfs65wn77St5eGzQcheB
ET+uil5iZLCnDiIN3Qu67Rvmb2peB2sh4EZ8A7JuvyVXMdp86hkV3HwTkiMNgmNtqa2z8lsULOgA
mjLmvmu8PpED+uqDR9mjOigexYjT/drBudZEbF5Qv5AXPMADxw3LrRKW0kNBJyCCbNxCcfLyBoNp
OTIsjWMeielanBZdbmGcRXn84woeB0+BpnGdoc0MkWbjKna6T3AzF9UNRl9X5y7yWfzjTsrRSw1D
6NQ9sCP/nUpQp1mQNLQFdjui9uOgXgh8bOEWxaIADaDyp5U9/HRJ5H7Y3jA9Kmh09tob+kru5HjO
1XkRc7WoCS8H/iSOrJ9icSvI+g6Uo+kMVLbi57lPeEFsx4ZRQop5F2td9Z6jEoR65r7YSjWnszBD
DeTNQVtVDEJcaJIp2pHn4ZrIx6VUf66wxD8YijvJhvRUQiThOodT/s/o/+oABzCC59Lp2UVBWoQC
WZnuTDdi7WQ72IuWi1k3c3EknaPXdM1GZqdBQk/Zjr50hiSbDKxEeqHB7n7qgiMYBt5t1KckK1aF
ffxnWlR7az/wcs7m6S9zgTNJTHGiJ37ki50XcgJ0U/Q5i8rKyGnDv5J4fQwJaVPO2RomqqjHPwiN
WCMRDFRlme5+jfugbDQXJUr8T51TmdEG4GuKkMdVpMi7Vi/zUc+VOUnK9Y942o/PkOCm2vVUyazg
Tm/ly+x3cTzxlSKu1q0NqpuxwkXAJ9bWZG7zZbLl4B+hitRIo6GJZ0pW3CH4ZZOzv5G1BYHipKAn
gQ5gY9JlpXrVUlWR+P0m1/C9KKNnudmU14ROs0f1Z/cg50McLFIXiWz8B5UeqUlK2PyZmv9TNDd1
9csPfeQEjhse5dMAU2PR+cQNDOj14/EQARRT0UQsgxMRPQWkb8+uaf+2b24G/cqsrgXrb4nSsc/d
LL6WhuswNHjL7OcMuef/XsdfNQiR/AdaKUpsmW2nw+0BJDXvtdcGgLX1uFLUB62aCH3Pq2Hjel3d
1c5Jwia/f8sV7e4K8DrgztLkQaj7wEIZiWCbNnBaL5A3YuVMiE9Gob7sTUFsOaEHBzc8udYhUh7u
9OrSh3wija4KO4HvbGed5Hz1FRiQkYBhQa7EmG0iRzjfMqp407UMYjybdur+TNVFPVoaQqF38zbd
0VBd9lpSQBYzEsXuuXrrISsErzyobcQSL0PswLI5PacIA1nb36jJWLXh6m+LLSjKlHUnZEzeMU1l
vud/S28/utDGXhUdrr9Hl5XVcSoEHY9aj244cJI2tjd38QS91rnRrj2O3f1P7hjFFKw66072oa5P
HkHpgOF1mQIJVTIxYyeWchCq9rfn39Gv93mooQR2idssNORqdCXoE5V4HcYmK2ES0JrvJIpbRrB3
VRX0QEZ5zpU9cjHfMtbDihei2JanV0EXmshjpAiQoNZLfJcjhNC3alqvgeGvlvTMRTqXfv05+P3s
0t/eUyTfl9A7la8oik+70rXyoaSIdD7842MpRR6MS3MuJlguCu2rfo/EtLq2VpPAdGDQpMv2Wcef
Y4KLHia47xpSVOW1auO0gItQFUPjeYI1y/vQr3a/JKrdfd0pDMAxOsU3pqu4LDicVaqoMr6CF0+x
orpTSkNj9EBxN9jQEKwig5K9ISfIppiZDhrn4u7RiHV7gqSpE6begtxSfV1vAjSoSvueyrPJsouC
fpqh041VMf+yVgssv2cX9h/+9ZJ+pRdch6l9Lh/M5aTNal5pl/RGX2g9aG6hNgbc2JljIKUB2cl+
y7XwW3DyAIhHq50xlLG6hWKJIJLQDmQ8S35p0kEDQiHD+ZmeVtBVYtKDkD18RrVNAlYTvOwfjQXb
wCJ+EM85octnt1gO6KHm9ajzPsAmBWqjPcf1HGFNXxGr7Cpha+RgCPsF4nelz8p9BPYybm+ety0C
02i2GRtRlovUjBEladOdN0xPwHKsQAZdrPbFVptEZRHAxwQOUwDa8fmZgR/VIud3yNQzosCBNWdV
N+BsbEuf+KS/BKv3/PpQSNfCndbGfWLaocLKaj4vdurkexr83bJ2FwjHxJT8kOxADVscOQS6Tw0V
R27OWKFZS3NhNWmQR1/AbDj5eKlGhaITyGYf6ZcwZJi39GBFmVIoqO4s2OBLr1VlM+s59la3PsW7
rDKpzb6y3wx/Exw0P80pqFrd+n2d3ith5Xz0k2K6DmKNrxfCJseHDXti77JZRrjXZQ/3wkiOEpIn
KfYBmU+b2tjw8Flv6vxlyw4A3iFwDHRlWkj7iK/6up3Lf2hCHLb5iSpnxQhXyaaeqWpqg4F1rn1r
qbbu+6h6+dBcMOgGU6MTwi7k2COaeW9KQjGkftDB6+TdYD9OudSY3QyaHrl/XOHiTjKobbjJAX4e
eawu12r1XTEc8cvxM9xx7TO6S60Oq+VRtPxtC+Z/y4Zfs1OSUdtFrfMOjbq7MT9WfHS9CCCKQ1W5
0cHkxiUzzZxPlHdDWp+ZXumA7Pa+3+Gq3en5GxF6/M2CPUhDPloyiilnaIGZQQ1xy0hDA4WpNne3
LHZLYVAfj21wthdnEvlreZm8PVuZgzRnNzTG0tuY59vYZTkmIeVwMtLSzOnzpvWgXRLfXAL3OwQ1
3Bb9CsH+s9HGWI4/x/WZlIfG3MCxvis92GUEU6rEmiESKsOFoEFE6Mu/S80f173Rl6cjzkgHA3y6
fZotrrPAllECHBII1Cu8LoDuS+QajLGfKGnyoV92AVY7A3LfvTw7YcYoAxgEORd79VzBkWTtiWda
C/7b1TJy8HOeK8EJSPBhRfvCy7pyu1E2frMgJRn7A0BADCpD3vVl/tpX8jHzTMXElTrLnHjl84Ug
bDYS/SdLr0TiDCXeDIiGKwbVqeCcq5a0FbIZFP2sGqnS5DuCNIx890CqwCja1Ce39tNeQFTiv/Zi
tB4Y+5hVwTDRNx2Fk4g6p8ao4HqnwJgcCpDyMXctNKtwQgZdvln6dkMBua/q45vHMdOgRM9gJEq7
1XfdVvWtV9OnL+WnN2g7gu1urMYSlcn/ys4qwn9aH0xiRQkhP6oDEJD7slty/0nnWKWtQ7gCHHcT
TdR0hAuoGyPfYuXeoE8qPzFvH1/t8TNoFozXwPKakpj8pLbz6dnjgRaFE4EpCdFNHiGGUnHHjSq1
Xs+ult0IjIYyewHVxQjeXRsMMBBSITA89mHy7eMk/obj+jQW0EQGPTVp8cs1rnxPn1Z13w1H3ksG
OC2QdSEo2gzOythsuJpYENF/jnaEBJbD3ERN6wCVvkenJV/bGzU8VtncNHOnKKtPp74sDp4ntDAb
5xqO0BuLSUcCkhGL8WujouqD/7XwFrxYmjtE+oOSGdHgQsG5lql0ht9p4knc/TSJoTpSWGl2jcEJ
tvfAmWwJ6rFW2aEoD2QzSwn2NRIh93ameu+MUoPn1daZXMpcjTP8GfFQEsraoNnPoqskeFhpY0g7
PIcnqSWtgCK3bjMXKYs7QoJ5NrYh7cHviLPZSa8WIxeo5+l6Xr0JAJGuEXWN7NoBAXLtPjPVFQYc
6GtxVUgI2mttZiwRHqnIu/e7fo+XR8Uh3+Loj+Lsdgqsae4SuJSzwNwZsoVxZas8nVuxzLCzfs1d
vASSnrZsTbrw48L3+Pvc1GN8/tIXmRyHxmYVMRBj4ZpT6JNBL3YnvE+skgmJs6VtkggIr2aACqdl
xz51VK0iIwpkLAnNu9VMovQPBTgXE01dFCW2IdlhWG/G35nraycmyase0I0A3KccbOq7DIQtsNXW
g6HN8/zq+HHjQL5wihktKu6x1zohFhyMqrKwUer4aODfe4fNpKJNzchjSTPcn0sJ+YAz61kFi81+
4qElSCNH7G1toyyOhvEH4HB+Fp4ZaphbYbBOuwuEx/Yd+Q50b9EHWKn5yPgBnCjUUkON0CF1UDsi
5Ypy/P9aumifuDCo8OHYG851tulz80vcBWKBjzD1IuVBAKZvTqyuno6IwwhG91+AZ9xuXJecgU8D
SCm0//4zLgqcBvvtBQKwSQRR1xNSg/pWJOs1V/HkoVjfn7+bTt7AH8bYxsxAsi6tXVeUoUAYakmW
SI2asVibjVnWaRc64c7uoRCI/ZCUr+PfpVQehXToUoUY07KEekbz4R7Lb01GBSKYAnzf819GIciY
DL1Ol5nFkcHpC0hSJzwLYuec2i3Z/floe4YSY3et1rCn7m+HXKLKb8G8FXR2hqq6bbDVidev4U2j
2yKrOyBkCMxmXKeXBhBZGUaOQ5oYMns47hwJ+4DL4FmODxBwq+PMDOZUtLMCy1lxH46FBx6fB5kz
tiNh++XdizE4FVYC26qGVE7AyLbrwKwhtGhRjgqdqjapIgEyUU9Ryr3vXhIkiEzE+0Nw5H+x16Js
3de0oXH98OUqnrCqJXgDiyYO5DBs0Zz2Mnyk08tTKjNJrJSMxwjKUx9+6IwQQjwbx2Nxu4bCIejc
wBovtadwKirI4Gu8XS5Ee++NKuRMB+wwOdGntluKDIiGQypylTewbcEm7kCGuNPghLuflM+3m9eR
iKuDB3zBd2Qzjzhh1P89+ANq8jSrxKjbfjjOvbvh02b6Gg7IfqlekqlrbPBqd3KtDC/PMMt+ESwm
+JCM7aKMyleXVl+nx1JCIR7sr5zlSYdluhbeeGB+g0gLQikS9Xx7Oz6nAWwdgjHwa8M8z3EeiI6Y
gQ561Se0752m0ZQB5hhcEnRVDPyNbEB/boJi+pjasIo2dR3iNDsakEVWmf1gvtgY8CcXW3pm+YgT
qzGFNiWrZ4Qlc5uDXhaoCakx1zeYlz5DDKVZ0OKTb+rLfZCIDAAvgJnXg13NlVR7Qypm55TrDmEV
aMBHegclMXbczrMxZhGh+li2K9p2O0KUh78goEy8Gykqw60hYrhi9FRs/x3WERxDiAwk1yc8fZ+D
gLvdKoMPv8/IVW2IR8IVfC1KWo9q1Kja/dVlhMJIpg/SYn13m+8CiVmQji0bzmZjXbZTaM/uSlAB
+vzBFbJcBGq4Y0W6HBFbD+cQ54CiUKsv1Z1IIgl7gM/ezC1lfv2i76HrP8F7f5ngOohJzBxG3UkS
sBELIqD6g3sX8Mt/+C5RuMTQqJnJp879lUnM177b8a/N8gcAQuaqmIgLV5TPyaVUpMs2ijtrW9Zh
wM9pgif0QeDuBJLQmAXpPlhS9IGk/bjQ+q3zL5W3ls5mvminZDyO9FBYSi57DIDhW7vbJt2xKLvd
E94SaFi0gZ9pfTo5qLVK8csOqTHNpc1k4+tlk6k9rETMDR+lZsmugIDfYf7IQVXPkIAXBVEO7Uds
l26eOZe4bHo+dNcLdBgUdTUIf+Vrr4RpP7teMb7XMNpAaUxidr3mlNr06Sf4H6LztBLPGjTKlKbz
jZowOlkX724+vI75nsgBSIuyTOolnGl06RHKuqH2cgNX7xdcomR0/G8eUb9+R8XBxsNzK8bQip68
PWKindLD1wfuvTJ6n2ayLh/o/Wo3l6C6YC125WsBUwtPfL4T71mRpM4qZKb77tl/oVVucDSK08bO
x2Uw/uckeLrOGroGZKq+1lgt1g+CCObU/M9wyyyiC8+cZ6+osI6u584BH0tmG1Q17YYPtegO7MeQ
m3PICPzILKnVhxK+7GS8YiuyxvmZsAlPwTYQRK6hxjUgtiTL5WofjkZo2x9HFp+bTATbmdc0b5Qt
eVBA9BZVbn4Q6ZB1Y+n6OXRr+jWobDh9TKIL1BaUjW4wXAMhEKzHDM2zK3eRGYNACr6fjQ2Jc93f
ApY5c+kS7Ig3Zkx/ThjSTIJNurFRW5wdXQWuyC7J/Eskaed5pEVKHLSU6ClZZdujI+2QoXPbc4xc
sUqBW6BTQuy21QoOZWUNo2hqAx7DTEOT6h9ml6ZpFv1gPS+DPckVDWw91SUNlmxyTV/NNgMvVfuZ
c6FC8ZnAjC/uli7xmH62RpPrx3U+om0cVqxxshpEN33wUG9hU63WZd9BKGTLxtGCyUUvDSIIXKHY
DWZnXyJY9M+i1+6jx9BiVhS/7UL8Ek165xsu3rPS0FDPneI/OWwInlNbDf550zjqR3wMLLntqc1p
sGO+vS7zlsGxfuWl4H885iQTnuxzGgeTSy21mtVqDYubfMVsCh9ErtIeCK0J26kZEk3fKJG9lKZE
2Pfk89DacoeFrzzEupFttH+mjp6euL49ukxM+VDWZ36XDfoDjHmuru8xHTg7sQm3BkWDIfuKkd+z
A85CGAzrX4v2lV0z4D93LW5KQslAMkcGfHzrtI0W7mm1JF4Sz+K4XgDcHU/YXFWmM9iBo3SMamCV
ApEyV3RMs4Ku7dq7X96MNur0g56NM6gHcDNq57rJJfJ+ZTmPRhBIo+W+6s3f9ytyWFgEr4MKht+A
5daA4SGx2MPV3SfYPnVKqfMQXLKLcGuG2fmiijHXlRf22tzFJZD3A4HbEbJdz2yVln1D333yhcbW
Zyl/5LNjrRilE3qHNQ0xytR38yuqz4b+zg21aJgKxpwv0UlINxWulByIaUWVx1fZ8Cayx6rOP4AE
0e32Tbf4J4N84HH/HpeNCT2xD/zTjKVs//jXb2izPRZVbQ8094xxKxqL3dK86BJ3E8tRCBABvZpp
ojREaUK1jT/0eb8UGcJA3nrxRdpoPnHZJlgdcpoIS6zTQP4q/tREN0apDvxgfnY3V1R4/RvaunHT
1IkSzxREmx8ipw+KKp2WLo346M8TTh1eRdT8PMu1mdr65+nnrg3vCBJeSwqglISaazS5AWJ/HRrb
IgOKVcCr84SPgRHA+AP6ROFlkEI8c+VD/DRMb/GuzVa+ZNqBszOz8uU4iBt1RR+mbUekea4ctDv6
BaXmiiRCHYXDAYoxRydPg5jQ2mnVEjJlJ4QugsT8g5/dHeoZDIVwpEkFaWeczebVpMaHRqOysxn5
813iqXhnvKs+53+vSNRJgd/PImGMuynOxnUEdAB3q5jUtz4yyRPKaQGCmTc9sy3UPRmOXTDhfF2r
zz0Dh7Ofb4mnDhgXz7Nm8RP6ABPgTK8jZPfgqTPbb0a+1E3Vzjjy4vSW4MUVEC6XzBLVrbDnucZo
PKDaJ9DTNODrxKFW4HZ+iSn8QZ7pTLPPOXFiLYuhsL/L1W7RpymXT7A8doLZYSq1CVQOtLMHFnxb
0r+ZFdrzv4gmrtnjf9UASsStJ8PBHKsCSDqKn4QYMA/hw2oeJgCkg9wJJ7PsoLE0z7Acvb7lbBfU
1icg0Qi2akIPc2HY1zQSKZah48K4nL23mTM5yTsjjh9w3il8P/5eUt/k3UFrfN0IjijNuhuxhb6w
62XX4FlJb2s19Er37h7oXgTqlr+6eBMApXdiRkvVWbCCkkiW2vKNT/3LExYMyb32IdJ1e5k0Jj2P
uWC788A5KXy3zva6SSs3RTSFEIWWqTXnSbfZJBr76I6WObhYUmy66tLtWlIpVdPYMJYpZsYB9MwG
/5OXUl9JkWDSQZCBBwrT9niASYwBHRoUtaHY8paoRPBNBIcXkubOUDeU8XDk3uYItsvVbm+Dp3gI
fWaoMjREDxqA8tQK3SHmxXQH3i67JhaJRD22Q+x1+XNUhe71kGV0OueTafRFi/8QSdivZixnns8G
7nd9A7L+I13F8zwMnJ+6+tV2p4++nRUEZc7jcdaSKuLjOE7NiRAQXhLYJCrodUAV56kZ0FtcAmFq
qTG5KN9p0YVuhl4qtmLn8p6AjcdAV2w1aUxhU8ABa3FUV4fyiBQGrCKq+CYyP/JhjbpDTSucoSkG
Ja5p8uf3nCgEldnQG/QQYl9AaA1W1JXkg3lbs5oWE+cfj+3asYbREmgmnt7y02eFQdoy90htxEWW
yxqrzCXCk3CK5rVhNpOyh52eL9qsrxHuw3mErebmZA8L3uek1L9nTLwn5/m3OMfM4RazVqD5t9Bv
S/0XUU/9TGRP2NgtzrIn9Hj1d0cvmcrDXndO3FWi2OCIsIdw+JrMphY8bsuLY2Ww7w7hypdB/Grp
TzfwlUJzysjBLk6G2/fimP3EXAcEFbjPAvhum92dkAOoKVXMtf6/sEgdGYAok0iGdNl7IVS4aLo3
kxtmEaFuAm7k9WZ7QkcN23oLfkGxlECh9G87BIH8jTllwfLMXu8219M6eBUXaCcSED9V3a6NxpoD
dywYb6zMIRRvIN21mPvn1RfSiL/KEentmVLoO5qydIPFljgJ/znGyT3MaF/HKYPEJri6F4D0rxIB
3j8eF+wo1ViOtqFkiD43Svc+bGSRGsAqJcWB2l1wm5NN2AG+vLQJUkqPkVexHn1vOxI9joDNn3iy
oAXbIQePxr0jZemz8OknGgdxbstgglqQV5SWkqT7muSQwHx9EIGWOQc7ukvNWH/YBpMYmPWymkCt
753W3Irm5iXu2cbfpPo0ka15kGuYP92te5Eyen15+L+GHu3m8h3z96lszVIlyr6NEwWL/WJ0qSRX
bx+mQWWy7GQ7dxSR+ORc05P46CeHFgQ+/+1NlUP15Ep8IphFqYpkK7SRGjYZADlMxYUqhYdIutFc
6JeWz/ILoRyad0nQnSiQx8V4f0or2w7IIiWHRtwqbEJGNkMaaIfbOz2XscPQgTCEsAdfQwI6s3OT
fG91UU6b3yt2FaZReQiO6DW/08sGSgvA40ox4V9w4RU1bqeOOI/KhdfDriq8V0b/E/zi8JIlmXGD
xQyhH4hUA4RSImfcDndyzvbvqKfgNKr8naRW4aWZJUwBk9cy2rbFK4tvb91wOiQXU0qAv9hRTDGS
pzL/DmVY3Sl5CbmbE5SPIHMdDQj61EXXxSWbA2NFPOKgUzNzyL5tIiTMDhYHCrY0wfp1cvuGLees
TNxn4WLZy//qLVSzUmTmJABzaEeCWRQSgQsvgqB+0ngYOMDJig8NfqBF5c5avZBnhhOimPVjn6tU
ZTPDJmZmeFGsx6OzOP+xfe4/rBaXAEXwARDQ/Ma9P3DVfZizy8VXaxdx8w19VPy2eiDptin2YH+M
d4RQKU8s5ZA9noYnuUKkBlKtta/W2kPNLKiVKGmq+pO7xwWQksB/Ak9T1k0UMPJg5VTZiSMD+S0Y
kLcl0apKgDwGEFcgis6934XzDKUsQwMcffu6oBLsN0CTaiTDfi1EGYMnPx0wvkEiTmE2onQdG1RX
5Qw82RBuPqqGzIPxgIADllQYMulOgdRo01yXRHHVFQLRW5bhj0vO2osjbatxaPKjOYoCoVdLd7c6
9knn0PYpgwL2ByZvynbWT8EheeSj80hOSC5CqtGNQI32ASjjH+i61InyHEbcya4baDZnVMbpQE94
ru4YE3YXlyDyxlRjlcdPlKiLkCpzXdMm+reewL8M2o02qimOt/+0aCLHdcgxoCqyh5PimO6TC0kT
tZJw3afqhvDewbJ1CRA/rtP3NIbjCW4rMEedTcf1pWmJ9C204hkf77UUH2JgoRWortswLp67fIkP
pma5tJQZzJctVgYiM9uKEHACcR9KVFyg8MmK6busr6OYrseJL2Ln+M7MOOK0gh6cj5EzSJYbJ/nK
8/iFt7ZmuT30bqm5DGEYcNCX4RxvQIYK5JCwc51598B2Zcxt0iW1i7r/iOKglYMFzncgJI00RURd
D2rpx5deK59awfhMIf9Yr37c6ZT9DJI4iT755cMqo6Yc2cFyjCWELp64qcH733QaZGUqum1fYYKd
PjWAIxiDZ/AiYgyr62lbSoOL6l0iy8MgAQXnT/0CImSiXtvwkCh+FeZj41x51xvfwpW4yQM1qyzf
muAkhfH/bAmeQ/UdQD5iuneZUW04vt4blu/LyTk8m5MgPivaaK4jtBLsQF6xGfh/NH7LocilwzoV
tyG6WAaxUTci9YNpjUTTU/ank57HZMtFrOQwLIjR3iylyb/J/u8Z85OvZpOHngbLNl1IVUTfWAl1
I5DneCe5GC7B9i1lcT0AVhWd+1StD3lzUPZzquWAUsyVglC4jqTL+8F+L0rl7oEzRUH06wwZdzdH
leVGBFBrRUIftOJcqZN7ADnbXwFaAl1X62bjP0KTUyv4hTWeJs2tI2mrK30qtw2J5QiFwL/N+H4R
uQLrS2VGB92IV+sSzsv1sLrO0fJzMGXVLmNJ/QzIDeeu3rnBiZsaPLhiyQJJhYkhuXBaLoSVkwgS
1+6UPzQkmWz2HuIGNoTLO91SrGDD7ltdgftGebkqC/xFOjx/GQB1CJgR+zcyqRW+7iX/Pr4CH1T8
7l6+wiEzOI7XBJ5buW8DjXPLLB7BB/z8OO1LR2FgjOe3c8mEKT98alJdnInm/zaq6rHKU1WW+Hn7
6YIq0zqxXIFUBkjto6/d9tmiDJp1TmnffBzR3N9GReTXrd+NI2GIqjkalmLzGITaHiF2kcKyyBtQ
oH56E8q/yddNFkvR57zsHso0iOH4GrMqbV4bLpEGAgcJBj8ilhGaoGlcFdma10Uk93XkAzfvHjDc
kdoS/9WoyuJ/5Zx6UvwdNTpyTnAu5xzeij74HI4FoGR8gdYuHlINUYBlZ4Gnal7Lr+HVlbmLoB2v
x7h6IO+G2h3+vKGOhQgHK64KLHb7W5zcQG0qiWvMvDn6C/PA2JIbkhKmgaKf0jpshRS8jOk32hwz
AoEh1Os2jOaaI7qJCDphMp+mCPkNuv/WEhYjjGLNfXOU25GVKKVIYytQd9eW4g9EezQzHtwkLJjg
hr9tkkIGS9YW2RiAjSEDiotFd+OpdGJVnA6Fuhj2xIQ0dy+Tiam+Tv3GuhlKemWgUXgqrML1mGqC
LWhTSYyuJZk+r3w0qHTHS6qY6NTWYyea7ay8NwUFMdn+ob7g/ahEvneDgqGj3DMR1xF5VDclfcy5
uIIPt+OtESY1oQ9g8jxZyrxHOvjCzdMB5CblBtXE7czg/L7J+8wdIIr8vcGtPyiYg912ruZIiLgb
g+7wQhp/UTNgMCQPAq/uV+HTuLhWyRmzS3qgkniuIcKAwN5CrcdX2voQv3JzDJSNkHQEm1Z5E+7E
FITerzKyY8VKyp/s5q/NG8sp82wY1vFDtSWAfd3fnAHbfg76/uoQk1LmsbRg1bcufIqCqYpk227c
oCj/uuWQzDV1TQ/k6xvEhA+1ULraSbNG3opWhf4+MIFCwnZbdsiwyKRPOwrP+Lrv1zLW/35hnDRC
TZZ6jMhFSyo1PspX0Yb+z9OSEPjDJcOgLoksj22ieixxglqdGgY9/WBRbOkOtrZcVKlsdpuTI4+Z
cQLTa6FgSLo1VbKAl6FcGLu13lgKlRugcj5gUiXfKy4PTyfFHNr4Pl/nWEl4HCPzjn1rbK2cPSy6
gCaD3Z++R8Sye+UMVvOxUlyTPIP9QwmyciWJC/L5d3C4zmR/HzUM0IEzp2NHSy4cYNl6qH7fiwPF
/eru686TRtYWtyqqbDlYIlEY9RGFmTtWFrVwGRbVNtY9MsN5gDAntXksXXdO/W0WeWol2xHCO7wl
9YeQF+6bPBDMgRQDIUNN+QGXE7bPZ51jKulgErn/FLIoAFxe0Yd8NRfiBHMlFoRghUpZgbyLnXt2
J7esqRbkVqsHzjvb4QOK2pdHYRJL07gf9/STJPEBYkN1HgmoqQgCOwgeicqR284sRiGAt4f/gIcG
eiVjQnWXfZhjnb1HUr191BAjaRSF3ks2n8ZauZ2M3/8LCbv/puPSfYB+SgDG8MvJOKBTpATWFGxT
d0yfeW4J3eiF3lB4iHBuWwZravgDSL/Sl+HT72jddycenSmz8tmEuHi3zwu3Cm61DUaWYPnkeEEW
1vnioz0K/GI7OjqRZf7fxL4drwYAFLuGkcA+PLgJmbgODeFJ+RRylfsUybikmhYPqORKUPV2KnPb
MBulxRhWxuljhb0tBDCo7mJNWPVCH3IUwFHRjUliirG5Q4fZWe9Wk8W0LMAbHOHPSeNUomA2jZEd
BnHu978GTzr+uIzchvrxjscP/FAKrwXLbGpFm8toOx80miEW8QMY/sqMfcik0ITu/WjwLZxWbPyy
uEjjRKiWPdaep6DobIbE4TGDBe3TTSUN4nP66ThYken1AdKAOBJN66ar0u2VsaICTXkfVfE8O49C
7R02ycHpx7VqEZVRyIBL+WdMddBNAVZWE5ZzhJ+auBDanQpGTD17rfVYlZzSthlAE3fwSulG8gFg
VX3iYUmELmanD1cRV9XW9e5iUP0x/pIj6od03pIhp2Fk9zoRjKEr9ltzaF+h0d7W7G8km6iaz4HT
DgssiVSPWgg4bHJnaXtRMaH6c00LdkYwfg0nKsdiAaUrxAzRjaXTlAbJN71y/qw1HMqHHpUMILtI
u8MBKCup2ffg6nYWY5ZphQOzIrRGDrX5PZYb56KD1et+95s4a2zZOeix+nbGO2dk6tQk7GGk09B2
X0sqDpR5Ij4VLod1droKAzdSng20UIAWvPASeP8YDXhoYihMaRELTOMFbVy+jFjWw5XFZr/FSPo6
7Q8Gd+4y+V3OuqJrctprATp2eabIWaQ06KBf6wXeN90nRSGoTfrLoEnIJqNRfCHy7TwZCK+ujEYV
qQ+cd9CBUYHWRVizIU4XFa6wTlqh3NouIv4nC9/0qWqWTd9PXvVnBGOwZF1NF4oUHYAS2lbuTymy
Mml9TlauvQiElmfxf16d4E9mnPSpPEUGE+3ESHs0TEPK/fdSd63SNwviFmG9DZJ8V4HdgTB5onrx
CFFmh2KyBi9VYzOCZZWRCzg3+DfjdLAIoSZ8DlJXN23dMm/bcQIWMjoFNQd42qTgciUH8qDE53/1
vEFTl7D6KnPYrsQOn/iFJidkhUzedZNiC5YStO5z4pupUo127Edt+d2RKuyW+CwPG2Tlhl+BcFqa
jBqUfwsYU5g6PO+CyU49l6F396XjYcRaLYPQQMw5s6MoxZ8AINieFI4qag8wMR3nJPlBsRCGcEZx
QaQsZ04pyRvla4IhgrOIw/Y21zF8V3WT3YbG/yH/oVfWMSU3iSSVW3NoL6L8zCaUXMVUiY1kmMIC
N6RjR9eTu4VXMQWOPz83Vt0myyoJ8eB/z5By9GKy6kquuH9BvNDhEHs49NfFNSvvGCQ/XdKczW/l
XBPGyfBmvvWZJNvTPOiNZl2p7w4tWknZz3W5WJp8xNL+pXZWOykNiQ2jTMfREb0kjwwGnSYh7dLK
EReOnhCU9anfHtntN9P8KYd7+wc2e9a0Yyp7vKqGEwJlrfqKmn8ouGwBmAw9TH5SCVZFuIKTZLR/
+4hajcoUKBjS67WbVM1t7wo+p6+wim9pMrVisETqGPZcfeCaJWlADArGIf2roWOeAR55BvFnFHIo
NE9GoZVmBRTCkC9Lk8BEKf2eblmGMzWnP5HoUKTi+D216IKyBNAnRFYPSgV4OETFO1BF2WzIsJeu
mvqJSvS9oP7D4/mXGQNNeJDQF9II52tainYV7v9+xLTz6tVvok3SEEaxhj3OEHiVHSAYeldY0tF5
EvYvxTe8360ASzIdO7xsXhsEodJ1DjZ66GvFcVkgVeQEjHy7pXOdlfMVgkbawr98z/Puib7/EzKZ
pbgVZ5jg+MgvCcn1ID7DFJ+auAuQ9hnLYd84W3jmH5nASvBx455MmSXhN05VbV4PgDHRo5ZLSou4
M8RtjyBMSIRDW0mTXJ1QmMXcm4eT988+nZwLOhUb6iC4ybOD19ffw/xvbP+6FiFEehJ/TNbPi6Qf
kIu2NCRU+ZJ2lTHlkfey4PhwMtf34X+LqVPUHcnqFHACVQ4mBg6F19qY3iEin+dBSY6lQYju8t7u
sM42JVYyCi/zcrtmhDrZbWDijegWoxa7u6peLe8qvS5C5DichdWJqCU98ZRRXdPSWTEYwyPcN3Wt
8SqPgj+PcgN3KYilzrhB491eouNRExJaahaj5Hp8k6sL8sjs77vD13TAZfCfPkcq5M+18ZJi+uUK
14ORteyHSKkh8FFduq8kji34IEajno5yslKrrpNSqFG0r+ZNhUJCM6vL3hoNInd7GxfRDw81pJZu
uZtOepnnYVaxr1D1UF0zeCIZcWpO+4UkaBw/+3mB3mog9naDF6Nca9L05TAaqlaoIDx/T1kBYZiI
pIL++XtUNB2XIRT+IcAwaVeLsL3N3dvIM4DDkw1t82tYbK4zdNoSTKa5T1SCDMdJTwpsQmvsQAQu
dv/I/4FVhmkEerrTu7YxJ4Auiyo6+8uYWsU7CYXHjWPFCc9IP7kst+u902b3I9mVkHJk0J+mSCXX
/v9YXLxxy1DwRXSOlhycNaRhGbn0O1dZrJFx35X5yRy3VHB49Ps8IpwwIQEkooWBITx8NgJP+yAe
V7AVWYZBft108fPDsufG+BgOH2jXD98Xiume5iAvppCROU0TZP2qEV9ElPk1Dv4h5aUJZXCCsk/q
5PpnbBPQt4NBOyGswV3QFOeyAjR8sCQ4V9vptobc6niSJQsrMKeWvzJDXvz/+bbc8A1Z/TU8VuR/
stBEzaH0yHDXlhdFEQKm/cPv7Xl9HDPTUpzDEzK63/2IB2fPXD7q6ArPgcOLexahibZSm0iSop5+
6i90+bvtMBDwiavEE4ClaZwBdL9M2OS35IAupeKf671OOgJkFm8mtB5TFWDecJCW7Y0wFIlXgh2R
N54+76HxRy5yJtja/0wwHvhPeTPk29XgBDsqRy3np4kfbX63kGyJXZz7Mp645hr6SOGIb8fUI05R
HX6pBJEH3UiT/78w5dhqgQt8paM52W25styO17uyQNZ2lAxMTE/YvY2UGnjHEohKrzhdglPPszCS
/o5fVlZG4tH+53IesF4yv4fwZQIu9JJmSasy3NM5G3xl0thnA1b7Jfw2lsSpACCwSHkGIGgJgD1D
1ZcGlHoMRNor1UrVnuJkHUTItozVORZgrqwAK7x07qxqDK+bO5GgTCBjH00eXzVfvwbV+BVXLnAb
LUur7oKkr4NJeBDo8EpfSXo2MjER7PuTaYcbRmyY9JNKqg1WtAAOgcEscP49Hb8U0XIilavtBJyG
DhIRX9HfL5jmxJTacAdnV/gjfSItrDtthbPrcvrcnlmVr15hlELuhg1SjegXrL9Fjh/Kauj6TDat
b+KY885ETFhDYxtrGWR4rmRrWR1w92U1Sw8elLg1n4hV0CXKQvnoHEnNA6fEww0Nnz9HYhbSDC/D
iB8IlAEjGnG9kX1cmtHmlm8H75hnPRccAmjN3LdriBEW7pvs8SOtf7m02RojYiYDLjZZJUQbe04M
zJufiw0prB2JPOxBf9s3InMcOqpSDZKcNl2B0JyaxU8Pf3skhwrJ9Kb8dyhu9k/SKAeuzskUkG/B
uNIZ/RplCp99YPa6TKCrtI8t9iPKz272jTZnKrUf+4nr8TCyC3w3X9T0y27ZyHo69jicVbkMQP/L
eEc0V5M6vGuxozgcCv5X7bWMts1TxiHOCGJWtcNDPiBRoayKXnLdG2BSeHsYzZICl8+UILDlmuys
7ATrXDM0b9GObrQDg2IA9YYyNaPTuSBTdKa9zNmkxFht8Sf6oVgRTwVcYHHBQrZ0NqX/QAt9o1gn
7xDcIsrMSDWWjqkjL0jQQFCk0eiq62EcfnweNsG7bzmJU2uscxdP5BCxRG+uBWTk7+erVf0fqCfQ
dr13vln4o6PVlvLW2N2d1QgP92Kz1xFmrNu8/kUNVUDhzmX8+lM7URqlvj2srXPkm3KWMV7HQmjk
JUY0In8SNNdIAF6t02ADjMwwH2z3ieYfR/Fjjpy85iaz6qYASek7E6cQIzUuYEQB+fMuIwfN+8/o
eC18cgK6fZqVxT9/PT1ACHggbMQA1ROlRfLsn7hTkba1ZeZZMSbaHOEExJdeO/4ySOCFqNBI5YHM
+jUvZN6HkkthfV3MX0XZj8np/KheHr+aCadZFAKE13wr3c0RkBpIjgDOG7/xYeiC9iRfSfWbuypw
5uPgXN37jwCufzrrkAh4ASQCGlvHbaCR5Be7tHY6Rl8PJCO8jwzTswvkLfC5x4h1uZzaC3WDV9TI
6WOmWG73Gfk+fQZzrQ3jvEZLUg30TyEA3UmSo7bISu8KCet7tKj/w45wFVK8wTFSkbKBUowezWE5
RNc32spQfIa4kbwrA/iaSNFYLTJPi4cIlWk1Lg+BOAIGFNsi9ly3LWqWCFZxDejUelW0RTjXntFI
DTyczA7kek+L2JxM0PssD9Ldpd2kbn1oRF9mgXgN3capCaIP83S1Gh8KVQxO3rrjvYFtZowVxMgw
wv48ypvNBKmZAUxEdeUrk1yr8HkavkU7zT6nxolcIDqvWx9oG6gZ3zmviTVqBWFqcAzobplipiXp
iydRFyWapbr7vDC1o7yC06vhBh9fl32jkF+o5G/ru9VHAZdkSVf02WlV2KilBIFKyJV8Hg/OSv/e
y021u9MG0hbQw6+Pw6V/lH3XkyjkIG8CdCd2TxiALzvoLsS/P7AeyPNZF32nV+aSbeFe5crDeFfz
kH64QOLLL3FQ9adhXAItsb0gnkr6xkUlnkKIa2gn/PqQJZigVniJOsbAc+YhkdsydT9w+GG5l/E1
EuGvCmHAYVgW4jbae6MUk7t1VPb6/d4sHEHxHYJk3ASyMXwG3lgDtopDHCY7QepEL5Zdk9CDN3oD
ERp6k/iVvPcw2UqyYHp/CaxdQe7L5MHgaFDETvWoyS4x/EjaM/VSkALc0fDLXO2V3iAeaRTtr8La
f0BdNDPRPXe9hovV9bvy6dXpNZFZqg+L9G9FxddR0o4ScaWkequqYA2CWxhi/Ny8CPMN1ldxyILr
xQcKJi8DbWp67pBkRzoauIwRuyYEa+CMnvEByiSXUhpEKA61onSyoFL9TJGXJHV0X62G62hbTqfB
0apf7YK7dgFsWRdjqeSseHTznaPKPpmP9uHMzE3qLgGQPK87Stst4wM6fh1vkW90D06L354QBu9k
W6V+CtPGgUAScXmZGgQ7RwGNSO1ucnE3moBgPwmIGuVS2v7LCmfMGGYa3Kx11AsJ5m04PVzEjqjz
PFNFdCk7cSCo5zBnmf14Tak+QZd8sy2dbYwID4/i28X/YOcmvN8Ljg5EtbZqz97UKI+YEdNdZvcY
c1n0hrgrd2mpF+DUjsLvfE5DCZz9dXobIphdYncV5kgMEUt7IlkD4Sd2EWaWAxN5QaF6E3NBu/+R
jXsLioZr9rFJyHyVOOQDmyFXN1RM/6f+uBHlabpfxmO1Fl8qXJ2Mj/KozfY25Fbe0e50QYpR3ktf
ko3r8Nws6VcbhI1TTuLIJ8OHtPKPIDCESmmuqkuHbfbHlhULaXXovGuxWoT7SOcutZaDZT+NQ76z
k0jLx5Ki1p7HFCdefYfP6RarTFsS4zhc3wguG5xphTOul/vlD/EzxF4uXxlABdkC0sHa4TC0dd/+
+518jhYDeepOso4C+euEZMnjh9XiwpNQjLi+Lk7BTvJEzF0xJAlLH+Tmhs5ldWZjIrl7pxWuMw/K
X5N36Lne+TAsH4nAfTtAASuBl4UjrGyVg4lJMxUyqhAls47R7+Le3C1JALf63Lz/rZcQzIni4mHM
aNOqLmklEUIKv2o3O/JwRLNMOhMd1K+2mALh7GavH/aiQ5uclLoNhHjf+R6iU/Zt4E9/7GC60x/p
UGzqNN7dqV0d9DHzZ/lemAcsD7Eoz0uGej8SmzdqjYXNVzfePCLHOhbN3pwG/oeBGZgypSJ3PcCA
zxzqHNKsJ1yEKKSJu+ZHRS/Zsa/T9+svm6DYLsbNeoRWriIE0/POISBvAT+rCfnSJDzM32Ed6XO6
yGR9OGqr6SkuKIeQULZu+BkuZJe9dm0HJcXFi9x5GlZsS3LmH8dzFAV9fUhkjMIEEpjah6/gtkYc
5hyeuWYoDKI4Ii83SOx8qXmMcwSQZRgvoWGcj4O9mDxSSJUZ82THyf7SqUUpLqOhFs7JU3IJkc10
z9tKsJUudwUgrYqrJ1dPXF46ITYcR9OoheUciw5IB8ydkapR9MC99IyMX8kw1ku0d51qBxpupal+
p0OSmTP76ynxMKaGCEwo6RjPdEBqoVTHEa5k+elJrOXPeFH7ddX2xbOdZFybCT0q/SFftP+vtTmz
PHhDVx9GDS/TxiYSYwCwkLFVZZZ1gpgJ+KjbxLaDlYFhNiw+VzRTZSmicQqvBKMrwoPEjz1/WrbH
NaQvpeyrd18tag8vyt5RV1ZSV4KhJ2O5j4NXTNV341jyi6eq09PF8L+NcM9m1p4BShYhjId6rwGL
UrBGV/z0h/Ul/W+lkujIOLWPU5+ruhodgwuBCaX0376P6ADFVBD1fEaJSEXd5Iqi64iByYiJTa5E
rZwMmJKHb1QiIM5r04pmuSxv+cXNjEF9gdY/X1TdpRz1UfTq8uIBtfx3vftX3dGXiQ9XoGWdckUY
sUhWkLIaPKNNUfSjA7rXuAfSmd+6a4HwWJ14htQpErKtOI1HTwKAh7XsgIZ6tmG+TLZueUW9w/i7
QIHJ9+q28RuXp+JV0tV54Fpukji9y8wymW9EUuW/i4GTIih6u1iMs4C7t8yurxVQblE3lueBpA3n
OzSDUZt8imh09GAXLO8s8DMCBJDp1AfSvzbpCKVLy0oLBJNMDJOtvJPGd5bhG602WwlEQnUW7TwP
0WfkfJCcqiipAV6AkOYwC6+hNI3piLsksG3w4T5YK+yIkNvyJEhfWYsv8PnetS1irKG7bsKJrFzt
FREjx02zPhYQWPeqCdcct7glzE4QVBUh4OH0Z481lYkCl/q0iIxSqaGXEPjwYxlpLQQ7JpeWEhJB
rTDf8wAirJUg2gGbLSNRlB+PXIqwstvnipOkXEIymI38EyQmbO4RAmC7uyD6hyC28uosRcEWtt2z
mybJjI16cLagtR2bF5Ae7cAIFnDiPpfDAJmvtzS4ZG1HUe1KEWdDr8D+mTG+7l3lNXHc5s8GNRzZ
XVA0LLi+aOrphvq3nCkKCYADAQ2oZ8EXeMVqbUXWiIEaFTOgAdRTCgUlJKVjxpAvZqaWq+tws3MD
ELs8Ygb50ajoiL8YthaFr0aKfoe8Gk+qiCoPlx0ERT6tW7EllE7C4jT+NDvOVDIVbNsMN9tOCYCx
bLAZJqzHw5tvpRy2hgdFYU/ZkkSKSeg0/fHoqLBKznt6shgmAVPWuD6v42vV4jvHJqwaQt8dKHb7
Tde4uuMp4ZzYTrMfZNWmVe5vJRsKXj32Pc4iHdGxbajSmenawAJ7gOV+l+3e6jbNpe6FdtAX6U/S
Ui4L5SrLvkVoLmMSssieMDeLMKIjBVpCGS31ljXFwyQ4BuY05D13Xxz2me0fRNPdeRcs/DAGFOqT
pzYQs/rLrlU9dxI1/QI2i38+XJ9dYgY6QtzFN9z17+prfefDrtWzSJBVb1PAUVT8ZiAjxec6fice
YDNZ3kOzE2wDJjObXaRR1XLG+Beb+YQD2zXff57XJBU9sNZfTTp8SZfIOlVHrpzpukOdVLTF66Ej
i1Vuhn+JZs475Riol8wQyskGa9xrksAq6Q6Rt2r2uq1OKYflvvn6Intl/pkq86B7EgnDacnCvHyO
irFHwCRSLgWQSrwZoBSJqbuZYfms1ZcaquMQrlKX871yd77yLYjUM5lYx50blpp8jSSJWymOcABq
xxFJFw4pVpYt1+YUL2S0ZvXts59X4IyPIlmlb9TKMnoeN05uJs+knTgl3bLZC/5dupSAis8TTmDH
wRKcCSWkupo4A2YGDXrukJlUSmqB7yDvDrR+NPKAGDaDOD7IslGRMr89II7sa44vgBD7U9BWQkBb
RROV9WYZZbok6SjLxioOjkgZ1gentA/rl/nkLuECkffg2CpBGfkwGMc2k3Vrip+QX8hbRzJ0kZng
dinbsXkjP8Pngh3q3jWv8VJEPU483UeFyLlJaLlE68nCh498dCx8tmO4MHjQwiSAK9WzxSONjFcE
9vs/gcvEgIwh2Gu69Uw/ehTKepX1LML/+YWOMafmiUnJse8o4pVDIuYjkYz1jXGZbH1+67nIJlto
qAR6ffMZbWwtWI270Sgk8acy9NIqzXSBIMd8G4GoKdHxr7xcR8ZwyKpjFbYgIWpkrlyvTKN4yIV1
WH/shHZ9GYH5npb7mN7wQKzYlFBEtyT/jVO6Xwzs1HPMZCfBNJgleyWCTShnLEFcHinNW4CAIpPl
s4ur6gtWPRBKv7cmcTxX7NxsEx7cdv4SRPdfihEu7jKrhaJE/j7rcYFiGA9k2kEbrh/InaltYGoy
wu8vNEq7/CHeJ0yhjxofTaEW4iaVUqPzxgQjt1Mr1oBE6y94s6FGWXzMEubdRMKxfIKoZpbZ2Kgz
muYskrutViXBYc5nLKTrBPqzxcq8x2hoBn3cVz0ApTHE+7h5oS1CVh8EXWyNTjNJusQpxX0YUJCJ
9wu/+g9jMTk369bL6ZNmR3Ha9ziQBkxtMtzHkXd6nwPDv9uSsuPL0cujHxBqCiO3JR5pPjbc/fuq
xC4vBJOOtVdAlZ8lswlDDBHhspCOUTdvYZmM7q+UoZr5YTN+ch2xXWtoFdGh4Nx/nhHwtER8Izcv
aCfo672DcMS1fb2tYqnDR23757QzMZWxinLM/tLe1s2kPfyHs/9TmkltTbM+od1J9v6vDO/fC+nX
42dnlugt7VRUucYG3XPLIpsdcoo2+NUg/n0ukJ801GO9pwBL3iDGTHtwUNQCLlnd4nbVrZp+kBKc
L3aZoQpxdtrBjSOeFyw4nKQMFYNgUyap2ePuy2Ce89yQCnWxyE9n0oLg5Djv1FavOJZtBIBoN27M
YawrlLdxh406wnA612dSFfq+fe47aGOn5cCzfXbpDZYZOvtjVfhNTimNkk3ss5caBIWh+1SIo34S
tY88q/11zL01JHyF8+RVUYQx/QF3dejSYBJEcEso8tycm1w3sILtITfRnDAF41Sx7pDdmoZqWIUf
H5UIujAM+cqqrTYk3WVT8hrEd12EXo+ft844gGSwH9xWYCXiyVdvJDgrI1KVgI+HeL8ajoYH4C56
TTNi30+22xLmi1Ss2jFSlN/HUILR9GtAYl5gk0wxeQzJ6Hj2IfN1XEPVfbIeQYN4rxUcf6FG/0yM
ryWoCC13/t1w5FOcDZlpYuq+NXuTIqPWHgFbz5pn7GmMyEzq1ufDk5uOn0qlNor2G6SDV+i3Svv8
z2qkYJOEGbd3K9k2jW7X33ikQRCVTmGt+GtMlPUqxzqky0So3VmoQQcPFsRH36+KpIMKxIAeUomM
t5Q7yRv+t/UuxCCJSK7Ou5kpOfpiu/dOZoMkvaX4RJXATUB/zBMvyOd83adJfSBREya5Qfvywb59
v9s1PoKLa9GlOCfQOJrpR+ckSDPfunU8vSDd6aioJMCLrp7tohcsPIg7LNwtWjy/uQghuK0MpvRq
OOlKrVXwqelY9eYDqG3Psy2ggjPGkqqPyLSJBuIetL3JhOks27nfpvFPAySD8gWZk3qs6KgOq6Vp
jxk3sRmJbYtGth/dLAlRYHs+vMDxjzznzgPLqNx6W2VGrPZof4nnb6kP6cU/KifYd+7fLdn56Pe0
8jieTobnnx5jyoN4AYVVQPL23Kd8u93J6M2CByTtKngMwABWvVtj7zttK67XtOm9lpPlZFTtKNpD
OkrycevuEOxfIk0DiOZAU8BkOh0gfArZz7iWUDBmgrskIgmTU1hWqGA0vjCDQIc2RyoB4a1+60ix
VC5Nr4iC1oGKxowO3JWTweSOkFivIZFwfP2N3tsZSoqG2o9pw9kwdHFYzeokk01Wc/AxQWVtYlkA
whexT7HqnNfI8T4cPPScxMmQwWiTpLYSuwX4YfRpEpCoUPLLRGXWrLHnXDgHqbH2jsj1zhysqwF7
GzeVj9+dIQytcvh8g1cRcac1qQCfW9WZL737sX9GEjPpb1/4O5h/drek9kAG+KSjpWQ9flsWIhLk
bekDFSg6HMKx68njP9zt79JZ+BanAzMPPGksY8OM/X3VrnF7llWr5aVr0DOr5d1ydO8CWPKrjfSr
YYiRCZ0d9jgHHtXCcflXmOadnuFGQDB2BuI2R1JvsXCq5apbI3ZHqjpY6eVmcIhh2oMSRHUPmnJg
lpfTh0a225pDwxtK0CVUgHycqKqcg/vUS/2g+qHNmsK7Wfj437gb7Qu/b0IBdtaKf/onQSAK0GBz
yXFtOZnY45xlePF2lTafrffQ33SqArhauKRTWAIaEjj/qUynavGaq5UHMgj0jGGgsf0m0FINTJbX
//wo9KIXxSLmFblqlFPTJfJFZmG/rR8pABBTLVEh2VWu9wcSkTOcQCsr8Ezmu/bQs9GjU8cFgb01
1dxZMa+hcRtUU82n5rGSor5uTpxSAu686ohUJyM0dqPc8xb2AlRX/16eIrQ63Xy+CIbSec/qKK3M
k6celWWjM1+cy+8VTB22z6gFcE5M7h+KTf3qf0eIfqDvE3co6nIGNwijwoPlIrhzj716EKgnsYXd
Zp5k+tkzSzhLLKTIbhBU4DW9c0tK1dvR5sp1IrULeGeDyx9K08LpIEIpa2KrK3VwTfjCL3PpVVWc
RW5Jj9xlr8mXfeyE5pVNGbWDsWSPxSEOFR22KpK+iv2nUj4VWGf5I/6oKlcEHAYd7pA3cbqo1FPt
bPQRXbWnSgZNFPEevY5pPxg5aOBUurLDge3dH+L13TsyUFkhhIhPJAMyVAqZVyWWslxtBeb0tQLH
qfP0VpWzsPRcTtlFARmQlJElH81yIZQ/DmS7R0br9qkjxJe5Ncp85kAMSn2V7+T7W1ayMm0f443j
rBHjfn9srND/oIJ/3aMpYbTpk9nWukTveE9hkgenHNid9rMjEE396MLog6VjRJ0WVfHH3xSNQMd+
n4Db88FCIrDF5MoQJmF0FxFjcCsS0gb7ErKKDGsiaOqonnsQ3MxMBE1un2r1JXBuki4NzhSm2tRC
2oLzVqOd4bwzCvx09BhT7hNOM9CIut1Uld5bC4tlz0HeLbvoZajlinaBMTlBM4IcGF66uVO8ESv2
ZThHZOVxXzTL9/7q8i2aum7CjwN8koILA3PelPPByJH5XRFJUAJD/tMK3rkYVuyjSlGIuNkJDP9X
MCshfbIbJggDuzPXpjaTlyW01WQ/aM0U6Pw5hwwKYEb3txMty3iwzopJO+jMFyfRvKu0idPlbDL5
Sr2uS/N/a1R56saQXpDh178pYhVNhqK9i8tqcPHS1GbSfZmKu6sXzySenfOjH206DvlFHmQl6iRH
A9qWZUIPDst7MG9VjNXb8MBqpYZYFs1MaunCAHs285YFMH7eWjkm+g6CZKLARxjcmNx6XeRqwLhk
JjYuSHNDIMprqfkTU+E9+Nm5eSXV+lAbxUWvNVP5utlMdYc4utky+wn5huqxXiaJJSV7Mm1OKf56
Uev2thkDswTII/kcL7kFyxYVAawGXmEk4NpIuF3OzTA+rpdrrZ7dRfDy7ddlEj+T4rsZW8sHJyxX
zAFMetutaypk6fvy/U918SWJt+KT7plj/OXIdq+lkPyDEBSoNGUpEB7TiFtnRjuumYftZ7KueiA8
m4foXV2gBDnOK3+xKEDBt81WvZs2q6/mxGlCQDlChiae4t3t/tpxvCKWVJpPWHIGn18O5PjqIE0v
ifDTAkUlWG7NH8hcyLrjDSDXzx3xuCHvnlHm1zVA9BoHJOhUx4iooGof9j+I29p25ZGl3R9QZuV3
Gg5J5dDID1huN4K9x2ochMsbPLTWEl6vlboalBSf4auImPtYiPOSGOkrIfsySQMfF98NZY1yG5l1
7qCfAUufkT158W9xsYPoh9e9a6Imks5lAi2uhhAPCZWDVZZpb5hATKKafQiZk3uhrOsjSFYN/owT
fvmxLQTyNnTSgVS2Ex0b+PdzDI4uPFop9J9M7swhaAbl42WJP4gVZ2XddzMXd63suoPZYvHYXTxr
P0zdgiGer5Gav+dvku0wOL9/YoUN4IyZezQMu3qXnbqw0MSdu9az7TMreqOHzXy+snFCV4/yfWST
kGFwo9r3u9ePSnbaIVH3t+JPfpsyAoqnss8W9D+VYY/2k7/2mGvaPD5QMnRFHXj9UpGHRnBN71Rv
3fir8yowG50eSHeB18FcYrjCmD7iTyzV0xf9d92hnZfL/B3QNmpqc7eUqo5iDYhw+UxrTHTNPoJh
KD6MOXSR/J/x08fNeI72BpZjJlJXqnkDsEURZT4qyRgXzhit2OEgpxQhgcmEzNSRthq6fGctla80
9CqxxSp1g5izv2FAqx9Cay6HwGqnMTJwJGPe+Xwt0EBOQJLcPEYW+pNg9LBq/u6wssKEPmgHHS15
Qb8dCITlP8EEZzeAGlVmLkG3HanxcsizDqseUCsQSm+pYXPmmCUSvPr0zwwLXu0adcfT+f5CZqi7
zgPbJzfj/FuVIjt1am/vmFAtUl/+QjbmuPXzePQ3zQIei31ukxUQX4eu016dHzmZUcHH4ylL6miJ
/rUIV0S1bYMwSSP43EC2fTH42jx067zu8WXAdQrXY4X5QVucCu15oPU3CisgO2eMemJjJQrWlDQk
upzNdCDwWLQydfo2wy3OiHToS3LXBfEmFRovaZXaF/Lbmbsz4nExvUmpP+4MX81nRtQn+mf1WJ7R
HKkcG6zlIqi2LaJi6M8HGaqni3HdFoTLe2nz1YUep57z00StE/+f7vBScOUNmYxcGOb9xws15ll1
R5+946SGUcSMAZG67fPqr8nhnvyaN5ox7s0QpUMKpPh1mZHy8wvvbd5CsL50LvlX5WiLqnHwSARj
ob6b7Z7u1MghSHrCvgWsLj5mTa8LoY8dZSSKY4ZQnu1HX9/8JWCuX2DDzKe4Ut6xXGptvdDBvuAH
0VK2me7WrIDSaqgt3JlqJU9b6Q4Xbf/5A73WjU/bKGp1MwaHJvHZ8llzIJJnddAzp8WuamYLt4jk
pO0NzTLNlRi5sGaXnn0G0GnxdJeIReGHdAkKEGYDQJYoMU3wE3ZcFB3IU7H7736xT3CCpjwOr4wI
eA2608MuJJblPTMGyeRUJoRSizxkn+XcLI4+ScCIZSvWeyEgKMDhTqL4Wj4x0MVj8lnAHfMU3a88
t2JbOkYh5DWh9Z70xkWC4G6dJ5R7LtEJmiWtBwq2yCrznG7Z5kBZSVW6Q7rtvCnQydZ8fdKQRx8e
F/lBZTToqln/q3ol7BH4/Olb936bAVevPhkxrmPFadxCt763WpEwqT/Z3SQa6XMP+QnDQB1kBKJX
VR9BlNdgLurDNws+c/1TUdLyLOGb7Nacf1oJKdT0OFaFglu+RvpmRSz0yQ+E3gRKEwj1d+HQnV0G
honR+visAKigfpYWnpE38zTe27zgyN8JIjmJM6Oc8hsYY6IJTMWJGuK/LUvzVStnmQzQ0NNomQ4j
JbaB2+uOy/NjOSHAMO/TGJ84jeHHsa5bhBsxKIYkbfKx5EtDMUvBMWAOqOY6s7mVSs3dvF+06SQa
IPZHHBFyIeaypkIDDlX7IfaUNZ/jijFKVS/r4gMB+sBGmWV8EpNd4w7dI6HWnaFt3oOowuKljOMJ
ptPEHTh9bTsiMfyLXDa1g+mqgrr5p7hJRqrVDQfdHmE8VMug3xAXtSbvfbLuCXQJnm1Bp5fvMhS+
RhFgGfye3mrFe7yfqgdnJM0Q6kCyRSeicgSmSqvGzlwEWhIguyTwW2RPdnpk4pAsZ2LXtFlZzuJc
szGvSLDdEkK5gQNmn38HHA36bGGbMpduOrwWTKJ+0yHcsTPeoVOKVKkQFeaF5O0nWsbfBAMDYfk/
iTdy8JEssKu5S3yppFwNrLb6umcXzjauXf8Bfq+hVZekgU6dM289MKJwxzYevD9m9uiUlOwlBxSd
I3rlbfJVYtkkSzXzgBaSi67XfTyFZsBHH4X01o4DYRwX1pjX4aIRsGonoB4PNwviUPf3QK5nAbXr
FRik8KsW3Ludb+FwgaevZ0toy2rWj0/M+G0khYjTMNfE15nEDuP4lW84WT0WbgFDOwpfwvOy7odm
P7VTOjUZtu1Z3veh790+wr2uYo+yC2CE55n9ntj3em2r79DOxgQ9PEoYnSfk8OliDXYr7Cau0N98
2i2Mgxixuu0DrABn/IpWuXyti1PUHLLjFm86tnnGiWDpnnPt78jwiYxRoYbPvcDkpN7qLxBLemyI
0/CQcHu/ZBy0yDo8LGD6ESX7fP9uStCx8V2UgSLCEx9UTxF6Iz8MWrOpaH+cMm3RsgbWOFJxZZEN
+riqgZ5IjD3HDWc1reOy/iC/1jDwpWnm+LlVycFyl/vtH45mhmZh5/Q0N9av7V0XjGZDIVE+juLT
BKC0U3faTviKGQtwRsxskc8PlJXkp14QO04PWxUk1B8w10h7lMa8Alnpd0ecHNX1ZifWVdwe+Qdl
oTfwRMz51fTs8veAx8s7xKl5o5wLC8ndGqy+l7NWAqPM0PU4LIgRXijkFqzDN8t8o6h1J/VKNO+8
1xLRU17DUt9huJyD9VoNguM6XttDZp+Q3UmQPl1rhBTZELejcP/n+ujMWK7yvIVPWT2NtCDfmb0o
852DOIPns2wPORGEifBER5ptlANn+IHDUCDM7YPFw48j6k6FD72D46CUTDyv8nR4bOvQSzBBcCW0
y0RofI+ym2GqeYm45Gtr0EakqPf5/gvOh55e9mGpUSX2BM45Fxa0yIy8kpnfkWOloSFM1czuUJBf
KKHDBXF8PQJ7ODsemAP8C3BO2OWeGVxaZ9C5qQXxufrUnKYj85+fvaB7fpQS36noMJ0c0Jge6zcA
Oym40E2OkpK1U+rhTvG7lRBY2yvH4WmY9w84h8yn0CNMZMKkW5xMGPTfyLIEx33H/UXYTktVlIMR
WATfizcIOA7NhqEEyLWnIbhp/9pWAcborMykp5ObJkmlZezv1U8X6lzoPxTplXDL8sCCxRDsdac8
iPQOIa+DEmStFCMdrepUYlrFngf/eHBGC5rRvgZ1fHmELsuN/dHJQ8PvOJHqhRDTFbMLsjzQX26I
o97x/uFKfSLMs/2R+xhA5CrgGjBUwPj0PN3gUV96f0rrm3rv1V2XfP/C+NGR9kD4pWH4BNlFurJ3
656La2SMeJ/jA7jh9x1x0UxRz/OqjV5qjnq2Jhz+DqDQJjQmn3byy5WSEHWd1EVdFO+tJ9ZcDXr6
yRCqNufNpPIwgsKS1HTem8wxVB2Yox2JQyfCw92MjZ2EHWzkLVZ9HkW2NP+QYf9j7GrubpVcQf4m
ZwYH0I9z2dTIdQNUb1wkzCJ2MHVTyMqkHaXmnIpEQpNsvW6Qhyi3TgWOXvtqrLeAsVIYHOYQnlxT
HOxIxJfkx6cV7CFrRRQDMyezYkdeFu4+MWSVvwTghE5n5n7Y2ctrFlYm45CPRULgxgKUXV8m4jN4
lYkXFpGh7jWdM8Fbk9M4SWB+HOMbPuUCEvKt2K7gjDVRISmcJ02UmYFqVhy34HacQc08THBFHeT9
PycEpn4I3OvZekq3uptyPrYiT7MyYDJdINQ2qztbqaa7u0HWx6OFq9j3Zo0vKHXSMXAkOmS5QW2F
QZX+zh4dhTJsO17WKo53CFw0Ic2OjonLbOPYlfvW1X800fs9BhKo2R0OtQCtmcMfr2gqXOq/ELU4
7YruaDEbiztLbQ7o/dWXBQ3hERA6p06SFRf6sFHm9QRm6Y+kP+riW+6A/TmMigHTyxH9PWYmGyHg
ZbfXeGh/LimvYXfdXesddavSTx/p62SqsgmJuNEakJg5rULWhS5dqBas+ygRLzR9MTLeTD9MmoJZ
RW1RBqVqEZQ8WxBCOiqXz553+FENV2CCgIQbSeKp2TR5rSAHxs3FzY03evuOpsLxeGQ/MLVrYZiN
ohS0VVOycz1uUB062Vq2AknzTBG8BNfCdGMfp/SErgc68YcS8b77xG7vSHvF6dcMmma5lMdU0RMQ
mPUo/11tqTjalufimoqO+XigGKJ08cyMsIy9G0rLPpWeXHH8Rcv0Lb/LXP6oTnNeGwodBLVikEKY
5Kl3cMOLd4oT6Z5drmaS4Us40NQtFhMgUxukvun42fNpDWpDaSTjax1dHw7XSYKdgAeqlqgtnDhe
b0YulgQyzzAPZlkuSug+b5stQCvLq9NQDTDTVw+9dtJdcHaMLbVJTArFDRz0ZjSaTebe8GvkTdDc
tBoeS9X1lLknadOxjodTWs2YvpVMT1jLbiX0G3qCOClqQTlEY0TXRW0/l+PLd16MxCJGgVV7moFF
f1OYRNbxtIiR8wqsieIECniHrH4waSW397/tQn4FUKW1JCiSGLt4Y9QG9zvtlb6V6UjLhUkg6zi2
JEhr8o/dqybY8iJUJvL98pCFEyyPlY7z2fFXzDxklCY6gw/6W73cMiW/gh2bnp2J6rSJ9TH8wA4y
zRlOrYbbYjDO8K89ZTAHF6y4j8/ObWRGMtBfik7ztQ9cmRejwcmyIBY5qcpalH6JOYVAKOtU3VMd
4ofBrXN1EYtd2c2mkVAD8mZ5Z5xtW+1J3fzoYP0UHBHYyHP5Z16EHoQ/IGyC6zm4/NE20JHJcg+A
6o7bE9I9ONr8/1X6H4ab4/23QPaRHfT/+2GdekrZ9sgpi7xPBChZUmYa9gPxZSyph4I9Iyg/5HW8
40+CKNg6bbt0WObJOEJR6nT13WGcNnnhuJHCwP54eOhgkhoJUStGNYvFR65VwlEAH48FlynKjWrD
qQ9uqrTkOqVtpALK1Iz0JjJBiVG/NEGzfdzBloAZUaj8FLbM4Xdrp8XSWggWrUi/R37Z3WYAaKLO
zW/CItROX6GNkkcOFEz4fN5lgQWCzMADsacR5yaHhZh6YYupJ+k20OtiILRfIw2SIRxAT+rptCi6
F+jrtsHmUwIgt54YXGzK1WrFeQ1AF24E+tEkKFU/erXP1f63qMBrd3Z/WEam5n6WAw+E5Dmtq4kp
U14J1SOjIXwUvq1q4GnNqarS1K6R45KIybNAdKQ9sOUdK/rieRZNTnnVtcJ8umOAkkxnCH+q/0UE
VO8k2t3pYhP+HPEwHUQQPm49hNJnVB7BjxYCPpTC+dQxQ/8py2iutOBYoLLQKHCE+k5PNhSrmP6S
wCmdx1QQlq+elbvLPSIMigCD4plaq2gqechuQgmOJKCdw6iOIKJKjo+OI2pA03LcWDM5wfVyvfZ2
3e/JjWZ+21AnHIlcDul6B+XqHOwiBJHbpnL6g8UF9zYyg29nW2/BRj456AZZIM5KAdyVnPllB9cB
orG16Ohq9sK+rhG2XD/V7z2VgAPWZiFO9n7f04GEwoQ94hlMON7m8xOQMJ1jFVWvlWvHf6bl7lGi
v3FOSoavMlsr3w30VDAYg6+hAH/mM11MbKhEt2zFz+Iw7AgNgZsMK/pTkE2siFNnQI9+A7smYJPi
bWJqhKviUVrldZAAWKvOx2AMxsWaHZ57CQUzMwYnUh/M4YG2V5pjmnvv5ou+uU07oNrU5yzhb5sR
L6rugLDoZ4O97eHM7Chv+Y+dfOWDBpy0XTnrZwcAfRCUAVZDuzhXpW80aobai3dlCh4KyxbUd2sm
VH6/NQXrbsUHt3mT30oQ7ecG9FxAk+f612xRpriwAI/QWlKqHKcI7odGj3t6A7kU9E9HZtvhk7TO
D2r4//NG47pzR1T90IdTUsKqABFVYiS/RRaecYxuKz3Dnwnr7GHxeU+iEfcj44KUDjkOO/uq9NR1
+6nMfcdAMMnuYw2z/+y0+LZewp6jCoCkEmNjDe5SXXdWPtaVELafSdXBozEmfHT1T/4bD34XQhWQ
gL0E0AyM1NFbtke9M6pkEZzowVnuQX25L0nWF0/ub+GOfWjqkOJh9eJpFkDWqXhAbxP8YXKKJfcX
O33rcfXHyTJmdPJSI8m+yLAIDz9tQFrHWlcptJ3tRB5fCTFt2VVoIhP+UT1WMb4SyFiarjG3F0ri
TAQfjWUTKycRrO+ZlrZ0cz62PkFPgURmgKYUBB6gtg9u0ez2phiPicTUHLe1g4aQzZViOTH+y/Ud
+zklUvXxn3Lk9SRS/3uEzKMhgSFioUB50U6YvhMeATjXRloPMu3sOXICteBH1iouj7WdJu0NRxRQ
/AD4Yz5v3Tnc4jrF10JCJFmFXpkh4fo0uIiUWjVBc97xscTKNriwvQyu4Rf9FKaSsIWP8qJMxUKQ
5g66eXEHkGOd2ZO0fQHH3iGYot46URzO4sQToTokYeGjUQ/yQzENh6wZWmCUqdUNPPff1CuI5V2u
MPi3YvCYGf2Mh4HkZUM50eyHGmdQG2ztlmdJ8+dJNG0sJwNOop0eUA6KhiJnpa6yqnGJshLrntxc
mOOrRNRN7al+cT30+M92jeWtHxu7+eSCAS0FUWrS0kykFGzdGDWEl+UAR7nWh/cCILfaL74f71/V
6n6fm7yASaGGpj8jF7e2gRQfW1ZW1rZiDV/c0laNzQq38PEWQQNhVOFTVzc902iwAPOnEcQFLB1T
UaDXM+FS+D8DYBc6cysFLGelptAoaRnUcUC57lhG0fC5Guy7OqST9OGcDCjwlJawSQo2NsZaYcwJ
MbCHM1zRLOMO2SULuoJoMGdpcdxShKbpE4trLy4dejrYNiqL28K2w1ikC2STO2TU/AMn8UuZX8+g
PfuSsVtv8AcWGyOr3UZvD0ui3zLRRXN5hMhmjrlSfROYB0LjHlvk759Hox/B9OqzdDAaQysez+8J
PlYesr34x/HiZWfC6JTxAhVv31nBg82lsqWKgNTMgceW7wdZSJocI/6ZZvCGDRVLMYtY0kxWEsH1
FHM/4biJJK2GOTWn6Xr36XbkXOjGQxbiNoDH2z7YpYOmEgs+pqz8EtmUy1fS7hCkPU+UFYpbhLw2
HnkfSlR8+m/Yy4qWIE5BAO5Ppiv2X35BbDYfG8AmaVY9FdnTQ3Yc8LPGZziYAn7jHjx0Uz3VZSLd
KOg5ffhDg6SdOPgJRqovpvOkm2BWaVsZFWYEGHcch3VuN1BWgW31Qdh3psAycZD4+11MRPELzxYK
jfnLr1yA952d3t4B72j/Gh0Y4z2+7Qz6HQgvKYPjqx+XKrTXzKDYfQ1fmmE7jXD0zrc+7heDeCXe
MsNj7G4wDiPACTuKtnd4IEcLYgiW4UstSEOhU4xuOUD18j1DE5j5lBBgmC5tyJs6n/Bd5tjmhm+C
zhQwc8PR+NPaoOREqgbfBosruZo7B4GL2CI5iURRQ/GfXF3wxV8jcc6+cE+vSxRBsG5hcb8BcL9/
zf8ABo3Bbr1o9stQIVAi+XEoEZws044AOxALHOvhx7xNJ+iYJuxH/ejtb17EBqtuAtGfgI4LWpK2
smVgLcn4mP4kIMp3TcTWYwR9hx4TtgQ9ojJ05Lki7Rdu/P53Pgf60bgryT841sEHyZFcpS0mDL09
kTwjhHZ4EB1lxZmkxammW4QKP5AHJa4nXNkNcvFugs6HzIFv+BNedx50DLz7FEn1apu6KXrFo5uJ
IdtL9i7Do3efe261ZM3zkl1eU7+w15yRVuRZL0yt6fzTMaXzNpzd/weJtW1IzmoWZWMr8N85nq/z
NKOEo/2NCv1o4rRlciUh8sZjmStQAtdOY/M5RUAq6GNTzEwUCmz6IJAQbaMz1dK/7YifdBy4At5n
CoR9t4w3wI+RWYov+U2dybo+zIouCYR01mB+sg2r+IPFOM10w3lCR6GT4OQpUxWdcUpPuQexKZQ3
KMpjYtw2MEJVXrDc6kkU5LIT+QEMREC9WwPYdkfUB0/wmHdXClmDfmwy48C0fm0Qhu0y3aJjxISC
BjpHhqkKFBA4fEHh9kAohYH5pBIsFe7sg58LWqMUp4i0lKM1AFugqQUVUo+tzHjhCJ+mVtIFO7ns
7OQ5p7WxTinWUbjN3aXPX75dylSOwO1jNeIG9AOCq86HC1HzrXGM6VP99hn69fquxnl+3GffVZ6p
/2kaDrxxW/SsNfD/zeJm1GhPy7whUP8CSZbc57SXGtSL3Gmf2lURpI5GolD65Z52VOQRkWEu5MW2
cy6C/WmO1GDKr32oawed8SMMtTLnJZ1ssmkNrzaXFzWh7bpYEGvUULG901muj1BAd+oadcs7/nmu
MIrEUqB97GLh1nWkB2jVfAV6T+tQfZoXqy/jFT6NcwStmUGkWbU87baLYjXO7t6/3s1CwcOMbQaW
pqas50OHMm6Cnt+PdClFf4pVnWjAEkL2DQ+o/cKSkBPGpjUQV019yY9IRuBCudFCx7KNm5mXCLV6
MGW3vovz35yqLeFku2BIjMW5FpFpTtg4nY+BtKuWLNLciT3NsdJNPkOYlgZWBL30jJ8lyvBujbNR
krIxDCzwpR5R5//kiZvreYmF44yLhYSScU1Aabk6rJfeLBMPilS6dF5BGGpNy4Kbz3A97/jb1kzA
GzqF9lTxGGSjLskQyy0CgHU3J/R/olzDB6NMqCm9QptRuqXN2Tgvifi+cFsg8+kBX+IAV5NHj4kK
y78DqSQTJ7/7rZQeehbYYWFbASw38bA9z32k0DjzvucGZTvnruZq6Efk1Crn/jV/QzotuUgvb0jS
xhNAHkYHnjZgJ8ITXeEdXC1lwST47HiHEp7Jk5rOEr7Vgy273CLpIEZOOMJc4H/osFCZC7aAkzp6
h4aCop6UAF/htszVTCRftJasmE3pAOV7W4yd7XjP+y/jmSQJcH503Hs9AqLjkhbc9u8xYBudVIwL
HaK7aXtPY6PtEgZVZkrV/oWcO0P7bG3vkBlBw4E5phEDGPC/WDqQbjtdUSEsI/0Urajt6DALwmPV
0lMTr+yLVYxlgoym8Gl9faVJaLEjX25ktZkxvEQnMDQQc15gK5CYA4Ywg4xP/Y5Iwp226af8Bt1P
wDuhzmjiKMP67B7mgz6zR22J8g4+BZlRypxKTietNnMK2pfUVUnmIHv/tMIDPBxhFUSteYj43KQ4
23Yzffpb4v6SxTQQjKASOTBzfYGFxIElme7lF8Am0OjGQdpqSzrQuR7T4aTNoMuu3LCw8sXJMCOX
H5a8GyYm9L4TqWL00cMuBKvDpBd0/zTTCXjZXmrFPksZTLrhIzyJ24rsV1bqawPTyqLYv+39tv2x
n/KHhXGdG06APSRvEd8ivF0h+rJImga0Nvrw+Q+cCvWZnZXD/gTChmO1P5bZazRUbX7hzuATl0bR
UDtB6K5WNgqXLuwk7OgaQwyZz+Fd/koWrbHykutcqX/pouR0PA/Cd8iwWzv94FJfpPz8zpq9dah2
f0jhcXQrb8JwGDLX48nWnLmEaDSNqmdLDMeujRnJBZj8KZP+5GSf96zF9KQ3/9/9JL55NsxfUE21
Ds0LYe9CLBBEtw8+XNnbPT1oUxuP35WIwhe0+haLz/ZGfKnbo6b6utfjSNQKHoBLpqSAYwM3qRZS
YatjHwwyZsNvYJW7wP+tM9Ggln0vhm50MTVlyYLRPktqG4/ijoqJxvZiHE+GmJvp1j9hwA82isA+
OLP0f6EcCWdnJ0Fs46zVgfUsRcq1pvIeU4bSkMWanGM1XTkH/cdGZ7h165iahj/Kk1GiVjPVBa0n
U1x+JwOsIf+asdhYM57OA2tN//UNSiIYSRpW/DoLl63dY/oJEm2A8c0KdpZZki3OdcIbDDZWf5+d
JY0IxrbVEZbrCvooN6tyQbgqxmPxWwer4lyNbJ8JNB1geIxVzkdSv7/6WYZXwumeXoxwilM5MKQn
boVqLLuxHSom6oSuyM/sc9YmRL8/GT8ig/lj4ZL2VApUYRW3HJ20iHZf8fP8JQUWyBrrqRRkxzrl
ALJuEpS9T3ZP+TBI8FmG8C2d1ZtMRMb9+4WAHQWKau2ZsMboz2I+uz1mWZ0XSlXpx6mJVyVkzcb1
WDxsuQiyG/gb4a9aUabUKHiC+CYe0J2eNfImN91t80XnNhYIb0QFU8Ke8Vh4/ZemYyRh1x9MCqur
KvLHChfKkn9w3Z8VDpi7n3zl3HxbGf45Lu5RaksPi69X/McB8bd2/IqWziG73X9V6DZhZpDl4B68
iaMYZ0RfE8qc5gP7lI2MvYmbzBc2tHYhb7fJEX/snJF44SP79phDbDL41E+cGs1sLhvQZPYvtk56
7XN9F/OiIgW3OtBfiHOaFih+yDNJBpkObitfxVbsD+gqZxMvcPMJTLcj5lQYOzKpr4NrN5O91JR/
R/2wa22mdfL3GfLglRlloXm+Rh55KHYY+id3UULLUADA9kpbiLYL46kCBTHuR8HAZbvG7HtwkzHu
OewoTDj4Y6MElTn+rBhVLVm9xaBLUm6jF0302OQJ+Rv4tt5sIzUH/txtc5jYUfINMxnRcQchMThV
NTjR/9iTKGJTuEXIW5/j5VVBb5tLmyfMY7EbgukqsFVdVluNG10KCb+8Y7oWVmAOeoIxh0shXgyn
BxExkKuTRU7i/O8oN8YSyajyLdlf8lJj5VtBPGp/GqvIvPx+f7raRHjAvvDN6+jGLctoCvz+o1i/
vxmHeVkoM9Y0oXqxvD1aDjvg8F1qUntmZGTA3oN20uOywNgv7obFgx9WOclrnfvIm4qhIBQEev+J
nyM3DGlNGp/m9nOhPGAR87t4zRXiuwC+WxWY/U24ejRo3VyNhOXg+C8EcyRwe2FyLdkVNzsgAGZQ
XdvdKH/Pg6MFd12ndAqH8GZh0skGJjoK8CnckmNDHoCzX7T5zmK2RsqUvwYCmDtid2IUJ43593Mt
KinddoS+9iOj1UyDwNK7dhkt/cyAVadEuhlbe1HJMV1gLLd5L5scwHB+fhvE/wtg5sYaW1ZZZYQY
0i2geQpIeFsdNDhPAXB38Cg/Vgb7SPIqOGznB/bfglmfRcGnCaLrqIwYE64fhaDm4D3MwRsFo4CR
zQgJooltYoMdmEn1Xc46wLEcPMnJxe6U1eCVy0Tko+R0rlPcpvv3srrDVw1U3KozgBQW9PLFV0qQ
y1sthWYnpxKAjZ/UEmHkcSfBAuRKVzqoFkDaJAdFdS+OORqXaElo7V4iJVA8kHEOXXPUqAUNIo0g
O0oE7Q1GJx1gF79W7/CnAZZtbbmKe1KueSRXhkJMBm00ZQi/JfJ60NAXzHhdL9rFhmuRTdlAR2gi
SyORhFblVvy/PFETTHryIQfmWDOIcLxV0uPjNMxuGHNU3jDbfJt/aTpL855snf1azxY7zmLH3jG9
aRg75CtZcGv865XeD643V9hOAbvsrny1lO/2WBK5+VbSHZD+ASu3uwNO1US+DdP/wercxTgEwNjz
Od3gpzWZVsMduXHXX6CneqQKFxiif2yszSsn7ZXCe7yw4WXgfvYl350DiiYlGC7UtfVQR2bGTLTH
CT44l9neXhuNorr72cNHPVlG18WLzHbNSfjl15ydQDGBXWwXxhpPdAiuuALzoOW/D7uM+wxlZKDz
H4bqt/sLulBW9dsSR4SDRaf1z6x35QG25s9tqGKb2NETRhbCdb11lkgHPNpi0zhC8glbmrIikCXP
qGgINB0Dxz6APHr1SBpHPL2N/Hk7VDfaUhOMsIAzQKuU49lOHw3wLj5rV/b7FRc3Tg3dTfqoVIvq
DSeMiEYAPPbfkAu4L2TJRPcpMQGz0tk56+CSLc1Q7FlnLWVxE3Ul9eiMOEcD0pcWahykT4qXrFLy
56JseLRzaY4VJjTkeGv6gJJZccoh+GvxjrfSiL3JuWRWmByPwGAxslVl83gEPgj4zkeaaUbZSPWJ
qFgxZxLcyFTKGIShL4V5lA8MeVTB3BCp6Crs/VX5LNngw3h03en1J7jmO3eIoezrrlRk14NR2Cld
ZrpLaTVNGuZmeYyMXDBcJpo8C8Hv/x57iXPWDONXPhTCIN5IRcLRAjTx02XuLs4i+ebBLiZoQAq2
INIqWumOTJ2EygVYSNwrUzbaUq7TUwFIlO2I14hZVJkID1MU1MhUCj9RfLSJ30UO2lat695ccg0b
ZRrtz4qrmTQRq1Aso/hcWTI+KzFVRGAohEpEYneW1ntcJkX/RzZZi1/YXhqFq7WbvrWo2n1cYl7z
FGZG7Twys38OFbmlvK2otcX4G9/ctl51sJ6Lb11/ITKM1237B3oiCwZ13zIR7for5GvkL9FCGc0+
MTn8KQbHWfOieUSQSfN1WDXa82JPca0cT4VryYY0WNniE02ZBp6FKNQO/F49jfpBFCFYcC69Ar8W
CG9oho4x7JZS2n4h0sLicQ8lvEeDuX5PwZ+OMtmLYJB52iYsdauejtvmUsuiLTXZLjFbecIvYHqa
FmGMWKdCmubaxWUaqHvbjhqEAsRA1KqIaEqQj3xG+Ykzju+OzBT9fGIYf3+6/T46wQ20jzc3oseg
XQM41L7wcjszE+Ec/2IOXqFIoKSbkWcIzBZJVGnopUgx7aRRK382B/PRcIXUfWqplx5OhJidBIkC
Gui+Dzi41qY8Y8OfFtcJOLFKBj0OfHx140f8yUjubJfneGdm96jyArntMRQj5wJfgAZYe2uMTn5y
OV+/PjKigW87SAKPV8lLLV5UCWROrAWhR469d/QzELZJK4w7UXXufEbTjZvgbdzsblkf0VqtfJhR
1HObsop405mcqKB/m29LdXh0LNNayZWKmeJ7GH+g3Nsc4r2eiuKWlzRPDAb/fElsANF4iTZ28tZq
YccOgQUUbeQDl+omR2xKDQ1ZTuYSzevUrFIo4yOt1j0PFn05JP1gxQ9aJa13UsIuaoPjIFhRYbW+
PdoBWwhHGiSw+WwQ08tyrBoIqVpbvlGBsT53oCYoSe+6heLqlGuKvyZbtj1j0ghmF9MPTUEldTcd
h63Fetbx51Vtx4vuwpre711kbgmcNP4HFvXNOsEowwcHO9MSn84DoPvWS112Qnr5wZyAgThYYROi
+qi7ALXErVkQNRS+/VNcevwaVuqMELX2JvKp7OtSmBvHY6RIDvU62iI0sVUNTkcKXT51MY/fK+kX
u1IljZHtCLz13aW3tLDYOG7xzt98vcCeSjn7oqjjxnf+SzkibOcjLsIzSYnOEcqCiVmNLoEn8aQW
lB1lUIJ+baMZyNQUb/uKgrxVQG2QF+AsFBW/OUX72GHykdrrpsx6cx0W5wW+kvjz6/pWzsf342pz
iIS5amJMyfJ0034bWh8Y5A+86sQyjOkMQK/Oln5PKK+OfKoUqB84BOXyN1eZQDj6Yeu2LDwnS5sh
uDYVCbkcL2l6Ne+3a96nrwsRDDVzyhYDYY/HmuplfVXE9aeaY6e64YYT1nTcFEj9x6ZrxHbIuIuX
n4fBxIRv1xAlrYBTgKaf87tlXB8TsD8xokvtdCY12H6EL+VxN+ndZkLrqBxNMzQWdS8SanloAOZ0
ldekuRpCPauEDZE98287BM01XiMNoFU5ceObqR/7zLZAi3iXhIJ0ZEwfnt+1EgrMw9rPKY5yBjr9
iQrJNLENHCzIjVgOAmFw2F5CrN5N5Osray17A33L3l5GMuom4Slw1bLk10YdGbFnpLCvwB9+coBs
CCDsvh0jL/5lXWietlkg+mMV2zeJwKTL7hbU20G7QZBk9Dp8XOh7Tr0CYGH0WiYgdBkoYNgbKiwM
diBJHkOPyQ78vXMkviKOZZB5+S3NT1oVzUcYLLsv/OUDXEWHmHRm4tZcf6wEvdHsHLBKL+E3k8Fs
4IC6YdU+nu1o2cB5KNlZQSV4tZanRunUE7Sks7mYtp3V1R/QoGd9MvqCQJ0s4tJ6ka69CH4NfSxq
4eTWTu5K++lijAU3RX+VCKBRjY8K+oWdLogru8S1kf+1tfk/Tx8Ugh8K/uvC94wzn1idRUD2L25U
jV8z25wj56V1SUnnlXDz0ZBtLQwH+gK017r88sTCUeqT2K2TAjJw2LBed82QDKDt/UIQ/F5p+AKy
Z/SIIgaswWwHwUVkkNS8zVBzBjiTOHaQ+TZkt9si3I0sBmry4uqSDdH1OFTT+6iekHMpubUULmlf
sTE4g8pfwM9op4QMveT1vgb0XE1rRqZnN3fsNgYVm2509lWr1psxOL161Vv2XuTPcV0erJKBHeN3
Oh1Q1izhmOBUp5pIOIhpNA8/KYrcHNl/dZ1npoEEFsTDViRzx55jUkm2bd23rB7XahzAmMKqlg8q
yf+I0HCSHBoUtkj0NDfqFsPC752OaV7g0LRmJWoDo3ppaecRd7ou4t46wa2KuIODkQxua+TVAVhW
NZeJUWq0qvjX0yIwvxas3dmvDaH0AWl79YXtqsTDzQ7nrOC78Hm04hh4N7ZpT/OTcKbyxPmN0qsU
oiPZ65Wid2j/zkB2lGwcOVQOuLzp1DMk3QVFkmOvGVoZ/FOQBtGJcNgGov0D/mzxD7DLmVK9NcHD
dbN9EUhrbgKHroRN0GAzXp24NRYfzTYgXaSgy0WJlKlBv+Y+72XvcHoDs8kFhmCD35nftYjjCJPh
arTXPW/NPDVfGit7YlZu46ce2YmVVLW4N8vel/mfgyLvAXIrJPa6eqJcqM+rQRZciOCTzx6knBUq
eS10hoKgyNjZgcQUeH8dReTh0YvyGTwSV1VyQ8H6ghCcwYgrgOeBkAjDyS/RtuVMPeLbxc8hGKYO
MGrWoPZD50EeC/sEzicyC+wzEdFKvkSNkWmucoBzUVOJJe/9/M4tCwIVoj7UnoDfBIpD7MTtLPj7
Jqk/8AI714ZudXfmRPCC0AO6qSc3Y+ae5ezn/hTgIOVl2gZNrDm+I2THwojZko2aqYw2hVOFcypW
33h1Zzd9xruD6DDMKdUQB0CFNkPt5THoKG98si6jShMb/vRDwVshni048OWkxC6B37A0LvbkELsv
GcTQJpwzHabLhVoueGHlu5mu5DyTMkgC7dFz+7IIS9YptQRg5CVWYOYDeY/VV3EddPE0xgdZIm4B
vjhKdMXugd10dyTVYHa3qlHRAzge1HYybv2Ji8KrQfwMEOVW0Kl85vHavTEgR/ZBGat8pA7VghO4
3NOUH3PjDZyrX7Q87OOwcldNkRxnqaAIn7izi4KhR+kbHRZ0wdLzGrdgmKZcj6Rml0+iHzcfPffQ
DYVK6ubKyr1s9PxWck3F9QkYjQ018XqZpnUNnWqyRlZ76DHRDDO+rN+C/hNSAI/SwOmqXrPvifBy
ijruAILEXCiPl00SyAzmokkwjdI8iF8c2GVDDuB1zVmeQk2UcULZwJYa3O4EEcVlWAsB2N+maKoi
D5fZdYDjU1KPURfGSYwP7SgNB8U7HRxcO/NIA18jYWvZh7e7gZP3Kc10N9jTIB9QaklhAsZDEQFL
YRpYTqds5mv6i+7zCfQSiK3Qo9Q8K0OhtsrEdaD/0GGXCkhXwvqrwoUbdWCbqiiQkefmMYC3HreT
W5aynPLdr+ncgYFshdYfeeVrTfhSEGRVLco291KZCMkMqg3ZbnE3y/V7ZjcemU3TGN2M9J+Q44E7
5eeR8sYrNUQJqZaTOnuAv3HqH6oimuUACHFlyZHzDezditf5Wy6e3nVoImJWVAdxgM97ZuwHKKMM
6n6zqsxQa1aCBe47RKTckordEv6erN0TH9K7EZw9x6iHoP2dNZtEQw+CUGBLiAyYCWzwPKdUVVBv
aVyJATA2Xhl6GelPUnIrDc2BS8Q+D0+ac8EZMf2YazQUvqzN0t92Jhjy2Bn/iTAZ1Tnc4JHDu/zs
jA+5bVu/cQ3CrClh3Sr7JTjGRYP4RC672M6BbrMr9c18OMaCHd95HypPJjl5oFaN22w/QtkTwPA5
y6qwqaEZzeQF3wBzNQBDp5ATNqABeQzxMMI/joK30eKObpQ/GfPxbO/qAbzn9v6BwAnwwHuW3OYk
qas/RNIhZzdgBvmCrVbGIbu8gRqIF3R+fZo+Ckj6QqagHz1LQmpuBzmX8ThvFkf+vOWpyVYF3uYe
9f0l9eVAwig11Fv+4fxzdGbiIT9U/JhDbVXh+Gl5CG/+2pFgHOGpKF7X2HSIH1U22EP7fNxqOog/
Wc/DvfHWhoZBbyAaElWl0nClLqfHMoaFbcz6s3uojOlGEEOXamkhpZZuEzYzZqG10kflZT2Dbad4
djvoVxG7fXGyO98tK2ShX2mglCQAkuFp4asd6Q+kH6x+n/K0oiK8/y28YEXYLX/M0FCoRpkRLJOP
zjRibfxh55vsYbG0LPY6G5orYVO3BEXYrBLRoGYQAe5/Z1Pw7869pwQOEMizTK9oeT7I6pe0LVqU
bvH4kgTAkSn+lZCTo3qKFjh7b44ugHBddDQengHdX6zR36r8+B/ii/KgWRB49bJ7jLu8ah9E/6Vo
juV/7ez4DNH3zTpmJftsJSo6+LYbBk5crMjl1FZxg73OYP3W8zZKvjKC46x0tWz5Zr56cxBAnxAE
q3kGOMKooMA8nreZO6FxFMRJ2oVKCekbN7/QoBAUaYIUWq6IZYosy8FKVUQiQlYn0+H6lQM4C8hq
mX/pRrIEKexKvjm4OzIbmd993Dc8vCACBSon67//fobOJe0YS15Ng35vJPpIQAWSHE1AnW+ao2H6
jPUpR1eMNeNxvE/lit0D85HzAOskU133pg93C2P7YnnpuNzRA/o3swAsNCHZ8+kddGJHPJ3u2eGs
rFRikzGVqH2R3ybMLV74Rh3MRWRPtmD2+tFhic6oUj+ZvnEyLNXw26RtYlNxjg6kfYSDXccCpRcP
tTZJfKb9HR2KjomGRrwqLf28Y6lhFKCCPybNN0aFtOQzuFm8+2yg8fvMiajAxkR249Xallx72h8A
aQ1nKNoA5D+/B6ZFMdDWEQX0dmHCvxaSaSGehNqG7UctLD9ysxCJlihC/pCJrH3DYSmIvfIFZ3K2
niuEtrHrK/BPMh1WzSSXSSkMvuupDO8Dj8qOUSnLkGhOHfQgakVNxZ1cZaJjDg756TWJ3UF/hfRV
npstIs0VmrrOkHuSq3VEKzW5Jrq+1YeZZUqKD6d8Gy9DOJNzeax3HawbJUgLOvE7Kh5Gvh4GjA1f
rijh9SmSpDzqKZGgiI7Urcs0RnWT6Tmf2sxUZlUgDR7KhS5nqk8SgBiRHz9YaWW2B3/RAJAere4d
rSBANPCz3X1bmXefbB8VqMpeEbNquhV5ypY5UZ6p/bNVA7uD0afKOVbfsv+CH4BnWWYhaoCNd2U/
1/LNB1MwgZ7SRcotNHA8oA6IEVf7Lp99bX6uzPI/qApoAb6VrBplbBam8PWzCfdwqsxlV6617dH8
beIZ7jt706JhcgO3ZHxAJaeiO63+8NsjmNQ4Fzi+dBTqk2qSOPfapHsAPg/veSfGhyVCc9Uak3uo
vAjKoKAOXpeldpeY0BENbO5o4GwI9VEOPJhr2kgfh2H2Y/uBLS5bJYyLPGmtVzHmhoWxus5hB9qT
aJO22SiiwxTH1BibgImDpJPbLB5l18S8W8lrrnkBLn3VpcgL2+Puo73kcuTHKEelLOp1eIqTDtk3
z9oD4pn2BFdO6IeRhOnQi2t0IIb/OQZl7h3b89272khoTvLjX2FQXqKetH98erMsQ/YkfkDHORiq
Zl3unfPoVhFa2NHbuFw/qfvCX1DjR/Otc7PcVvNIledBBs82rsNrIpwZtvW9i9yVVwgEvtzwiDu3
KxwpjPE3cofdjzsbuxs2EBRsk2+merlL7Bq3ieJIpMHhN+hrPbbZtdKmIXpGMHk7gVZ9ByXKTzlB
kQ83Hg+R8D18P511bSqRyp46L+DjaR36YOPzLZbI1gteaEvc/ot/X1/yYo+Msyf3etSJYN0JtznE
I70cvpoYbu2ks4aNRT2GxwraI0xAxmlNavqfUNg9KDtSZHuUaWYV3TdwJ1RuzCuzElPAhoS7KFs1
e2JfIn9e+yJL8Y+FPbAP3O7WgDxS+hKkDI3HPBBQ4HKjRzXPEMRLTDsXuDw23wM2XrX2ACb1+7bE
o+82mdq7u6kFc12OcjJaSWh+pLGV4flL2CeFQYFUzbyPhPbkpkKTDQho/1p+OSQxcnoHUcDoOVH6
EdfsHrfV11/D+ZNPzZuA0j3AEDv+Pk4E5o1TcOL8Gp1Y02FuDdGXg/5yIabrY2dzy6dIxvwK1lb0
QQno1nZBAshTYy/VAUAGoBEsRt4huENGvwfLDHyUKpEK7YvJqURqiIstDP1f1zt3h7N1IljbOXak
i96tXgT/4tB6g/uV5UzITnNAGFGnWelMkh7Zr1n7XfMhIsb4MnDuwGDQZBByX/SOiLhrMoR8Nf9c
iT91hIHzSktVOnnYJx/+St+Eg6VPwxgjA0PPX0qboIGRLQcTtFUhPqDy7siKDFbsjccm5v1Zv3Sd
jv9YeuNt+6bEvd19W1TlbqHiUXTHJHACQL6nzx7CCKpIK+asCa4TevAX6OPCee8DVj7NV5GDNrk5
GWsuuUNBjO6PojI+6WYZxvTirjThOLyXvfRAc8+Nv38hCRpIkv5kIOqdSAvunZHrRGNBImcEJxEi
N9tF78mDdLTaGKyBc1SLT8nG5nGe3PIkqbusEXI8cQeqtH8aSA79JkCvuTTPQBO/+OC9sng2WCQL
FYJQXy0QuINDT1sPB5gQedRfO9DLRwFJyXgcIqRL/VH13dWtzF2kCDWbaQ7GHDktWcDu9glMVSoi
cWFVxkKZ2Esfxt4LmaIWUshNAap+1sA7hHdalMPOhM3v/z/av1lvw+X/aHvZN2hl1fG7Bw99IE2/
xo7yVvWSJd4DbfpH0WRnefWseL4/NWIwbSgytjGCKrlF/BXvjPwXa/vzertokEA0sXxtcyxNH26h
8/iiWLwCt2epxiJlNdHHoTU457vdoVAmM1BRrbGGrtOKAPJ3EwM7v4zKz7enO0Y8Fubf0eW+P/Sd
l6AdJc0JEP4YqJN+ABcUDEdxpz903CIzpXRIfPklKgA79MI9Mlm7rvhHtKqSGWc2sV16rYB7rNgm
qr1NG4czadgXcXckVtoe+utPAvs51gXIea/qzwS9yVaTpkmt2GExq+RPKJkygLUGVK2gHpLoUt/l
t5nbo1GDSlMJ5AB14o8O9bgHx0McmPrBUQBBMogMEnVhjaglTZztYRUEPSd2l0Vg+dEBNkNnPVtI
0Ra9TVHxQ2FX9aL5nD5GPAX8JmuJJam6QUY6vWLUj29DKXRV4+AY2JJIqzvqJ6WsDPkqn6oqV/wO
CEbEjHwNCBkKARtx9RdVJguLE6Ql3Leui3zZQWEl3F8J2o59EsERkgIbt0XtNp/u4TLfbgjtNCw8
UQflepF2olOYMN6g2s6fFta5lT6iqcXuGkmk0fH9MysPUks1hyFURszOelV3UNoE4D/vQ6zXZJrB
LGSr2d9ni1vZRPY8Q5CXfCiWrBolVXNuQMt+YqHQraXQdxdq8Xa7myNIM5b1FSJ2jtjPTAibxgYN
dQPrqOLNb90DbTuy32zjc3As2V2RGr7G2mxVTdNM014Mke6lzmdiyC6ttLITG7BHXJxLK1buMa01
2vpg0CljtZZZ89al9N4b13oqA9TE0MaarSJx/ojDamsFMlYAyvEHS77cpmqbIcEbbQqd0CjjjOMI
6mpfNvjrmIEFEeT+dSW8HUIOoiTKDlmKgYd+0YmWusAqFdDDJm7/r0fVfo9b4AiPY2ReoUifhB24
buSTB5f5eSHMC2lZPibGSUKTltXpaTDXQgge42kaAz4pwcw3IBs+CVDRmMG6Lwb3M6wRE8+8B550
kYNLwOoG8GM5t1Ix1S4qydIQjJNdB+ktIxRMdau7a7MGAQoKRiCDoBkMzxWtPe1StPyZ+gcaTfw2
frYpi5AeER8Gx+RRXCY8IppSSLe6tAubIjXH9sTsIbPrBNielhmmBBF+UNPzHsO6i2fHCxDDLj4O
G+YOrBaX//2OkZRXY3TquBBnCK2R5wck1lM2GOzXJg4us1xLHSHwY7Vh6eGsELKnu0BC2zKxxbLu
rWM8w1MePQEzsoEbh/BfgxSbxdCsSQcBYfZBTLOTPjhgykAtJc9jeMm56VLYccZjmndf/Gv6envm
I9IHYEqeHFWpnPDrD//M6ISfD1po0IRUsUl45UstxXmZMKDz5UPYaYZkBP7KN6dLxavbYbeWc1O1
m1ULWVttHobzNRBBlo9/01w7+j1q6IE+jfeiKsBNuBmcTT8cx0KgiLRoMnPgEYs69bIqWFh2GGpj
bLz4i4OUBWMj8rgGWpjgPvoXZMSMerAq1Pyfdvukp9xCsPJwSstRzENvTpkCP2sUU0XV/g6pclzh
dmRMj7/+eZsnG5xF48Kqactt1Q5TeNvk/QhIQyXrRMebp/QEiRv2gwE/nhh/Yfn0kMvNRI9Lg5IY
2Of5FipNAMO1AULhdQIy5eO7DODdFMA3eL7pY/fd7QxlCsBHHyGQ2H35QAFtk7IgJ496z7x2ZDP3
uwuri3Ht83Oq3azkgl9LhdEruM9rrmHHxp+iKVBKveWLKtSFvWTCC3bJV+B5wfMf9ABHU9Ze/Ypn
3UtcGer9mqjoo7mVJ5SIDJ5+3gThX4UDLRiVhUrKy85O0bwOKc9/NRcsbXj0ttUQV1YeBwQYGUbf
Dy+sQz3MdwvqVTovUNneM6Xg1Yy8nfBBbYn7C0WyYCoyf0DvAdfSNHmPchBot/XndS83OdrzVmIg
9RbYWfCdN4lqj65bVdnA/XLzwNtNaWsc8jEVf7sImRh7TKqXdJ9l/2wUimP7Mc6zSDxmNiFTirdY
CQpHRK2k3gLJIKlTHZ833SFe4+8oBdedmSAlPp0Sh0hG0zn0ob3U0ygwWD0eD6Ph20WF0e8Beajh
4O9PAdKIqs0/jhywK7hCFE36TwSamenGo8zW8WVryhvOIgYCoNMC1G/yCmN3lv8yjjLQBUItbsK0
gLCRWlAn9B7HLVXocKxy0v5+snjlfkpeLZhjPza4Nwkj3VAXpB8NkTutXJNRh1NCcC0LG76KBd1i
Nx0NeD4ml9xTF2aBV3CsIZdj3yRRpfpgXOHCCZH+HrTBYW1TnUAz6hfLtJ6D7NrTJqgTWRHHH7RK
QNRazszmDRgVRyG+/lbKCD7VZ4Au8KXm1K1Ob9Mde/EO+FajbPePzEwM32EgVvTvqjabPvVXE2qS
Vl3KOvjzcaLMbXxi3zF8NeBr9qZS8Irqk37wpcgGOabnU5Qfgirr3JuBhC2CcQc/I7f9b7yBaQSh
99zhoNIoDsZSpv6W1agQ0fP0wVT1sVZwv0j42aznCjz6OsoY4JKgmq+JVNTBl6A3mnUCiEj6kVdL
dzKAwJEwrk6BP5qAu4WYBjT2TfUu0ydVNH59/COCNrMKP5VWYlYJ54iF93OHCF54yqp7gPxkG/x7
aHxGYhdA/oyGDzM5F6UkC9KcGxWIe+s0L67JDKGMhznaBEmg33iz3ZY6CFmZVn1OUyTJSKai8wRn
keXN/NXYzYOyu1MBNROQBKSJQnv7axybKV3HNoKPdQIQ0LVCaOIFSbylBDk8U8ycxsTXD7Oo9YXP
rqgoARWCv2/OaVZbh7XkOQrHxpNk6BzLw/2GU7BNf+SWEXslj+OoeMyt3FOYJba1MB/4SU0Uk/57
wHgt3hUr4w/90CTtu+3DHlxBWXhcNkVHtSyJ7bHhJJeFEqVskR+9WHnImr1IK+I7CDHEIQKnT6s4
8woih42AEUVpcTgLanXaAtU4I9327D+d0jwaLsxVF1nieHZQSD/li1njZxwXD2NI7xk5ZAuUBg0z
HNUjfDGcc93/+IjhZn5CkjnFjjTY3yq8TCdQHvmWSs/2w9SI3nTC8nxOxDt+QL2nckX+dJA39uo5
M5WIo42a6lcVXpq0uX5GOl+ZwjG3vJBoyB3Ufz4hn6gOhqqhw5PrfxSybnpKb5aeWEmh9tnu+IIZ
v+o+XWvxJ9nhULdgbWjI2UEoQ4m9O9RKmHAFMucTQwpAbKYiDG860cvlzBUch1wTNvvtqWDxZ6RY
2KGI9NlXGfxbgCgvyFXLSUqGPWOx0+PfnHSrRNZ8y3p1KrpXyIucNnB56an9EoSbfjkAdcp554Ns
Xf4trGVAI560YFM6jwWo1hGUjrE3oEL4nLy7Hv1uyCd83De9Ex6r3ySu2ipCal0vOCdg1i2jhrxS
f9n+4bBdHJDEYU9+BKBiSmt6HNwF9agknLYLwxFYHkPCCePia3wA8N2SIMzA6pWOweY//TbMNDT5
ORx3DUmysR6hi9jEOR9ddu7Sb8Hl6DGY329phIiQ49LD76ecYB44IUJMlYDGRzkB/TshKpj953AR
rMvTPN6kBH1Ge9sj6wZxQllyaW3g4Tx166qse9VLVcDsyQp03hiqmmh0us3bR8w5d9RprVnWwu3s
VFsnxZB0LWkCRDzD94JG2NgGRrBdBS/XIBIRY06gKM31g1upAUSwIga8UOLViCPaZrNhg8hr46a0
kHc/ChFiqDogeQ44veyoBkCMmSTWYvaD0NVGcwyosbxONiEH03wWadqMeL4yCWT/onCtgUFkbW5D
94LCGlKvMFfmaIXiwfhhHTKkbSTrMK5ASHO3rsF/M/W/bix0YRi3DutCdR+xmIuB92md3I24bgEL
9L1Dudicq34sSxYWiHCaDHSXWsLWnC2awppuRLGcb7SgaTSdtKM1oroAioKAdkeBl8wa+2oxXOYo
tOLMQPdu38MU9PpqIKU7qW9BHd1wG0AZg8zsl54w0iRmwEQN7MXjNtMowi/3/RYkdm1GRWlcl5P1
7sXVAWJalXCmNTC/zRCajsDJC8jF1xes3kWJcKuRzsFSM4lk4Kk9tgZRtS9OzQwVIEI2nZLsktTc
lh2+Vw6fmeZV+Ja4TgmcH1t0ohCsPzDbkwa3NozpfPhOmZVWF7e/qu6+YkPN340/UXQ5s0TTAzqV
EcjKcT8LGbzIRSvG7BPxQ02xQN6F7ItyrWyCivpOQpn9dg9x6iaYMhCcbypS/8Qr7QCGG7dDB7u1
2MWRw2CGYLSBKTWCn+ChQDFfNY06DoB2evHO6B9mx6/Pdk1uUSL5aKf0fnvkHAQhtV5PW5IYtSXZ
/dWtf8He6D27+M++4FEoAYLP5V1lvH+hoDo1rHBNawquu6cEmjOmNWAh0GLJ9jC7NZdIkAqcYu2b
fzs1vodlZNXZYmm/jmA6yaLLPffsBq0R8mJL9lgNgamMUfT/ojq+Y5elht6C2vq2UeIyYeNz+IzW
RGLynzeakcu6Vj8QEwSzRBGdUAZdPeki4K0yNkJdWdje5Z+nk7LvKQkwquEZ3NXfe4HjUpMbjZc3
TC91UW1m/SyUkI7NnR5B51Bjo55bhZepQdzcodSbjfZiWYKS5bCqD6/dQBeFVm/t7rjxtiSAJToP
2kNuZFhEyk1FSFElmFHDkSwMxouUxnh8uGKLom9+xTgMWOpSBZqFVrrZlHjYXVif4GLEHtSu/QNl
JWBqwjl4kD59TWj5WoUSHvRvJIsDPSLe+eAm7dWIdVz5gNyh7XIoxSmorNMwJYNLcG2VRqofAHM+
Ny/iAOQlqkfJcDs4t7htkGO72a3BqHEaimM39vdrLac3DqQ5+ruVAqKASvYgHZcrE/pw6rb2pRff
zG0Nzts5wwkz8H1Qz+I2FrX8zumA2q6j3bhqj8r+RA9e5wDMyq6oQvCrMtiDGYnXQ4+vGjrxfuMz
9JtSXh42nEu1RaHJfAajDOty9AakHCQXtykML16RG+xMom5QnzAJNDCIDBfO5qP7R4uH8SjJIPBy
INeub+5JVLt7dJ6ThG/6mf1QXPkw5Aoz8i9sIT+PwRslbvXK32oSKxVrSVB4W9QBjoE8s5ZqhzcV
9IvT9O9/EWCRpEXc2kPrGneKpk4sPYj2YsocMIPpyFfywIjsvMVuLVnP8jrAF4c5gA36n6RBUq2I
k++ByG09BPpt0iVZymmDiWe58HwGRflfTwZwslqX2kEdDd3VeuoAYrYZVQ3pdkSsdehLzinzEmGK
6zw4LssUKBaVZhQkTWdiJGjQTs5Mp0nEBWoiwBq9u2Cxz9GFw2jaDqvD3QajJGjdokh/5kq6ihDQ
xbF+/LPZfWjns3io4TRP22WMK1wRlIz16gkmpf8fd9R9BfpLIVTuFrNc0FaMNTGP8lclGxxyLxbD
4sIixt+g85vPnF4UNaSLtrdbHriNHfh1Z+v00bFqamDkrjp/1kfCS5yvd5Rh0lf9Jq7tBxqoS7/i
jOHJXVd3rMDMIFaUfvKMM6kGEBu5YSHibwCCwz93OR3fDJQCH6nYLYJWLKgnKD7iE58OZq+f7RyB
TerrU/R7b8iV61NROzREVGF+tGH9WxLRfaD6SJNmb45tx6IiARdkTCnTouSk2VhjhRfyfopIT1rY
CM8y6PzBOSRXvU6mYudtUst1ve9V8pQk7wUHFgV+w3TguXYs2CqLSckrVtMpvJClV8SAFS+Q8OOW
DT55v8a6QxIWOg7PoY4R2LDDVcBSo+ppwvwo6Lk3EY7rLkViwL1hPbbdPwXuIHtwuVUayzKWvagR
Tn9Fc6oJYoAt2JFoY2Vym5621+QVyGAeY0BAgZTiqHS8VzbnrwFoSK0mvLUTQIz9bfzBLLEH84C+
xR3ejfSqGjl6Z28WkkjLxkLRHkIUSgSYNduDAbS5Sq5SciT7zpHAj0br7u9R5lDt1SxYnZtQHL1c
SuycHZ209fVvnt0sj2vvSL15ZE2WwoPbZ0+VoJlQvX6VuoVItgNknrkVk3ZGzCJMuUqLVeX0xP9F
BNab2rsDlFNwDQeqSAFPhQpY2sghzbCSW8ZSSXCGS8xrK+fzcy2qeW7wPGRAqJ4xgpbY9+JHfBzO
XoKnp3Obp8yQ2IdqFAAYZiQMtOR1bG0sFdLES7JirlhkjM2k9usECrZBKO7zQmTHcQZ4tHjbVwAU
vOUXo3TRnveMDIGk1Rw23dTtNvWCCtWGfUOBsL0IMIN67AApOPXwDr9ShRBcyq7wxY1Kv5dwnJPk
1NI1t2XvGWXJ1DlcGpZcBhx//lIvZ7f3aq5PGhJPzsawmBQuXGzjQZHQ7rm1Zm9OR+TxDcoxL3ER
ahQ0sVL/kzsj+OH1JWjxQsDX/TZAclCYCt/oFM6l/lc9Uh38kmp+rUzXUP8Q65PT6s3xHu9RplZC
QPR5duTyl0wrBbVJqX61BYTl/ma9RTJwvxLp3dDCtJRqPb5uEJzb+6y281XisxuEFydk4D4m7nvc
wgrrng75dofRg5/97lVr9muL4LqtsilGJ/il7cA0/Fgxd6SgXAARD+dy1HzYMPb30WNts9cELcfy
8oadavaBfk83LpEhYWLpGR8MxPzyNtNulIaT3EBs8tjxd+TzCfqNFOhOE2Ve/ZUg7AhjZfwDZ3oM
zX9ZkxfNQioWs6janF6TN1CnjRSyc558jlBV1xdKvxHZCtrgIBIJrxdqIQFZvMvsMmxP1jwG83Hd
xisRlzHa6XQV6FxY+IhFRde4Iv/LSN6Gk4yHlbWD0lNsNR0Sd2U/D9MdPLUxgrrWv3TQXxE1w1TX
Exxjw0cGD/nsRHXd86FNLD2f5G+RwF0hACzIGlMSD75sZBReFJRbFjpJyCDCjgtvXL5WqU3ccxqs
azPkwqSNrUxvdYlzIqBqwB5HGvTrsCepn3e/jO1lg9Xh9KOomfvK/YhoCwHP1+YqVBYjtXFpfWyQ
9Dq6hiEwJEpgAKbZG48e2bcUgsJON1G4vQLvSZVicRnVpxfC7ztwoc18sRACKouiEYYKZB98XgZU
JLm9us9PqitaJ7BqUTyf5o1PKJmx8kt33/TfTKg3yl//2O0eKEMbWKAbP3l0kJ9cMtW4B7YRwGU0
+vu1JEzoD838ykF6nxSpomuRbwFS5zYlzaCXWWHf5BqXsArX9C59PHH4ohc+eXz3rVS728LPZFFv
Ah7TfKbEBpBq41HdmUjHMzORWDnxgGpU+C0fb7VYQPXMVOww9DSB3O3Gc5iLQdsf0/W3UWVY++SR
fOB2/fSyxPtqBZPlKWFAKQa2XbmHIBkY0f/kOjtMoo/Ktev3arG4UJf8ZYRF4yEehtD+ovJJJLX+
vmJENRGXHkZPzAcrh7kzlecavWMLlh5aQtrru9zzyEg1685RdvsneHGtwNlbjJz07wA7mqsBNKM1
IOS6uEBfEuYFFbteO1eHctNfVz4wclYw73W7iBiMWKQM9ZtWqEOh1WSRYdo891ie1fDNR0WtP8kr
N6ooJylgEyIRJkBdM7rQ/IBgYzzzday4TYnVp0F4zGAVQPrZm/kCoJwumWaX2jDrj0tlzssfQb2W
EYYBdCn02UGv1gZdMAzLDtyMQyxIsxgZd7ZSzNphW4NduSLGyrabKd2fMJR0J/ApGrVh28mwLghI
4WfKxEG7b87xXTYzZTuDi4l+j6Xiz+pY2c3bamRSLmHfgMGXOwck1Wsg9YtnCCgWSjCBL7slud8O
uuFw7wYbbHzNXpuFpSaR6FW/30r+BVPfKUGg8GQ/0z2mYPGlvzG+M0GtXiN864Nzor2Guoy5Yv3B
w7BRSHzYnhDIoZQC3/c9yjcRlxcog7eRxobk7wUEL2W/5T/jw5re6Z3YRKuFnOR4DzqJ4Fg5pEO+
aXacXywhdhmrAg1yVAjCCalWgjNXxNr+0XZsUOqwrdES3wnOI3S9ezmz68UKJMP4/aFIwagB5tuS
wsi/LcsQcrywowez5uc4RSif0NpF5z5W8VjEqd+W2WjKyCshKTkVlJI3CvPet3AWUBpcCMpS5B23
Ivvgip4PtFLtKHdsPIJb/3AbELRKBhI17SUDpTUsRyCWnhMg3O3YqSpJwgbaDpLfl5aRnAOFagKJ
xKHfP+TMzUUgA12jbGFhYHZhrfUyG+LJ8wmYzxvrHx1Kwl0LBDwO6w+qTKHZAmn8mipOjkqsoiZB
UYQD1NGFDzcWv5NFtz77b9OweLa+tHMvRNlCE8ntKW7vDgIIdQBP2PnP+O7PO45Dn3dGC/xLtkjY
qulBW+wTVNsqz3RrkD0q6OiyHXgRNUkAc7mSDlUwE1d+1rTNRut4CYBVrCKsmeTAFsc9i7yE+i3q
ISkUaDecPII2x1psE0gyBiauXeZWuughZfB5CGlsRBSD8w90cEuVIWaWKwmqP9Jc2Sc8b9pMH/tS
6LVjWFLlxaSqjbbjN23VT+XDjBYK1wNujAFPiNs4Dv6q8YGTAgsoaDLUSHs3Yy93ATQcH7GVUGUv
98pcFAaTPdX5/gJ3bbBXV0aeUynSg1Norc+dULgYKAadiW5K21ZQpPtBQtSMYy04wh/Ldmcy4Rj4
RWEAAm6dXasECptCT54CTbgSpSlm10Ka9uK5xBP4dKdj3m57WCFpzX84UiTXKEowJay4XT1B1YQo
lohoAHAqjTCRi9ozfJbFYydZ/fwlKPVTDfOutwimzrtnM+HLtXoQM5+TkS04V1h9i0i/ZacnKbzg
77oo/ztXqcAvaLbCanqk+1kUj9ogLGEpi5L4zKqOzm/OkaE6H9az4bdypOtYH6L4kipvRz1qHFym
uWd+AyD8Ud+QMIncpV6hO7VYMDkxZfYh80sT44ktv5Cdcn1trIizyV/dJpGSKoNQol3ggUP2bp3E
cDMc8ZHgSJLTJJG8Ug43KNTONdTJ3ntjqYGyLkiDGuFEaZ3aqURaJ5+GbqOY6k5SrA9Md851BzYB
hI+s1xuX9mo4YnrDtYi9rKywMhMA5Klc17bmTMFPGyTrsHnMtSopKwLYrUwg/ZAmQ4H6wlpc+hhx
PmJjxTEbtGZ4VbpBNpsyDC8FZeNUUnm6aKLgOFtqpNxLJSiocCeEhH5leYKau8TPBny84zeD62ja
XC2lcm6jKTd5dV2p91PFmjHrAO1kWp4Nv9IfvxM5PcRu5ZlpWh7pcvdhP9ZvEOXO/TMOZXBISKYq
Kq8sllVa1IKPOUlX3F/pNJI1//tYEdeLwQyGTaHquHLO8HZ9NI5CG/Uyg02w+ih0UQLdsuTzM3B3
H7Rm0RmkfE+B6iGl+3xVNrBMsxzIDDeWuj7kQBrhseFh6hLJMH9mAnczE76tVv/UPC/6GKBaqIFU
8axVF8D5lha37i9l1J97jDKwYbkfhJw6MoWW/keRXulWzwwNthdRnzxu2i/g2jE5dSCJkacqBG3m
5BEOE/o4JJgrSvA3oztsK112DMA4qEkU269I1SvOtUnkl34w3i9hpL41OZp2Hj7+FW88mbX5x+B9
M4MV5qVJGOrreNXEkhzuyxmA+cf16ULMyQA+Afbf7J1aD8ur/ZsKKxhGgIr1oCtX5t6SMtAS+vh0
7pcOskTMOJgFr0z7Y5HhEvydmPgXpPF4DGJXD0Xi+e1uriEnX7xzdYXIrAaY5n6CjD2vIjb7b+cP
KUQJ2FuCw/nBSVzhSsJzIRrM0IlT7Hysg3xM3jQZSplwXwL9GZd4QzfVpUWNebzUe8sRv7CELAbN
hPuLUxIfpypR/12cy/gXXUQE+0NxZhb7khzLjVdgmBks4ZTOS1dP2GUiD1ZrXeNovZzGklEUT2xG
8A3kaHoYqmFIGLeLFAsv7flXUQdC5B2xXq0t6KDcJ2rssHPoy+ENVPAIBJ9juRqV/6XP6XNc91Iz
OJpdKKiNAuzLdgIwHcOqPj5T9R0VSotYO9PsSVDmUKyQ7ETWwjBQZFmXTidtlUxno7fzPaGX9SDu
+WnKGkbaYA48p9ehbEM/a4rIPUjIdCICut7leTmuivojmW65bYkaJ7dutlAo9S5PfZKNuxFER6Bv
OelWPsG70u92Z5rVEz8pfnPww6/1T7klrt5O0ecijKx4bvgGKV0EDVctyux6N8Yv1bV686eZCeZb
HxVTteMs19/cvKlrXn+MDpkkKoPXRxT5K9JeIDiqjxpe1cpZoqJCO4W5ryk/LFFlzfKJ8UCTTtLr
46aJiraBkTyjM5IdqJ6OCo1lyg6PcBf1uC1jrdepcTkFhGvP5r/Su+exIGTF/nNae2Z7xrmpink3
wZesrmvE+2kBYMIk32tEtvf9wUBq89UsF+tEOlfkAp0iMpoZJ5NiubWKPu7/lojZRl/gJiQEnXv4
uln0PBnQKZEJZrByam4qoX+BEG79BJeuZoKLPkE//Yxs2nFC7VZ5nVjKO0R/f7zRjHhppfcBBvt2
x85elYDH48C97K+PHdx2f+UzHaGUMAyV5pHx1nymXTDGkO7Jzd2NirhYMP2ivJXxlHgepW2aTAcK
gQ8decBIncQdVxW6eb/cIkHIDkgiB57lHOoc3ylG3Iydv6LUNlLWcUw5/pO54XNEyjuhH5VG/rUC
oVxa7i18urYSFM3YKhIE4fQGRhG7mzBuiARJTtwhYgOCaDaq+6Ohuyl8e57V3vX2oZLhRDObsgr+
SVgtdqvsjUCX+KTmPwPEPWGqrpARW/dvQa6FXvo9nBKi2j29Rf/5oXUhjrVW2vTBbq1hjytuJUUF
qY/a/UCxDEVCAnhk9aqhv9g/pCqGki5modYtT2WL4D0kpF6zbqAKlUR20bKW1W431hGjVLtVA22o
phnmGWros+dVMy1kgBUYCn1QCie0IKjolR7wZ3sIfjQvpJHbBJ97eCI84yUH3Ok7/BqHfY042QtE
cbEB1YeaTcwVa43FWrNtrvqx40dRXrAcDf//CvHuUnSNT5lt2WADENlKXPOo0Z1q+BlWe5p2Vmqd
ImEbJWA8OLEKV1Ip+/hZn1oaHr8xR2UIkIZDhXEzAZuBjq8Spdh4hbywqHhSSuNPxk/6sVxIQD7V
stGAg3KWgUVVQx4cZWpvFTnU1tfHwfv30JeRIDeG4KBNcwMwvPobpsA+Jdet1HPZBbUZ/qd5OwSq
I/L+LSo4TVH6HQ72WzdICX4EebDtnBfnN0W4L0U+CJGvS51RJrlf6G9EdxpANL34JyqJJ+Cg+WIP
CFfyfRoCWWnO8ME1sxHaoxjZ8/QiWqewN25w7f5E9EolemogNMACzbg8ankyFRprCVKzDFFZNiBH
V9RHNOPHVzLfyLXEeOTbwh2I3FjBwgvoeOtQfM3t1AJzLtlJ6olWWltwHN3YuL5MwdLYukP4gd1c
PRUsPKbA9iHwQ0oJFrxfMT5kWWC+w2kQkZ5gmxfUgD0DcGMnODGfeltHBy1OiZS1DobFWgwpnh6v
seRcg+3TVT9pGBvYdoOYIu1yzn92mKndF/ei9J41ETelTKEjse8ZY1Qgr6GyNy6Nehb0ulWGYtJI
VJSuEJWoVXYdkPaO0phFIgwBSaEDJ2lTbTWc6ifSN7icMz3j3HAT2/pXMJRIuVnWb8YzrA891cZ2
69rLTcLftJouSQkQJuNgfAjFDVTVM5zvqPdfxIZWgbNQ4N3quqmd2jlAmgKqBY7Zx98PhZxBYclC
RI4JsjOSNDY9TtzidJzvzNXt+563LrAHCeWth2wBna2ELQtrkMrCPTdvB0Nl66RwFyrtT74NeRL1
e0cN9TBAqIr8sWtZqJ/W4q47fitl02RftApftmTOEYhnsgPEjtFPNNxlCnBCAwNvkRtA3Il8l5KB
qVRDENZhbbnyTpHPy5nWfafbsbKmuSw4MVX4X4E1DCdz+pyFpn9MDRCPqL9Whj/HOQldx8hMOWBn
3OBQrcPfRGXLzUAZ+qKxKDgWqD0IhkmluqTyAyhtAqPamD7TkIh3kT55cCOh7upWHJ8eHD+LHISi
ZuLpcLUln+MYhrBK5oDXqk9GG0sE3wDkmVlsDIWtIFs1WC0ouysINHX03AxfKqNr9FDt+BmdntPE
0Vff4AA+aA7hFGi2w96gT3ypiU3/wZge4TxBderCaWzK7X1n5OeBxVlFcE6yXf2haawRytyHyV2m
MN9pXePYbtIIymRG6fZ3NSw3qCfseHdUK62aBdxuevZFk8SlH/vMaEgdtvelomyWRdPa18w5OxGY
Rs9EBYakFVBeJgnmfkVWVa65rTrMwqv+zbKxy/Scsr81bjM/IQnxtssl9zQ2ASnkVnyt669qtHXT
j/vVYwmV/31niUtomInGqGwPFV1Q5zO/YzR/I9p8n1pxR3/uktaM2MqC2FMIMldjqGa//yV4T5GJ
1eiJXoHoOCUwMrUfwMOdBfhfGnehrtXOaGF8Y2pATA9PRukzt1FNO4gRPGG7GaleQsJquwH/Gg5Q
YqPMTJg0uiaC0FIBIeul2q7sOrsDvOgE8GnljEyQMnzUufoK1X8rWbCESYc4PsMGi/itI6qfgLP2
o94MAeB00MEPnyxQtle3T73nef6JRE0AY3+QSJEAV+0LKk8Jkli+n7K3+cvSYAoNr3wEvPeEsPOl
iy0JFVA6twiHtsHcMEOjPs625jyZRH0Vp1RlxwkcpiMcnfesSA0DwpTMXq6u1UrrVOB/N4TwpoA9
Dv5veWo42+VpdTLWhzUsXF8F83C5Mpqe8u73Tqf4aMoa9PGsnMtOU6jYeFVHzSg6NBRb6Y8lhycP
Z64Sj6YUNGwuj/czieO6hp4gvQjGCSy7cNORwTKi4r4t8q22G+aUGSJVS7GGhnTwPV1XngMJktYT
4hVyW05f9A7PIql7IanbDEQUmbrgkl3y/C+b7+23lFHJg6D7Xw5SfM/FrmaBwus9R19T4mzezho8
W37qfnzTFBLg3Ysf8LmHbjMJgrYdQONHvCoxtRxHtxQcD+AuR5JE4vMsTIVGzLjN2DhHzYAvsGGX
taejHbzVoMj8Icw0cX2r/GpXpUGWRcqsRxGN1BNPWD0GPqlNhccMrbd9fWlJAra8hk4J5JubWFBi
k6B63bmE717j8bhgO1uRNlwWcKyuBN5XZAN3bT3VHr3/QKHFNRUtvtp3swPTEQN0i+2Q6q+lwGX4
fiM9vN8+e06smwrWthcfnOzXcRiV7IcKJ2zRFnhhcgTJ2MLm2UfJk4YzOOB7WGfVruIia1sK+aM1
Q67XNP8TdS6s7T3wgxbvGuOQ8qifIbrSXb2BXlpO+S7PMcur/vEynH5K930fshdZIry3V+Ko0UWy
W+JYqRUJbg7AYl4ktwwxL//P4vDkEXcuVyZysDQ69mmS0FNNQLQKVUsjutTotKlzIxNL2PiXRf9z
7+Glm6mcn4sa4sDduFFY1U9AncPrjjbzO7SlNwdo8GtqQgkHAcYkWpu+YZBgENC+r4uYN+55RjJS
Jsx2Jo+l6wcF9rosIM8ARJOzNvz3muEA0D/6Acpg/+x7dYSK+11fkpyR9mMzvzJS7jTPUXSioviE
IFESy03/0esvbGN/sGLJBeZO7hkb5whUYgik324xEI428VvCmyXURqiZmUfO09/oZi+6p1fX2qpL
v69/dHG6/W3i4GLyv+KcTc89Te5bSMmtCxW0MMvYC9KAZF/6n0KA65ZmiixtmOQ5zFV2VhRRzo/b
1rQr+9C8yWL3uNB8u9CC7+lGcgwDAsgNWLTRl3vuHf5LjpucXcRTPlN16j1EvnJ8jyBkG1nmNWMp
F3Ykt7WBtTDig29yHPtuPDOcR0DHkp5xlhMfEKfYAzTyWl9eKGPkypY0tzwbJgKVLRU1rFUm0N3+
bHPprf5gqvv5jyOvhefdv3DQ+YVXQOvENpLJvKDF+hEvIHTz5qXtWROMvbmHV4QQSzSQy9joceVK
My6HQxI8K21azaHDrOfLg5suZbLu59qsMyOQzR5nih0DVJ58ObU4fvQDRkAdaR237JL8UxEW7XgB
Kx6laTeAJh7O55/oUB4RXfYEoyFTEBsxzeMBK96Zu7AEuzul4Pwn6fvs+0W+0kOkhbBliUT4u6Tg
6XskLm2YR1tTBvBuDOXaLERTurtLzeHnjHg/+VvHoZhF/srk3aLsYTnfd7UbRVo35ZN6lrGuX764
6PDMtnF4jYNOX0BQweTEqCVK4rUKetLcBsj+l4d/50GObVO1K57dwLUHIvSYrWwo7B1UymdeLf3E
KT1DyPFzrQJEfif3FqapgtYmkiActVsFvK4ZNAYT52oH+CXD1gGrQMunj4hkbey6EVPcwKlm0w9s
/rn+IlbOBTEeNbzPBw8dDcWN7QYYJc4ZBxBTLf2YJjyR9vLLjAj+PWAZg4Ah9IjuilZaPUuDFtcJ
EbWY6j2ivwJcDVdDb50Vv4V+wEoMBf1xyImpCl3LLVGTK255PNLFRbH/hKqHxj8WJZWf1xmXS70v
XyZm+AdPHYNbMn6wyPl/HCxuTgD6gt45focs8a4HFgH2C0gUWmIAXHsmODBwl8hAryapfZrAIgBT
S4easZqwbQY9cqyGO287dYiFpy5BrCB4Edt8Q7WJtct9CXIAw0qMcaUALP/yZ45gjjLaCmHMx8hI
zHpdPW7RF6cfdZLSOYOEvLetqZgAsz3MIX8ukcHg1R03ydWb6vU9YVtGa7lp4JNVH9ZAlG4wfmn6
VqhdrSHA2T6FzUuBFJBZwttJMfnTVwfMVKDevXZrBrgeyoyutmuEYHSgeyV0NoN0dqwxqafHCICO
qxMzlF+14HOZ1hEVi0/4tL1GzcJFHTaszxwSMLLKP6DQAAo6nQM3C1/yvPkL51Fo5HUmuMOe2MuY
Kdz2ufnjcXyOnLACZJfX6eyrx2+MLBn8Vhc+7Xq7QwOuQAklzEswvFO6VI/ywDCWYuVG1H2K6w5k
32d8AAhNAebxnVuZ6DyQBqaPcS37sCnFXm2VPw9kAtdW3dtMfYZ2NePOJ5SFPLIchEq+XaouDWhA
6EnY7QZk7JHvitgV4qGjzEhCr/2UXZK7VcsG8sx66qQbTjGdT4siiI4EOUbFZa+oAM1lQcKx5ang
MrI4hjdkeiH2hVeQiVkkw0IWxH3Knq9GCXvQxOtjLRP0jRbpNAhMalHSZHz4PQImCFAEzQnNEU7k
h6XIUnACQsgaU+cSVBhOwpu6Tn9yyAJVQTRIv7Hs8Taq0Ornt1LV2eLb1YyTCJcG6KnvI94JzZtI
RfDF7qBcdMLTJj95cIUcgZMrMO3YO4VxYo2w+xH0190Bdr+GWfxC+0kz7r8hXciuFOn0wsx9fX6e
ZPUxM47jr/hdgkxULJBa314wigjBO727n7ZgNjeFvKly8hDMkfZFWaM38RQV224X4xHt3/AmtVua
fNrmHT3sITo/3XHqOax3tp74dY7llK3zfNKMfZ3lNCFPoLjvuRBZ80nHht4VI8UNSqb5MckxZYSx
tndBw9WGUcM3c7/K8XhGqfKBPxkeTQtb+9N0HZvXoIe4d0DuKsQUOj6ysEDXZOW2zhjvvjm5EwzM
olNV3UCE4x4iEKF+e6TJG8dKof9HNPNzXhH/UbgCQF+WOYvqXtcB8+JLrM0nmo7baDdDxbe1A8au
J8SjydQgX0YUISUsdg/JYv+s3aeXfx9b/DteG60/fnDSiT2hcdDg2kUa8qG+pPbKcdeDxXdiuFeC
3XBSrfgDiDjnbCs53ccdGbzO+uqZ+UPIiaoZr7jnUzEOj84g9WgYejm0mADLfZk1fCwbaEuo3w2A
7+ot6rlR7enzbhDcbXH/3O3BywoLdRfkLjZRjlLc8/ZnFVHcUr44Guin0IEGY+duwSOOc3Y1KECN
f9c5s5b7OtscQtIFhL/OhrK/pFyq+71mYbosfMqpzwJume8hrHT8JvIGM1kqALoSPmNzpTueyfAp
+NRsP7xwjP+bAW7QPhHNMfysbahD6WWKFBU1uKuaWgshUaFhtnMg3mwPS/RxW59iW5bwB6gbkuwy
8cCyzBqiNbkySAhWaXjmq+xiY6fdH7EPI+aku6fD1OzupQ0KNDAzLr2iVKBtqUahRvwcOHX2TrGU
XELf428MpLG7YeFGTFkYUGcjRkNLmq1zpHeA91aJJHx05XzCsSvUbxAiu8lwLdFnTnttw39PQjCm
DA37IO6HtgbzfbXPZMfrhk8Zt/Qu3vno4Su/uNAng+kephqVkRywuIk1GKezX5p/q0Nd3OPlfrAc
NUBTLmjGCMsAzd3A+cj4Z46NdQ4PZcNmBbb8aKPIab3cducfyVCQIRr/jM1kCwkJsLigzgb85Ygy
Un6+K/BJoZ6BNIbTCRGx33D0a/pwOqRG3WqqkVehv26wPImc2whatmC/bV7gP5ndptBR2uwD1q1L
Z5dmjtI5zReIHjUkZuwZ3/lKXMWBdY+tUbx1IbiLpATiylq2Ojq04v5XCCP9nM7utGhTmHKGgiJg
T7sdVEuQOtd99nTb10ORM0tvYpeO/k0mxrK2ggU6ZrFGEUqJYAzYqOGHaNFEnLtsUd8HTpwGluvG
XOU4iSZ3nj2dz0erlvJxuY6YLA+1yYHeiRwuncDG5tCSWkDczeiFd7fdWkyG2s0z+t3eLrbpUtip
i3XLZ5pMbJL2yXRIYmMAVQB37oS83faQWE+7F1maZBJDeCYhSAfPwzxgyRP6n+t7LK2bZXCfOZ8C
bSNoOaoLzn/cyV9TQm0jZ4LdoYVXAaALuip9Im05YwDnwKAYg9GB4F33QtAOd1qPuBl1hClRBfKq
lggwqACJTbeKJUbl0aGhNj3hRFyEhPpNwKHMnm5cHPONVAUOWOkx+4SnAEfRro9XXfpFYRbU0x0T
A6o2BVGeGlLtiyqypVsC0WeGWaKhRDE2k1J76S2nxtPrT/Eubh4qRN7J1CWp1iBrycbc2Eb/TmlL
GMBDEWCwXG215ilA7cEaEjT6N292ASQGb+iSOMnchiVgqvGIER91Q73gPefZXaKofL0aeyfecR2i
JashYvJK5tiNnkY462xQQYiysvUFEXwipKY1G4xTIHqHdpEh5K7gWr1WBNzvA5d7FF63AX2+rqvS
GJPWb+xAs+jvVVfqb8M35VK0LIQsD4FmQ08KNWrYnIsQduLXCicbBY6HL5ON7HI4eCTZh/Z4FiSy
ZajUurUBNgpKeVrMsLO+yBo4ZUHXoXD1wu21TdsZzz+XPh1LMWuDFyR686d9yDL7lhTmeHn1OJq4
T2AHoWKbm7t1WJ5bIM7YpmWHYyC3iCt2onA895Y0TViImpCEuWuo2wzdroRAZTpjw25I08KYB38l
Zy9lC/wPHX1m0dTHk6BcOz+RpNtf/Pu81p6OZuMLZcDh+WwdKglCFTfIqpg8+Mvpa8OMj+UXBKEK
Aab1HDBNzwyXl6tjLcsvOzgRvCtzFnTXRKU0+slSCApNS/qVuebo3lI9IQg/f4pZy2wujPi2hhm1
L350ml2LQkmFGHhQANiUdleB/KQmuZar8cw5ZS8m3zDb5ZJD1SyC0dILdelMlBX3ncSYjzFWjn/0
QXNDC+cvzjdio0s/5r6ws/TSc0GPGo0E24UblLtB2YZVOWLvzz5XPigapyWL+n6FV4fwD37GG6fl
kNUoqGe7cE45g46xpyISAqvQcB0/AAcbkjkRM7DVLpXOweT5Ej3Nzx2sN+tQQqeRiPA/UJnUBnJt
VCOgeVgcP+acNi3ujDorbvXjZBSsYKX/vDc0L5rzFk4ajkgxFBGUuPVBXvSmRJCXivdi6C97OyKV
KViHZOXSudZhF/0k9lCo5bvx6mJZsO7pwTslzoqR4Bp2CyK/Y81yL714o6V94Hlt1becd/WwoDGg
X6TLH45ny0tLT2U5SUxc5cex7aywlU5vmXSvVGt80fsgoQFVoQPCKa89mz6f35iaONf22uzenyj5
l5CxWSwOy/PKlnE0O/GZWtzcEmBXkclC3XEgpIqlOpjD9/4Isn2Nay16ieg0ZJUkt1zZVgbHwAiY
q16r3oHio0gSTphHziOjUNN0NO2Jb/fDoHJpFLM7Vw6edslQm3rpOwkqBSAUkTBe5H83sNXyl3i2
0jl0/wRDQq69x23I0zmgT5Ff06IAeeB3jigxDpx08/MTbW8aXtmY+DcHXoCNi5niFY7YBm8o6hro
0dOq65HC7mfGRmURuCcvCezsZKmRdq40jx5+O+8wmvDMpHEn8XwifZStHNGaUoB4J+v6rgDuIYL0
fDL+E/Hd9Div+CCrCM8LWA+Hni5axQ+6mkmAb6q5eaDujPY0UF0SfkrpV0+BPZ2Hnzzz2aQAX8Qf
vvrEA2ItBgKJ3InuLE6W6utBdnv7J8t0xH86yenEk9w1yWWclrACNemCzvL+K0ApBURhzKzi0bT3
5c2Ly2caSeRQeHQFP6I+xmXzk/aV4gipss2e7r4KdnRNGx7zqIv7uetfxaeQZ87YzDPI9FtTgKUG
mDNfe3qmFu3L1/hagc55ZXJ7iqR5S59rlwJBEeZi/luzY3Sa7LsqtRMgnokUEmWglyh9qHn/TcvL
VDHf58jKPW8wa+lvIaGjvATHQ7/BfREfuDzufqImIgMIeYdkxbbSNp2qzB6xL22v6fyG54BEeRHR
JS/w827ISciTx/HPHfzRyVb8EAEbsEHHQijWNu7ZzPuQB5/P/6PEJ2tiiv6QNeUdpMG4Kw+J3m07
qaYB0lhzsQsw7fzj3bIr0XDYjKiz2pFgSKJFAaaDtkyCOgrOKC4haUSJCytOltoROSpSnUhRhDcH
iTR28cTuP3BPf26qjJO4O+EUZqIanf5lIfzVCTHecE+y2a5AZgt0hbtT571CHVNMX19iY9n+RQ8z
q8rPOVzPRebtHOnhkhqNxPGqUZQiKqiKBgg7p2rh3cYcf5sejBIvEHBmk6Sz62BPLFQn8nCQ57sl
ktukEsf04Vpu612rA/ggQYujYtP1MKqwy4MF1p/tw1EF/3pe3SxEVChKUYJHpNz/Dknh42ZBVpL6
inaFnXS98MC0/RcJVSweOlxZVVPjRpTaH8nOtxTLUiMHZ3Mm/FZO9jsQVsQhFbplo5jojETJjS/4
vnpzbSUtZIkuhSRPFDyiWBO+V+WIPnGxEzbf0ZqUF9gJ4UgMvURYAplLs1eTh4ias8Q1zhj/+xGw
CD4HIXPRGOAKvawljw+nANKzEkW0kGeNeZTopxMTNHe/Q6/+BasV3Gy/0PJV5IyiMEQRxRLHjTNc
3eoaH+B60UqEqrX+Rfy1lBhcie72CIapBZl0kC3Z+/ElQiM12Xl+JLtk3vxAfdPzE8NTbNu/sFZn
tkkKL4GqCv+q7xeKm/KbV1TCnmBkKSwC5lSI5YaZv1cUWMcXxT4BI9mHJ0r+q9PSbC2w8tn8t9GS
5xCk
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUrrQr5qlzmaeBvf24iMZFLHUtq+Njmt7IeGjFIeEB2WVW8GlXaAGULcKJz9
wKWuwgCtA13rNfr09OF+FjkK97R5TC6o/OUz0M/SKDHi6m8Pv+Yuhu5sJ9lW2KKNI3u7UnhV9Lf/
8x+ksxHPtoO8MkTP/ySATCgRPxxK8Aw1GbfgoKF2rQtRTiy4bLf9hOuooKc7iwxEup+V61p37ygU
uQ11EowbO4Lkfx+ReeT2LMYkwljJktsDeg8JhI9XaUuOhgOA7MKIfCu1NZlVyrgMyG9hTu64Um9N
jdsVYihZU0+E35Jr5r8zV8jZb3jNRwNlAlg2d2K+U2JNAQSIHxqmmXAwuCS5bdzgt0Ftl/Gr3/LW
MT7iTVYf3omc1qEaREIGlyF0SUL4fbSMzWq6GbOUHHCNeQrpl/ld+5OuEjMoRvxYIUkYz44S3ic/
XKf7BHgPMH+4ygTVyS1ma9ZrtyCmdX/n3ruM9FvU8fMtPAdkug8OFxukgXcnIDREdD0DcxtRWTZW
eudO0EW+e7Dd70AJ658lKZGB9vnxw6Sux0JzKpl9SKU4GpH0NULT5FCBdwI2Y2NcvxUU7/2/pUDw
ZONGejyHJ4drGtkkITH8KHxF5G8pmEsfm+yQ5Ri92ZQ6Na6OquZCV/TD5oBB/k8gA+SbOsdNk8jX
DyMBSuOiQRjGvq3HQzIp5L9NsNyeID6KB6f3fuSst7A94qBfRdpgUdzCvHCdSYjXh9RpYOq0J5zP
1X4SlTESNE2AilCmOWV7mXJDFnkSI6fPyYbEuEReaM7bdqwN0Zk7wecxr+3y9y1bgMH/7y6E+Vhk
36gxvWjpI+IgPA4SnJahDy0QSi4DpnvvNMXn4Jb7ZtIRsArzuh8/+q/IZKCDhTyKzEmT9BqSFW/G
BrSHoHqe0E15ixiC/aXJb57RCOcSmfmWKppuRB3bt6i1MEzNwPagz1wTrgCC83DWRRGimNLBOwsT
yzR4eXwUYoOJ5u3FbpMowDy4CGbTCJq0hq1hYrRteGDPm5Pvn9UWLA6h/KAjx2OK91jWmIYKQ2j/
ghinhVd0zZ79bbaYgfD3nDUlBSvxH9lU0Gj8+cyXaSRMvzK69Ov77OXMHKAQK4E6AgAIzBfba9bQ
QMY2m+LcaJES2oVqUT9rDzZ8Xjl4NyYat1c3CVXpzxyXu5R81ukmevgyByX7yXezdkXKNE0kiARp
SQMfp//pzr5fw7RjwvmpplBIrhPWEbndRbr/0CqO/TAhFqGk8kXekVSZuORfQbp5s3KjqSaGxAnM
lfWoR+9CpQHl9cCIrlJUwFQaegRTd7O9meR1tjMiWYNx2Kg+G5J6535AbS/pGc3q+PInOKCbWPes
Xugii3UKAqY57CVpjf0CM/crZJLQ8s3VTd1m+df5GcjEiutEI46HIScB9AAWfQMzHglhqyk3hBb5
kOpOrye8/8JxcRJnKJnIvueIisUxvJqCh38/CScuDDeXwk3wGuPBLImw46xKKb7A75tQ6MNjrVwf
MDrT57ODPbF+kfGIkbc2xJixdEz/POtQBS9c0EdgGDePq+krOB1XAi1aEzV0iLP2StHcKAQrJcvi
gFtpdDQeBMAw4NlEADNgrOzfhBMJc6OUSXPKoiGLic/W6YFL76FnXzwfFKPmGXiC0niR9nnR1OZm
8kLLUdcgV0l9ozXHjQDUSXCg2jBBM9zCWjSlPSMoAdqMTFqPzAuwpLX8JmykgF07s8RaUgA1G7pa
qbZnGMbmFzSf6Wr7SDfhkjnupS6FibsqII2t3F/Zijcp/hXd8tbwgZr30CGWbIzoSi0TIleQe4cu
qVKeMPxuADOUjpMfxf4jfh/85zr49BsZRyP+Wv61w++wMeonBUqSKsXjQFLv0QP1yp5DYp66l5p7
V7fxQWLJ/w9sl+fUP9RxdkZcGPEkOY4r8KyLFVh1cdOp+V7RHjNoEzHPnAdBOtcrL7iuJ9X8kGA7
U+VbITok4a3iUZ6p/ybDkZ3eL7V7mt2yYaYh9j4iyei26q69ZRU6dpF35I6wugira/ts9siIb6GZ
lfa5Dvlr2oaYtBSk6NF2AGpKRByb3GX39EzPsRTLqP0KqMiAAgMp6sNjV8w86MUeCWFO/Y0r6Wxu
57NerI7MROEHMdWUizSpl3L2t0FO1t03IjIIGcZIxJ7ZJKzeD0mSxfOTqjOhx6FP4qrXoxzZHdSk
GnF6p+CYG1jrp5FnEE7D4hKEz7d1bGeDBJmLksAJiWbece4UsWVQ7TVE7P8M2Gy/P2KOxfS3/Otf
NolgTiWChmxC13RN1J6PkU9o8VARE3tcY2eFek7oLbY+L44ziY3uPBLY3mjMX9GgjfcgJzEvd21/
CNWUFOKBJpIoMt8qqNK7ISdGgXfPrEatq+OtTtF6lSYCA/8DidSZulskEMKuPo3KGvq9o0StYAGE
ls0cxbnL25FpkhGMEkqnYq7KW16uzxkcWG0JBzt8r/5VYB0DgLkcHraBIMFYfxJgjZcDweiCe5ig
RL9zw/QPuFfvJn0w6xSgjVsFDfGsRiXeY4tzYlZpnz1DB2gG2q0lK5eqxadBJcH2TvQGDGvWlQx2
kgbyveBWxvCJrLm0U52sEE7O4yufUNKL/OE9x55ok5Mn+xNwEaefj2pnTHiw8KFvt8m2SZvlzviL
xPKvLq6tIX+xsQrfwszb0vrOdyt3yQB+RxwdUG6L8NOX9J0HtLCZ52yxHu/b17F3ISQjx+J40WrH
PxPOq2qrXn3yUrebqmXd+5vx8VjguU0QSW+Fk7nG4tYWLOjLEv4rTiEPpOilEZjQ5CLWUg0ZeaM9
66bV1BlcJVDiALCHLB79rTz1wzPDu/DQQaee0Cf+7OOXfl+HUCT6PcOaJSj1DFTjdo9X48qHZXZ4
AN68brlYRhlawcq0YMvwAV1iEt/EcAF7Qv+APc2ZCExTKM+aP04oUdW6tzrLE+yUOXEmqI53oFgx
vRNxQvHuToQ8Oiajtytbm95nP/8ATvI3PE/sDu265Cq6p3kTkR+IUMnKdA9QABrWFbP4fbAbnVtv
xjKoLGZJ+VXk9xbCMaJp6WgAdy7M/9Pm8eI1tgJeGZlH8w/C5Gbrkh673ueGChwumLFKNh7pWbBu
ak/dFqSlRp54gR/fp1cbTbsn6C5Re/ZRwdrTxRgYU0qq+4M9wVfrWnA90mruaKKeHvhDXvzUdgK/
cV3jDdBstdRHJl9+FVJPo2gD6UTnB1OE5Mtz9JNjKn7qbjr1TG9A5dHqdLa+CWyDm91I9D4O++nD
v3JZ1HWJfdzJyQWbmqpLVRx7abjbz8yjZZaL22y6nm9+pH+aEaBlxONMOMg/MWxFFU50T9jwfBu3
f+8Xg37k15SXH2kfRsjh2eimN0ixtmR19RKmaAtMQMn8K2oMz1bfjgfaURAITRNTYzGEq3CCNzKx
OBw5EJUVrFiQGR3D2wUTcs9Znr109h33AS8vl3bXB6NB1oH005b0Fvco+sIqN3z/ndRxcu519o6c
7ha5lMgA7mFYEshkaLfjBOrGO7MDkUISV2ds4dAVPhHgXK76U57/sr4/Ad63TKzG2RGrhfxMoamh
ihw5CicZFFKahuthzT7mqZ+FXyncqBK/w4FRKZ5PfzY4T5jvdkzKr2grHIrfxg9KsapajiFsrxGW
ps2lcat/sA91Ot/wrIRUY+QTQ+ndQyBnbTTns2k4b5tQ5h4KAFvQRhWYanT1t41IEJPVRwD8U7IR
mL//2/PprDNK00b/cd4VVQIolwxkCuUJrqXucYGD0qYgbk0daZ82MaH/ZxgIr9ZZSzNw5aMo+Jk+
0QgM1rLoD3HFpvK20DiRjBn+LAFhUF/DEt34/U+lB3KN+HY7ByyGCC3r8yTmWfcQTvTrYGqT7sEk
rPvNtVmXljaBmBk04WMSHL4cwSe+JqdGRVIa2Ha9ctph/V7KhR8FfkoJppqHxbd16gz5Y2Th79kS
2I//oB6M4WGXewXoWPwg24biRXjj3DeKTJy8VooNcyHgF/8985wSvD9cQ/AHNxNqvrZrKbyDqpno
WGByqoFKaQA7cQUMs3GDktGsnYQkujhjU1fXMJkJYV6KqQN6c47aiz3tMFUZsXRTNFYkIwq7jxRT
vQkQ0pa/GSBCR+W/GVbQd1qXb3dQSxeG9QGqOH8ZGCg1prMM+vq12BE5t8jm0QgPsowHGQQiq+qU
zZpRpGm1Uc5ydeNT39VF160Gx0h1Opi6CI/IBE5+wFy8DBt2g22oBU1UiKco52QGwfpTm+0EAztr
C2mLct6uejNWZWYpidyttgzgB+7qLuDVM5DshufI0Mm+R/rbqlnfcqQqbSJVaNU7xilu4j3Khc0F
OGKWwEwRxbMoJWXGmgS2Rm8FhQbFT2neq8Q59AJ1fDPtCoIGN2cp246IfgAYp6VsuBjDR8aLO/4b
rrRMaXXq2xELYgLXHA9BHcw7eTrLTjhwSDCWqygN0Obpgk2X1hhD489sJ9AgAzj+iwagFM1yI871
8NupMbrh4zOodNvIGQTOZQ3cyaVIs7QKO0Bx8ngb9UMERmXqdywaJ38+EBuOY82QppBe20MDPp37
kV2240tcwVO8940M5XYEgeFNaN5hpEWqXQysZ7jo+18ZmwTcIjb7melE4S1usq5wof9jZ/XN+mSs
zEzMu18udCEGv0dZGQ0fZKY8T/sXqah+AB+3+yhVmmrK6AyRPFgIXoYwvJqITFW6E/9nRujufcot
tGBBIvftVzRcHRfblLj/6P/abX7MgfSC7rHrAFE9s5xwL9G8qEQ9y80HGVRHMN+fLgIgl7mz1ar1
qIfmivUSlYU6bPSFpVKdr7E0N3wz4FEPOWOTixkgZAAqK8Z5+R4ri8K3vx2reJ738XpgyMr0C2/j
gkqQvnAH5rKzP4jOn+BO3hp5xkwH6yYygDZEok2SewHTxZAYLDDEe8bxH181DAKiofJH34dgcl6f
JWpOnmzFA/NIDMG062aeDc2xMbLnqRkFnxxdqnYPhyY+D12yDqrq8g+OBOsb99gpms7NbjisqvDk
xSBc5Z+tMvp8O/GXhqKl8ktz5rVNBE1zX6MNjmQfevgxQp6t77rBG3pKgVonsDl15erc6r/5cWmr
o+M2MvCXgS1OJTcVQ0esoJ/QhIlLiWZ5U1XkqRbG3LYFUbJKEeCjHHg5EHLOAxstOnyXct5A2itS
JsGMabKLKERgc4K5F8YNE4Dh8LHUaGGuhM9r17xCnbcJ9g4wUhSy5XYdW1nVAbn5RxNWq9vqpPlx
hyfVd4+RpaEVMzQD56ruoli0q6hSp4fGtkoU4c6EkoeV+gyewlNT40QJGtiEidliDFMBo41aM4uL
SJuh+WxrwCjluJIltWEXxLKW+27ZCRAkghHA8jzgYFmxLtuI0ufwMlZg6sdSe7gOTsLN8oOQfb8d
WFlLCdPHE3v1BRgmStjKCp1b0riiow8DE0gjXJIHt8vMZvFMhK541cKgQpR25bLCYludPQeM9g6j
QNpLC2BA2M86/I5vl9iaInRyYmVWdiW1PfAPdYSDy4nQ6adTKqU9JVoLAw6P9S3mBI/cUbgbwflj
g4inqfLbPXA/6IHlAD5LbqDegJxyYLleZs7vTISOOhEyyrRXKCVyKsOmwySmLqldRUsUdEDIofHS
R7jiwfVXc4Ncu3Fdlvj2MegVeJByKq3Ig4wX3W/b/wm30ZqgXpQO+NpPGUaojZ3sJsFeOhulYy43
dk5hgIJkI3kmq++L7rXzm/MS4qhC/bnuS8q+7ybYyxkS7ps5Ay/I3hzxltz3JVDT0E8sjLvjIpGk
0X4XUalufGgcd5LJkwbewn6eeCOfF7k+VU204CRVX2BmeEknTfdjphPdAUVduYykXeq4yTUCIh69
6lt0ymdENyqqn5FonC9SaPIHUI2QlNFLt58XFGAi1Vjte7nqLhQzbCouT3zASINDxln92OSpbblj
MSkguvevzfb2o/OVsD5fGlnEB2N4rjoEY5OGqFjodp0oWGHNZvWAawBIka1xo2iafUxA5ES0DmK8
2SC8yCFgJu3KVNLWHZZEHSDFz2vkBv849+aOe+PdTe6K2FbZHGxID0FRXHRNN7FCmP+1laQw22Pf
m8kjGLUDgTcrihE1dt3kECyWyEtZ2axi67fuEiHLa3T5j9VOA/JPMqUSkFqlE89BYLRdSTkPCapg
iXyhCawbIZUkn7BV20DVP5VfdjDHqg4zez1VvY6oPCe3i2123X2T/PWQRGHbxJFyZQRq4HO1HNdK
X3/32tBAwrOhyDHwssLhyUQ3ByLy59Q4jCfCblRbQQd9nAtrObtfCBUsIE0sdIVSx0US2ART2F9a
ko5VzqL7NZyYSrVXFrB+tjy+jbzT/7L8Gngo9UzzYTskqItquwzUkUG5b4fMN01qEcMhOUix9ZX/
ZkCYNW+XYy+SWzWLh4NN1rPRs4VZ2J3O+/k5Z00gS6nH9En1/leE/+bJcUNXQl0QvKgk4iKwUuAM
j1cpqZwScnvXlXusgx+vLoWxZ3Ypa/MRWQjA0JqR1rnX0U6Oh0g94sZ05L1h1D4+8qFtvaTpL5QZ
5uNbiHvE9atGe+tQc+0k94cVrzefkjR8+ass1Wq2Xxl5i2hlJGZoETEdVhlAdHHacLUKe1K/Icvf
P8sqaHmt6j8++yPlrzrPyOMR+p1VXLdxma4uuII+exFF7LDZfysp5x8j6evAErzE7S8+HO7g1eP1
Fu6sNvDV4dxK/sKlo4Db8f9wW8GrZKbxv4mIY1oG5K4ziZexa9FQd+65o7NAsfy6gNNKBBtNLAmV
vMmuvGIhAYgKYx7X0mqXtTErUdaCqFrqX8i/P+t7oWfJeyWjDP0SMzD1ZTN3tJGWQpQ6VbLDdMo1
48skIhcFm3Zt26376XUKFO5tN/4RJO6ukHTKKuuDdfqZrC2shvPbqWOtte+O3QRinsYqMjh6L2Vv
2/DkN7hRUyREpMDOy/RoFEcTNGjbVHMBJ9ciHpU+Hu8LiMp4BiALsHRFlW/CQXwSCaq4Lo57ylkl
k6EX3vhSqnDR/fzY7jNFkhwCPIT/C/pYqK0I66pxOd+8IusUIGmxW3zlbSX2eYmPy1lxYZT90fEN
VI3xOpXP07Cs8UXhI3ww4LTChBjOuyUbHFOA2Ro3+RlpoEsFM9XEGkTQrsp7+PhECeoaHH6gWOT3
w607njRZM0B6GTA4udIY7hOZQFrRg4jknaxjUBpxvl1yKsWQ0jrrSaQy7OoXTDHVBxXMUwhC7qzs
aeH0q6Poc/vB+LFR4KDucS9J7orJReP6LxlCwgZJ48LgX5v/Hw0Csxfe6A3Gn2jAI2VRQIxRwdy6
8GxUmdjEr2srXoEDDIJagRtaqfGT/AliEpLBJBe75WxleevtvvvAdQBX5CDKGr2V2GdjpIoUJ4Fn
eFFwXi3KNB0kL1/19qdRu0VaNcq5lnXoqRWVGN9PUF0AQsoZfG+MWTkP1E61tbb+C3EW91PYNhZF
BFyaKAjFEpdssjtJ26NNVXJZE8G2/JkAfbSppSrE4lnSXB/iz3JfyvdOCK5W1BMVpy3lqYFYj0hO
ZUhxFTmQitqD+tDyX5AfYNr8lN1LSEddJKgWzIc+ny3Pan+qAJagmg9V6O5c3Bqlw6tREsWGt/1p
VKpqnnj6IhTz7VUQxl4KJiryIg3MvafRCZBv8NHv0Cla0URHgb5L37BpxsdC1Lks8bQC4EjpufAm
lE44/7O4CX+6EOIyrPItB+Hu2ZGEVE373ImxexScxLJiPQdTjKg/i4X0Qg8WuKpJwiT7GjzBuTM+
gXd/c2rZAieXpP8s4pRRLVHZnjUrJR4LiNuOnkaq2iDTAlDrZNikw3pBdfPERaf0gM8ZlTO9lKk9
5269G+LwTj3NhPprvxDtIKMZnex00tNLjcyvbeE1puQtE7e765pt3aHj71JL6MnwvqfdbRpHTdbX
tM0MSWYH35LOLLADacu10pb2lmkVorM39Y40N/dy8M+BU+61t3qeCCnmJzikfH61DVfzsq5aLjCj
DefG8DB++YdnAyAjy35bpLy84+rb+Gi29HKzyxHkm4dFreQXNshOXkP0szdrequHGeh/e9nuKKLy
vHmHCQ+T3Y6wGIr72b0tXPchWa8+CR6fNiz1uHjeMkeJrG8Z3P6mZRFP4A0VNSNcUnNhgviA0qx4
i0K1/a58hF5zXONo71QSPWnYF1rDUfXWxBCZhJi5zgRyJmcDts+M7KAvrC1WRnjiag35w6CgBVtr
ff+4BvkY2GQAxnsAYm0ePrh769sidMsstb+PuFmNZcTzUl+oHg37gBkv/spCQ6vQ4sZEjdHGYakn
wVa2+v2pyYI5A7StDg47UM3iV0sD3Qm02Z/tr/mo6ufUQRzxm1QN5E2irPTVzXEF3aQV8bPYzp2O
nAos+Jq6GvEN5lwtvHr1RK9ZyFMhG9604QFyTxS5NV6MTwJEv5B9dinbqdMr49yGAW2rtuyFusRM
1qsirqVsmJguJFgIK+J1xLGCKy2seBuJfkjuYB7lu/OlmLX8/0OQMJYKdi9u6NDFMHaUyho8Tlu/
zcuhidpKB029B6v4aBpw8D/Hky8SZJ8pFK+udtzBzAJ0Ub15+ZMdNAYgu9wFboXt6es/Lo3TzgZU
7yW43Soj2IzbcZ9GSYcycUUP0vyst2AfsnsRWd3IqaTN0Vc18EAnRHdYrOCrbAaE1dgrSStMGb3B
+tR/2f2iVzBcTnj0K1+noupWbIuyPpEP9ozVVNcZTAugXNN69umwrEq0aEsCs+r9N2/k61EnzME2
b24YA+G391tNyTncT6lr1co1qXBEB9Jnix+kgGr+NZjhB/Yn5FT5r/1R2oLn3CLT8lFpM7tkPNj4
jvWghi4UVZVyiMu/ZQAYTr5o5M2zReJQhJYpU9jW9MVXNMGgv1DEoT9+twxgMCkOUXaXtcTelvXg
Mo4beo7TAVYb8jczL/ohAAPq/ZBHqDVNhx5/4poDj2LvDXfUPc7VNbt6dx/+N2K56VGcBz+KK2w5
wQCQooch4Z4BLVhtYST0moqVbjL7Y0XFwiaLBjRg1zfWKtybeJcBAk5a1lnZ5xe7+W9uN6VC+ij4
09Vb+M7ljYG0/VjjmC6kRPBN8ejC/vH0cS429VKllt27XkiyzsxKIj4lrE4ySUflqXAtSjtmPJvq
lnnkGVf/gygMCe6xtp8rqSBqDAj+X/BS8YXCwQL2PmcI3q7p92iKPW25qmIhdb0XREkXJWdrdtKS
qKy66U5NyB8o8y8r8edwlViTcBzoXNag5aDK8eGfVRIy6uQxlwUlQlkizu2gdrChaoO8TKl9Br1V
QwIHmlYTTZAbG5lPAdmgVcT3+boAP92WGbj4uRKTUGpd2zAaXoSXCtd9RjyK+4FGNMp/hHfGM5tf
xug1WNNU/zvhXfiPgi0IPPFC1JQHG4sjlWg5bpZqpgvk5agr6xmvjJoHQG8yxQCX4d6gYMNcWLgb
GCHoQVPXu1P9jcCpThW8NAl5dfVnfvqYYGquNVJWqtOQ67wa5imKchQmJ8dmNJuQoI+Y9ntv1hZr
sUSdBqDm1O3g5Tv+t8NaZ7z5+toGpAKha5A1dwGw+he8wIwVtevwMv+XOVc3Rd0GcTKqdq7Nu5KR
qL0iJYa0v2tPr1Nws0R1n0LnAmwuUweKN8MK47UmjuroygniHMCc3QJxa8W46HOVBY+o2u91ZGoi
qcFl8vcjBm6AUQO0aEatP7WJApxyuEsP3J0GtSAzBZJs3mUGEQgQsF4LFPujs2UrCMveNkYDWdNC
/WrHfr8JnwJ1eD3S5nJHzXJnNMSJg/abRfzwRtP/4t1X58PsE/YKjdChJ2Usj6ssUoNQOFjapjTH
8mUMe/Cklxx5qi1y2wstg1Rwl5keC7l+NSWutGvDfbjBVnj8+9YRbYNA9e4PpTHOKmV/JmJqYgPE
P5fNMtEzT74K++PLzMHcH0o+sFuWdBaAiRAufxQJV/5lueoOGG63s8/rkCeCN7rWL8UB0rhKqjbS
MHD+/Qpfq7NdZcIsy7meE+tpOvOl9Bc30uvqK9h10Ny5g5WF9rGewJy8eUd+q/qAIooOr8TvTzfH
hhoyNF/vOCbq+dngbh4F1+bJHk7y9m4oKfeKX+54297hrKaKdcNRQxR7gtzDIFbGT9MYWeVvwnp1
W6cYwnGebxNbvXTAT+tj49j0f69C9MYGuLKopshKXTq7VBxRxHEKCTECq2Y+JzCLm5xCOKDDdpcW
yyggEjoUpKrKNy7ri1LS8HgZ/BnCPQ74h83jskTGJkED3MHSgUAi3TfPzueohROCUKc8uU+Kdz1w
zt/au0N1fAp70t10ISqk1k1pJE9lCBvpzs4rUcRtvtpaLAbRZD5Ir4wUHvJm5j+lHdllfiOrnNNq
jhlZroMRuJJZI+bneBMeqWRqaL5QGl0HL6DeFAjvSCSv37MFkPqVM4WJRbgatf5JpcBlJjMae7E8
FRWk6MBbn3+UeevwjwheZrf5c4/CcobkQJFVLg1bmCP3C2k6HbU9lLnOt0TSuysu2MHUv3mW5Nla
m5iTRwuqzO+Be95ylKPrKeAGphqgjwHorQ7dNMss8FgPDJTdvbudKl5y6r3ULkFN16sOCDe+MX5r
CbNUrwjTcQMNmj3OAOYBflCQgTVVI9VMwjK2yMOFKcy5i/7zIYXgRK3jxTBGwFsMmZN3dMQlCq8X
THWUhB/qQfMXk7AKkM1/aSa57UnrauOiyABn03tUQ9hFav6ino5W1t5UPN6O0SdEUxt3RhtBT7jl
Qt+sjdkWGewIJ+l4iXh6tnrxDAakrm+ucXEbI+xj1bhozfWJhqouRXoNLMz4lPvQhlKYnEqkaOY3
qdI64LTAz+tXrmWn6PbIEUZ801SAPRcJixP1DABmheiXGMptcQQhmT3exTKPiMyaFbMxjVQfz3MG
M9s65wTVZZgmecgmamNeELQ7LSU7Rsr1DoRcM3Kh3Vkyt5uvH4gt2LqmA/AziGhxOMl0cT2+LQSJ
p9RventpawAO+92b+h1OuJr5W9YEFO81mfDQRmXUNmYh+Uqf/NPL7HoIXyL0W3ViYjzPLyDsISG2
DpfNA+336wGfhLeIlA1DyTDTCH6V3EKJgsJ21d4ENLkGWoXL4BFEWH1J2ArlApYYBd8nwNsD/ktQ
Y4lWm8OGtnu32gLXsbZgTSySWZGYvXLBvYVwZIHSxuW4t88gzQLQkB3ncqcZYrA8wPntIOD6uPi1
mYLnr8BTobWpNLHbXja6dUpvK8yG4lzZ5x01SvY3xQgwl2E+cSIqu+q58itAm1nXBFwPVN7Hj4Y0
W6M+dGFl2BEbp/k0u4rY4womhxZWW09PdEt1IYDkQnDBoFBZEtdRCLcTnWO9c1LDhc+QW1ADMJQr
NKrRhbcQ6fXj9CBPza3/MPPaIip4oWy/brVEpgQfKCmxrehgALM/wG9L/OHpt8oTdaIcygKFa1zC
7JTcjifzPFY8vtgNOu1WV7AGi+SUcHIBUHba7xPRMHa/njTcD+pN1xbJXUibKUUpGVtZWUDjVva2
pT/EJ0tXx4UZy7f6KybFWB4Mmv5J72L5QeO8BDPmA0t8TaPVE++F6Ho9Q2LcQPXeU4qNgQk5s1sP
B1M5jzhG8oix+faBUY+mdCtz+J3FXY9DveCw/y5AzNBtBBYjtb2lVmbpfGh2Wpq6P8YqKK/bUML1
AXcFKPrOfMqMdhKKDWWyNT5OPvcwaaZ7pbu+JCIFmOObUjv7kmWi0NLjBW5tVhfDtAscWLRnIfZ4
zb55gUGxAEkp4ER5LPyF94SJkZEBYmZR9A6fUFM8bg8yoZGaU9dJMVJUbTE9airavvMWh8Lngd1Y
p/U4U5wjCvwG6Zln2WP3GUcoXu5MTv+Z7RVjYggurIpEsc1Sr3ZTwU/HRdp+0IjVomQItlhm0SNV
n6CtlI+jlNIu3C7UIXu70QBHJwIc500mikbuLPfMLXOhM3XUSxu3J4b0vk7uTT145xyl6sQAlGlH
Ai+qd9zRKLJRgm6yMecbZhCntphWfBhsIuE5ZxPuoKq9Nk2cO8vpXZ+oC46N4Y4oRwX1jPxDGTAZ
6eoTpq4MOKkkmh5yGz+SpNghRaZhbYLizKzb57VqNM2sMeGLatyz6s6f+u/9bGxVLWv8p+uV6fkq
wKA2VcdNGEKMAxGKOWoQytmEHib5z5UAZ2cWgjaEEfZlUpRt8XgiA8qJY5mLciIc3X3i7N95wcoy
kYyMd68j4zcuEAEVA2A33qOeJP3DqNHIMFpuHN95yY0lwKDXStJd+89CMjgwwnE4jcUrviXYj2Ap
DonTKovBneUtetavMae1+GlXP3jV6lwGnumWKaBHOXYWLsM9xkA6znuSde79bNn/haPHh73A/vO6
CXbW/oYwNmFiERGx0NDOkjrMYzqUE50x5FXsYJ+m1GvZMIOO5KViwvaeLueIBnj70mHumVahoLwl
anxd+33QFvjy62Uuvgbo6PXd009i5CRNqB7cF8YkRGwhLERuVoFzVup19cpt6AEvGGTjIodOgdCk
A0kBOJ9yuajFfG2sAysU0vulP8lrI1NucOLUX8bF/Ynop1f50NCpGy/OIB2LBnyz0LjtexyIPof8
T5cAvjpolOae/XRX9M2DY10FAPUrllYjzgRtVheDR8VoAj/agi0euXxEVX7agQumA5PjGxrJuc80
VtpFCgoyAg0Xd7bIVrCjCoetWyIrdNjpU6tUig2fq5u8m89TRVM09AaRqGT67O85/2yzhPzmFMRP
Ag/Z2VQE+lPqbLq1H4OEqMVLsywaXEK7mgQYvg88qZbAJ4bGYM8szZ5Kjn95smZIp70uFZ3fh55X
KsW23LFor/XnKANeSIOi//dxvTh0ixGxa9hVkvH1JRQ1kcewQMPWFlqoeQC5Wu6JIQU0eMc41Q/r
G3gN8xxjY1ySO/H2DYP+/YG9CwFSO++sWY8M3X49GgjEtF7ZETa6jiaLzIFCKASXhj/2E1BTwBWN
tTl64C9WLwqSETzEl1HaGC+iA3eKEuD+GTNPVbPRrWc7518OnlAaj8UjEZwcHQSElj3QwE0TGPla
TYzLfzESXwOPiZiFWgsXEQ1JFa2iZxgTjWLbvZsdBzl0MO/P6Rdk/Vq2vUSM7BqrlilJqVgyGmwt
dBA+GgQJd2l1QKujqMTXe5om+aRIzTZdN6USFY22nYtxt7ct0Oz6rWdcqSJgpYKV6YiYLVWzqeeu
MsU3y3Ng+0G+ACwl1htDqlHz2M8ThtnNYmxPZMN7BE+5yIsifkL9rJKSBrky4Xt77ANcLNA+p8Wl
uB7aYfsKhn7Lj1JjmIvaUSprHDEp15vKNHnmBfUdbp1vXD9PIfikjETTU5zjxF+n4CqCmHwL0LVK
UY055/RCy0BqKYYi7ZR9lDB5lBQDAoOCvK3uIhU1npkP3cBNoza+qJ0x4VW969l5Jj+Qy5Ghq5Cu
F51Qrhbc6MwsMlgvVFM1polWXWWs4XeGTaibtAqvwQwzMTLEQklr0nQYl0jucKB8j+u5iVCQUJzF
dF2F2UmF9hB/78E1+Utk64kDvHWOyXRDRfc0BrJMh6Sg3hJcwMIajYs/0FyAgDp5cA2kXPsUn9Rr
dtbcwfkH3LffdF9toN8+FHRu1RssJ6r4f40DVMvx8Xr6TcFgXZcoiMOd/R4mIOBFxKJS1kbaBiLX
D16kJJ21cHBqRIRYN6qhI5mqnH8aFoAjqfi8jCtsZw/uyDHAiZkPn1rYO9QQ5UqOGUit86Ii3Ei5
wV3Uf2lSXLyuv5vdPoPkOed0DFqfscjhl6JgpAcGvrjr8NMfH2DupserJNDhbbpj4zE9OihqEkqp
7lSsjv0gVqMK7/7Gwn3BnHrgaV5sk6VFVw0LUQbActqbMcVPAUYvauL/c5TYvutgACNuvZlrOyRb
SPT2uzEaggXexuGMGF3Z62ZFyt7lkMsCHeh+QiuI+qBoIem4FkqSKFo9gYZaBD17Tpr9a8Tb4dC9
dkiXKWnBrQ2rWV9MfFPOnYm/wgPceRRAHu13KcSkFDB1DgNV597x6RZ/HnKNajUl/pRwE0FOQgm0
ATgKtMAF9FZCD5VCivlLvIKAZKcioWeXdFwBwFI92wwv8u0C6yF3ZVPRujpLk9oy2KgQTAcKzFlX
CuSIUqgGpIHBVn8bQKLFlXqcnA34iDa+dsGQ6LNS48JwiIQdU/IR+Ff7WTPlLk9/SuNjY0iR9ony
g4nT5Q7x8xhczep2Tplbm4msy0Pvfaxns/468oFvgDma+MBSWTjVkeNIMGFNtfbf5xEdObkl6lyP
VZ8Hqn5EG73WphffoB0yAdAAWu81mk0NZILA6UT0znW4TjLFiEFScYSekDeRT6Eed1ttJN6djfvS
Fv2vhjMyzfOmeSjwosNrJWKEYxI2TG6Z5w7RAJijH+CBUKFmCihUmx71BD7HPXIXHKBtjxh4dP1J
twZNBxtQObgohKNCrvhwEpIaEueGhnR+aJ091Cx7p/jbfoM1ZOMTr10aGT98GX2CyT+QKkWVcgPn
USrIKJ3DOWEs33SeCMlI+s9pj2UKGj19oQzCTyB9nILgCVPaI4WelHRWvc1nN8nJ5FdcqWW5Wk+f
vHZwgsUbZJh2YKIPVKgbK70Smz/wiT6MpOWkl8G/raHeKh+8Fr/hpVUck3ezUSMW7gPvpTU20ImA
MV7qzO5iFbqS32QlhyRbtKNcFmarsU4JUEHL8HD+CQ3bEBrylXX9V9IsynH59T78M8hTTamiNKxT
t8b1Vhu6qTvG7/9we7wE7xKYRDoow9+n14DtD8QFvw1INNvJ0Mo1MrZ0zDOtoUeJd0O6mJFbxY54
G3exjYXHZtBAY/wnC7bxkQ0Tbqh01m6bgjf7GqX1RSzvZVJd+tTSmi9VIVWPae1ZJMqREkHk6g7Q
hz3hncaqLtPqZ2yefAwZyOgw27lgd4WsxzLVyRhciCmZ/rJsSf0DesaOQ/2SzGMree0jcIbIBHNO
RMt01tQV9gJX1HlykLdnWitEDLKYc3sX4fM60FRX7tCnyr7ed4y1ZKI6IsIwy/PIlpkI03daEHaK
FRAt2Fr+4HaGdnMmuR5Ept2pmfDL3+4G/dWryWlduTbj8VMZuYmZKW1quywf/5lzLZ9EJ7HacW64
eGRASD0yEPTnwXAorzS46oYmi4ZOhfioRVBS0FauPamfm4v0QcGVu0eWct0sW58akwmSomRVkIis
vJy7MQFi9DxzirBFgGYG2fe2XDRd5Dbv8T1kzxDy0UIN3Ku7pbBMouCllTND3b17SOvqKMZrccfc
OCAKexzTOIwhF3oHPnSaTaoMJaT8IuBGR1UkaYIgM8niX7dveawlIAEUhIhYJRYPZrWWMC1kCJ/X
uiPyp2YpAtYybqDxWVefW2RVNqbCplY0wp3f+0o1bL5Tu0X/IQL1TDuu65HfZMqTkO/DwFpVEqhZ
8ZuZrei+RpMiU1PnBVlU8aJ7p0/9s/c1eVHmcq5rLcxbB/JyQ7GFsSgp9nX74Wb+zS4tzGqssUkB
QL2BSOYKCMuPho1KF4BVc9rIxSYM6PHMTVHW9bRdOQWhFDdE5x2Y7e16KAEqUFL/N9C5Geasduw1
EYARqd9HhMyCr9qemXweHuxJTZIZy5SzHDfZioZqksB2go6x3VY92F7Qk05UhE2TqkeNnR2kt/Tn
csU+yWmWrQVmzWQsodOqxj9RT6vamKNU1tuvo29Oc3wIlpaYd1ubtCoY0cOGNo5bt+4Y6d767U38
Jurty3DL+M4Vr57OVlr90UVdhydZNVjaadm7npQ8HukhZKwUkuZaS7TUY58fm4+c2cxUXDbfxsGu
/cC99/X13aabxogMdiI7ABTLZ5WhL21hpOxs68jWzdVfWo9CbqSqXAbWfoBaH3jDTmU8679K5vMd
q9b0tCjOgLnN3O8t9F0OxipG7BjWbb5DZVcX3OxLP++z67JR5Vs+NL9DZ+Tog603xBIdUH1BGxBE
QkWCi2KP9M6VIyqXeaoVpcdNz2eKeISsRngoXzW59N+J4iTjkb/z4irj1BTcMPP0h+l8lKuIkbzJ
iVmhHF8f2PGCb1aD7t30Mc55CkA/NqHvMhMz8K4xXMcBuzeSbWiCqj541ko3mYjE2m5OjB4wjJsY
IbjgaQUU7sBdPkT8c1i4325QSZFQUDDB33HbJfRZkfjnfY2lhoj5jNmnHhcTV6Uoz/Vkmeew+hVM
uCB97w1uPYJHphqmFxGl6ddh7bqaxfMMDj10WeJailWL2cyW6wMEFpwPjGDXbj3Dj7tm/umy1MKG
y/bz69ZLVnK4rJQY6KhVIEertdAnI9IVmi07gBzZGMC9UHr7/pxOZmD4IZ0KUHTWgrZ3qyDoVj6R
gjBFcKAz/zpo6aPKYDoj4PpGv+P/ujOGs8Z578y9uIkP2WbwXzqNoLmL8LIyB95MxOUktZR792FT
kqJq740PnEi3PD/a7t/2EAxS3ODf5EhbtdRpJgSUaZ4QyptaqpP2ZOtvySylih+DyUYKsUv18Yg3
prgXTl6P8FL8vXO3QqKIm+JIvjq8CV1XFinZzSizZtC7yEfaR0dj1oEVx2ctsTHWEtyA1IFGmmX+
bSzMDLxpfGmt5jHCVw5oo0AVPpOhKZrLb/NV3D/hNCrdyMJgpC/8vO/ENx1yT6JEZYecGzJzBnVI
6s1oJ8uut68hDvEvDzt+6X4VEmWEQ9MFSBiUG9NiRMJUzQYBcXroggp5tqM8bAD9iMP4xRD7us5F
NMgLMI/0K0rK1gJtJkjCsNJ5uL5tHXLxfvJKfMCOBRlTL8g2dMOPwtVkcIVaCMupnPlses4rYZpy
vdBfKUv3iNREzwrdh3vqLSEMIJspMBnT0YffSbbmZaFmivBdw3z0o7lPuYEuKTAqYa7eLKccFUhE
wSv066xnBDVZfp0FQGzk+zWGKlv3nAT5FsnCiUz8fZRXj2xloPNZvyiIxxlwvKPSieJMglKuU6ok
pVY8xClS7l705vfLnPT0gsxoaM6f9UMNDruujk45gda2FIjZtLCYnB0hzsvZp76nwm/5PlRwMK9x
FQKIMzi6JNaibhYGiSpzDrSMYq1ffIjc8LF0t7dip/aox1sShZO3AfK3hA1uThb0sw2h9+tCpor0
/pROF+Jt5dvCqV5o8rwy4VJ81eJ4w3J2fB2pgxOW9kEJLhjo0KUxvabb3J+i4gw+zMUIP4ydybZY
THr/ldAtJlgLsrsCpaqDUiK0RDD0KNMTMM+Ud/YJxldMUr/GHYy8dUzHmpJ3NAGEl258fZs7GdVT
BtWCqf80BF1gH8LvymfYb/W2E7vZr4v1760i+cUxEPqCuVpxPlLEy5BEBj/wTGYiSLxMqJuHzmDD
l5WtjbOJKXqXC3Cyt/I0bES8SZAAvC0Nht3C1719jVC2Pfr676lrgK8wsVlJoSB9v1ZuSm8cvPAP
H9sRd/6ri1hHBYajwzDd+JJzK6XcFprrBDzFvbknVB4vIbm+OoAahmYZBa3bZGQ7Tiuqa7RUmIiQ
7Z5nO3FVGw99fBtq+kHUtU4thIgk885Ddhh1wz/G7v1V030MnbODKyedYOJXHM7IaRI12NsIunZU
QEgHRiqdP/Khp62Z6obOy769wwpiG67uHSERawdLT9zIRGqujj0fz7CNmb7xGmt+l3dOUI3b9dyD
0Ata5FKMqMBtTfxFtoOx9iD7eNuXmPwU9okVQDy27pBbyDj6cjmHxzazZcu8wJIn7uYhLuguunKf
G3jhTvXIBGXTho495uIStAsg3yviRyr5MtQTOjWLpgP7w4zen64lWrfpQOuEWUDspSuJRfRTexuE
e8+JbFle722+Nr7I2hMJbYEwKxDFyBbeqncOzfBuUYl5Fr5MocYN/Z0kwFtVezSvXEMmA/EIF/yY
3gWUbkRF6+WuTnjjYV2766BbOEh5q9TI5fLKHyxmdTMLdDMJbSnQqJ85LwnKHKv8HmCbyIepZGFd
VC8R+BwBQMS0k9TXnJKqU6tyPqmfuvijiNkNLqEliK7kpAYlnUDcYtY9tNp0Kk17roTbPaDLmyk4
v0aPJ2WtyPFMJJXyJvCFZvqDHpSPMzV9aLcTCNE/hqIf9GRfkeeOraGIjvLLDtFGiMB76bnQ4KYQ
ZFRXGHYbtx+YTE3Dl6jGYjRvb9qwdl897qCgHvg4otZfJgW1FoscO6mRKoEjoZEIy2ycZWu3iNZW
5QbH8NnNxDx3IKTmzfpEUeGqVnpapoDuQHVL/t/KTninP20YZTmFNRJUQVyEGacriR4dIO4+nEXa
/h1CaCK1gKySIi80Ns4C6JJBxxTYPQXe48FBIwj10mOfzNcrV6SPeBUoS4qceomT58ON9hO6gBvD
hmI4rBhoTz7HHGzv5pL8GdqRS42gGWnr/pZHiN5JMTLLSTZDR5vtQL7TMdGxtCwIWf+OlZwl93Z4
1gkrJKZpg+vPmcHXN7BfF5Eao0N9dS/6l9ZWZQxSJskhbaZruBvXrq5XdD+aWLH9z0kcEn65z9gM
kitYivTOfW0HGWlpe6N77Zb+UH9DRwJK/281xgBg4OQ4QZSiZMzRB/CmOx+ibfKIVYYqWGS5eJ+V
A8/CtltTXlpiPzuYLTCWGv/jmlE66drcvQCLVEQOv1kJ7E2g7eEkiat3t+hoqIfbhWltBYTXIJ8L
aLcSjf5069kOhawuO1RBnf5Sowgh/x3J3KGzCYaPzmR9K0nz5zpQRXwVLduI/1Ll3UtOR1mkSOgD
ESZX/B/DXU3+Yi7qqFQ67nKVVaTFzGnY4neTzd/e04jZ7lIQ1/zRpMsV5dqMFaPbp7g2hNC9666I
JELQ6/Gb0CGXXOCYacGR4e8gxFB+PubLT5WOCaS4H2tMLsKWG0U02NNs3A8dlYVpc8cw4fKJFWuk
cawH4Kgy8ysH7gv+uO0CeWLemdcu+66Ktw5d3PR3TZm/T+Wi5gq8f0319AU1YlaW3YlgPRjTCRCp
zWnSRSfa4U+Dlkd1wtONHMHKWdD9dIQA7MF6WUfxAkiZhM/169RThlE+0AdUEqa9qygfDzcYPS9k
jkytQyjiEjcfZ4CE/QphlOGt+l5VfxLLJxIjkxrpkaVoO0/2fNaYwAN1i8ffvKEcLvRaXvOBhXi0
OqT40+EQvDEHsUwHpJG+Ffju18ya0iBUgeyNlGs6rHcaVPLLpholaSCYhTGTtXCVxwst7nIFBOu/
iVOyCU4tpAtzBqJlbk/Kxu1Rlx80uPzMCxLA2CExeCYigVUYT5kbYzbSHM/aVmopRyWC7qnf3Q86
S3akJGOVPCnabx4qeLfwmF+zjN1xcc2WBqeq67lPQ+YP2DpZVb0+1fhyU4Grlt1NmZEWLB+LyUzb
UmotMKk7cExMlR522BEcYY3X1Dah/khOqV50I3znng3zkeIItdjQD35ABKZ4ry3NN6/7kR9fd5rP
IMjvhtAXF04vlMejUdLPlCIppXQS1EjjB9fURmWI33e69kwrL6LDeqM3KHCC2ULL1I4P4F5aslDj
csKJCLJLe9sO0fGDKfiehPjIdIZJZkr2yNDsCabPOeHDLsTCEPGp1u/aAdXyqSDFe6VSS7w9RXb3
DaXSm+3eu9BQAkI1bN4UspgFcmf/001mp+VbmLA/WFqzEcVlT3AeYSEv40HzGAWxwbWJJ1YXn4or
7HAO4Cn8BIFazSZcz+6MrDLwZWkgjntYcFV3UOnBujvzopIyOaYkbWUJsloDk4oPlvCviaVYiUD0
7W9vjMywAyeVUdeTaEa90VswF9P0sYU95iZrNrI9H4PBCMUwlcyxkgEfKCA5rruitJGamATPmUK2
PAym0/j6wvlnu/ZC37ndn4DTG1ULZIkAV95GTtVUSyYCQtmf68+2ATKW5ebJXt5VveFzIQk+cvI5
xhDsj7uC5V0YJUeQRjsTXWpAX0FoIIirDIKZtc0uJrveGf6H/yDXbJITpvSOThr9BCzLJcRtJC8+
bbEgCZQ+dw+UitSJB6uu39PuNZj8oyEB070SAYGt02/DELx2ciTdIZGVXDDS+OXju4OpZLUPAwnY
4naYOe/28z5fFygieJ4Om2h8HiCvM82kwnSrrYcVNThpKBDsN+9Jwj14Sja0xguX/jyEh+Wcem0e
c9tI9UGM9Gly14461W4k/oPTAdDI3vzcMD1dbSNlAJ+5IH5tcSVbKnvGQ6I6SEyEgd+F3uxkfOB6
gtIf7MrhBjkEi5TbUu2F4l2jf13ZwylE4pl0yPatg3q0qEuOT5qM9KVQb4mbbMf1RWp6A0DL7qiO
q0C06suXk79u+/VXdn6i84VuzFRhJV3n7iZdmDWi8xeMWrxo0QU3v4rw1v0LsvPRJclKgyskBNUf
nHRw2i/Ah4ByFdQ6o5uWbhzbEkrAvyOsFGPB1ONnIt6LexZO/NXWFdK/T6yrD0W1SQhMjy5xo2Pi
s3Va71ZlBcPs6Y7uJkI/ujFx/XwKk4ypJ2Dy5PzHYfVGvig5n15uPCXrFlYZrxiHZw3LFZuFvJuY
5q47aJqGZQhLh3RLK8RSRjflY/AItyVsY9RGY32hmviOGmDsH8gRtROfXuN66r632fY+Ze4Z5m5B
N5sdoy8JUvyoTr5JTUR3+pFV9n99Z4Oj9LRjI7rv2p/fAXylH8PkD2Fq88ciNUyhIL8VAMUWDnhy
w0w7EdC0Y9vFwTWQsFSjmgfHQ6KxWRTQnFKcTZuBxvZf53E+ECHd3KGAVEQlMS7m97B3301lT2th
KwFThUCP+c6taB8lN/YLbS4tqJSH1r+a4xGdTw8phezT74vqsRmqFepF7I9yp4MjMO698N0MbWbJ
kwDrig9t4PGIp2yMG5Qr+t2wI306yZKhPTb/4FB/uZj182IMru0u0TzpIHwxJ3qIjIP7w8F9yGse
mNwoZrbvG7JLflH4FPrJLW3+FIZevn/o2wT+mBo2YHlpzUWLcvYHhxt/Mp81yv6Un7hrsLPZ4OpO
LI6B5jN64kgB/ojtR5JhJnCs4mnbfi8/R/vnT4dqTBZ0JH2f/2BCB9embkbpyJ0dls7oGDXKnVqc
CWMloc3Mf/BjeiagGVLZrlzEJldPTvGYVWpvRdZaKyrKTH9K0ABK02er2fu0IiTPDLueyUNnZ26W
6LdN5aykKbzmwH9ctDguNfLI24qIs9NlBKh5hlYrHwwk4nUnRRyOpFT/AnHEHG4mnf1sw+s7apz0
lAFoxL1NAfFtreV6aVjxcAFfbE7bScoIehVbLt/15O9yLZukQQYrW+4oeZeXRYLIrxEIfDaiGpz5
8x/TDcVXd6Nq/aartgcEHdUuZGL3UFRe6gHlR277oQ1fpgqFZJ6BzSP5OlDw6H80ekF4/obEd7q6
6wKrFLtBqnkohlyvpu2QXDhRplMCtAZdNzz3HyU46WIEKvS9BkJHgoqVu026RGyeaVHBd8wWeSwo
9ga2MbScnxJGhOaHEPUsrKpcDAPBW10QJod+UtyITdKudu+rk9r3PyCUgBM1p7SVfVHlpRJfu+v3
742Dd/CxHJNFCkFdHeTcJOsn3amN8+VfOVcOwSlJjigOorqUlrrwvE65QH3oByhTLf3pAQy+xYEB
tKUou01U9c4ndLXUqVhwM2w7fiVs1SZCj0BLditiBFxiADwhBkDDb+flNxUNHF+dgGvWgBIxfizh
K3iPDsKLs5xiQToWnXXwzwb9HOSZJC72Fwe+UL8QVeCzu+4qJpweLBHpKLsmxoQxfSPWX+ba1gg8
ycAUJHOHB+cdbh8yAoiebQGqDtAi17qMhd7PKtHdTy8H48ZzHFwirY7wrqX/Dq/1HRyOJZbdoHMg
aKqBoMCiXJHqfG/Gkb7j2XAlH29m/odojg6fOeYl3I3hL74WjcGiCuKiuNUzq7zi9voi/lm9KEOv
rYQgNArd4uHVqwD/e7vlkFWMqyuFQdHG5Urn3hMTv/KPRNb9hu4DS6y1iANuHGWOID9nMtXQmvlX
wk9UCilGPI5o0nI0Q+ukMzyW+e6HX570Pz8QigR8o15sR5ODNnD+97ZK8ty10OQqsFeBPOyEnJC1
PZN6VnwCJe2OeHNortxWfaNtyL9N5nA/2DFXbqHREa3Wbh6QePlj9Zt9ztFWS5a4xM5pczNiz1D3
xLwHtV2+UTFUouprZyyAtVPCP7D3wnTLWocWFgokResOtXJ1QhUBnFcE9FrdhTRGJJu7ggwAb+3v
Qa6zN9h6s5Nw1rkaFMGAQL1qm/aMCnLgLK1HcyCRVMXgGxAorKXZsTprXVmf1uOh6bErCg/GOQxR
CO8HT3zDsVh7PDjUzGXp9UHnnRlwRXQnXaIINogshzAy4UEOZx26D8y4VKQo7Xb/ln/8tbEE3eQf
Q1tcCUmD6HhIMF0Cras9puzhWSWZuzLxbSO5xTnK1xdd5Acx+ZqYQSVzUEciOOiRmQBK+bmd7/e0
dsxKDZBHh39cGSivZ9N7PQoUmx/sqt9PztD8sr1umZacU6pDzcCzjzo5V++iXHKC7OKNtsPcDe5d
44wwkG4p0KybPeJFVmBPlEnYVeoh20QW95it0rTZi0HIst7gzF7Ijn3cVCXIL8sN8SlflkywBOky
buB1P0RQWLk6lw/ZdNG8aEQHv9Jyhw6ELNF16QaoU9kiVir1FzN/8ni0HlaB2NehvopUdW9H7PYj
jSQbikdtikmJ/FU2i0Hjijs61wzWgPN9zNnKLDI31ZVSBxW42zxz7BroSvHSd+SZPvr2Wj6P6avZ
r2IYhJem0XUKs9k4KVy3ViLr640LG4XBhefkcwWbWw6zfH7qupRQRmQCrmsCIj9uIYtAzCmNlzqf
EJYUcAq9P56hsEV6APppf4Qvv96DABH5uLaowC8SEzGV7nJR3OybeD08eQim/EhnsBJcDEQD/9QS
TF0tAA0FODlLwbThpaMGcQPa3R4wiVx9iO5RvUSWjRVcDFOjbxKMyFE+vtfSVLQnWgfKEvhkf9G8
8HYr3rh3kwnR/lY0jgUgehSZEdQ6fCZvgE2FUkM5982xk2+ZW0ZA45N8YOAh6vDyKbR9h1G3uKKt
pYPV2G2C0tM4R/QqMaabgYK98qQH+xfGWWIVJRmSeCcVC9ZQSlKVa4hXnt5rQcY6KkKIAfAOd0x0
7QG/DX+HR61ZX5LTGyfbTBm3FCowPx+1fmBt0bfI5wrGEr1l6rduuWONFRvnEzCRZq6z044rESoX
OmHWK48YXG3xEns5vSMfGM8ETCa+gPwHKwqduZ9FRRWsEnVI8DX9EIpDdGm6sChYDNbhndoOhGeO
8WEijeNPQNSfH3a3JmjeNvWGwq/XYn5F9SySX8PyqIKdNum4ssKzTzUTZmSgzeoqvcCYitTSPN03
lVVfQIymHs+LAS0pvRwhPsglXgD5YcqSOQNwFK1orQ/kICX6Ts4HCtDGRC7umse7XjtAqYaqID0U
m+BioT3RUwe2+YI69PLaYjk7tDksZ9e7UbaO16VGuWdL57LYPRC1Pp1twl6m4ypk2zyATQPuK9P8
FhREhHXjI41VWu9py05uYVW5KV7rCgf24rDajFAcvF+RybMMW83//5kfuxhcWrquDphaj3VnltUe
11JRreTFEZOu42bd5/7ZkBN8gzpwjfv8ASNHgHNqo6CGDzhS3fgXVqM+6l95JzS3T88z3HK+XfYU
Ki9kIJkbuB1d6W2wcqpU/MzW+SWufeDdvDcl6gC6/fuCjThBdnYJ5x215g691lv4om9t52Slb3NO
UUqLdJWYVPFO4+iI2fLahVUuKqRHsmTblv0IVS11Z9fJp4mp7h+CaEzo3/v6+NLKcyQPEQmL1yKr
lPKQ2DqBHGUTFPoCcePBF/Bymx0gIboJSmZ5vZjr6BtdzZ4qi6iRj5JHkKmBEEIUEAYX5T6rS/Sa
oKh6tMjzlaulU/gK1o5uDjPuSq1FRHwyBADrKl/x8+q+ncHSKXPjGH76/VUE4Iw0KebPXgcEwYes
lgMTEujBmGX6sNxmreN2Yki1z20rz0O37vsswmbJbFnhjhvRamYqTt3pZE8TPswQZ4DpXpwn0tMt
Sydt7uIwikEhng1mi+BGpR74xkLtZ1O88jK37CDQtehY9uDzGeF30iYg+k+IGoxW/FivkZQbMDkW
HyfoIrk4FEAVQgnLH4JPAcnr7An0Sp/yzJ/r4GKXyeQaTCGQxb92sD8CbLobhlSZ6TGOyz9eFrk8
UXgC/Ynyp6bsFUzJTcWz2nljQYUklWGVHPSTNwGvyYqdYuSyjJn+DAWFiZaGwslb1t1fYUE06qDU
BbsayG8ZWyjJ7p6U9zZHFcK5Eawt4AQ463rKiMeSRkg/QOIVyWNR2pU6XjzLeSZpd8iImIMHMqrZ
74t5fIBatQR9uq12cub3D61yxUVBaMDzcYxXWoD5yZVm5jfYbisR6VKrnBDINjuMUYP0SKU+bf/Z
+XVTF5MoBlE7r/fp2QN2ZOVAtjA29D+BBf7bARKMfV7N7WzvCo/k1AS4I+ehe2pizsWHyrilN5Bj
/NGEjYz+fl8LXc+VlbN9aoTpjSGA6tjECpc7aLGN3sIrqIKiD6hwJvTLALH0tgDIp/sDiWPlh/z+
XLriVi7KOQ6Elseq5uOp3eNdXmEhXsdKGSKKMlrbHseLvia3Tvl/1ZUP93CfHB9COPGgflRuZTu8
ozxi0pm4IoAHagEM4IJ9YT/r8UOgXu8wwNoXh/2B4rTSrKSl2MUn31DZj/6qjCBUUH1SL7f/2M8O
OI7YSJZYYBI6N5VaBzRJOySG5LxILn1yyjxDZxrIEds1XiFW1ksh54ody+CifTLnrqQ3e/quRp18
lvNQzdBov2BCTFz5QXgU9O7BzkWpO5AF5QBhh3h9+IaJ4fKj7HXwsQ6AW0dyr8Ydx7V8lcbIrkOF
WbO6zZoqFO1RG1pO16WnirDDXU0lvaSblhe2yWUcgu2ynSlGVJqKzPy8nPRGMIoLa/k36KYiibiS
35s+PvpFOGizKDjWs+BWjG4tls7bNi9AOoOWEJ+c78vvl+SzLfyoIJOW9X7f5qzvVlg+1HFwxvcs
5Ve2BNtv6qKA4/nVO//kI6A8Pl3KsF8AqFgUdVUhgXmr3wzAgBJG0j00iAQtifzuAH5vhQaKGr6f
IXM9z7hVDHjqkb6Ss/hvwOSihvvak9vzda24Tae+eIODGTLr9cr7FJVCWYX+PYu0QONqrCStPpQQ
/zEVoEtX767um3n4W+aVwmRHEnHkC+kIwNvdmqE0yD0KTJvOgoQjuY7o6699s8kBdCKXkYb0leqr
6+zGmMwmh4dwbeyrGpMj7i6SuEGePJmRVxXymDMXaDpPFe79f7d90jxkf1w/Oj1iEAuZpm5zajSW
pdl6cqONJ1nMMNshZ2R+2FHlz9tkl/9nYF1UIruBm8kySKK7MlPkrGiexAwAhdF9kfdr4R5Wltaq
zj+l4h/IidPKDtb/mWr6doDM4kUIoaSUvD0S+P5ukQnWxCTTq5Ip4LxBXV6zxZTngO1XEM6oyuCC
AiDK5KHCcpU1cedVevEAmk4/0PyyFo/YA1j2Xrl1+nGBEqXG8KjhKkCeD8y8ALqbZdPNkt9SXTLL
o6cq+jAKKgb7h1+ktcB5YU8bN005Z4edC5mpEjYGH9/yrBOXn3BcOu2pAznGw6/ATnX/VrFRxk9f
MAaXvmErc08YzIrWejaPgh4ayNpzZNS6bvrmf37aaMF1RoTOUfP3+l3rOu6YXDGsBdy8G57WqPlc
u4hFFT3Pfd3+wBTRo0TUNVDAX1VY6O8fQs9HUJRL3dEngrx9scgRfaR8wymhID6u1wTD+toTM6Ox
wlfhZQ6T1xCrzt4KzbIi1p+EVsGL0cr63YMlQvU+qaVl2T9vnz8ef/VCbbDrZkP6a70u+r8H+bb4
kmdNzxNisuwDxnWMxWpqGCZJbxassvr+NI00sEgQnagLCC4KTn0mIjKpy87B+xnWa9J775NDBYwb
a51TCUr43oGb5M0TFC2lfLCqxVkLZaNwXzNv5Ai+y9wm2Z+zQCMS19ZIcq/OXOUxrYqnlOEyphi3
3WRVwXGRLq3QR3aE21K9fAFIEFUl0GRX6JXymkstahoZRhrOaEzyL5d6CgXCIEH3TPFZfGCcca34
9ynErE8yYDaYWdlQy65DAUVp2im9KExkmOcrS5LGWK/zhCb7mW8gkZBT6zL22nUYtOsbqcUsJiU/
kx2hXmtrtCbVxY1W+7PqmbK3SwxCUlBlqbWbmAhac52CPbmvWhm7kgSwjYFdhVmGikxiPO68WlOj
M+p4hNiKPsqU5f4zFmfAT6QLR+0/YeEqwhLiwSuKd2BhpJBvU/CS+zi+MeJDGJGzf4LgJVTqU03b
k0hxKw5DLnn08R+IOtr2xU2g1VAe1LTWBue//LFVBOJlmYeZmkWq69uR/I1K0EO1qyAYWxGF4Hv7
PiYnL+sMMLE4m/xliADx3TvriZRNP02gi/9VyrVmRtiDGzWTP71jKD3N8PAwD9fkiXouT1T+irTw
0dKf2PUFMDmlvZpsOXRFCnli8kEJwwQbfhxpbqYkjptXy3xdjr3eVLmrHixAySzYz3BoVzu5HPoQ
AMaBi2K5e3F6+S1d9v2tEO0K0vJpjbEtAMhQ3zDzVkolkMS3HKwZuQ2BTFIRjqcQ+66FPpGZyTjL
X4SioijjqvqMkErnAdPuDjS2EhkU5LhecLDQWez0O4gOY5lr1Ym7LRTdsfq7zUiaN1Kp/rPqjhBr
eVaBvj5vLeoioRe9jLgdAhWMlMZve442Y6mM6BdU/dZhpDh8h6IaXyZ5WS/8gOPJ4Ddz8vENMEy1
7uzkXc1Fn+t27HYlrZhOUd97DOxrc464K6F+gLsex1DmevSAaUxDiN0KfpXdsCMa7nGPt72dFocj
uHawB49ECQn5927zB0lrgh+qPppX4rk9H2DZkWDnX1+6LYvxwEQZCV7s/kmVim9eZc+Nke1AZUrq
SjgFQQMnrRxcW9uPFX0SEYW1LMQiO/kmWLEzvwE9Aep/j6bikJUJeD4gkgr0bCXY5Xjh8B47b3Ix
2f1CAdYfd80GAeteCFbxn311u09zG3TG3niEv8zJDoS4m0kEqb6YShNh++1tDUVgROUNmfJI/+NG
GJH1ZpE/JDAJk4Lv7J9sYb+YTZNFkSN16KnsRUjqbjv1jiV1TIxGenmUVNrB5MCXc7k+8xtrhfGK
xRrNG/Bzi+6mtPBvxtIU53KLTvWX1MzbumDy9TCmZDgm70IisXoHNLe5pGDRloJbhkNOu9mrUDie
VG1YUEodpMPBGUylZz9Xb4/LWp1B14J0lDd0b3I4fSgIZzjqVLf8pDuxvw9AsnHQ6bNFfKp4UDkj
KyWjMc3+ow1rI+lleYpnJnJi9/lQmpZ1WJ0IqAFkASPEj2DZq1UigB/z0O3pZvVM+PoAimQiKzRl
lo1RhPENjClpvXOqhfxsPqOweb1UG/8VN0vO3pkGAt6vDTVPzrNPVqRAMFPvgxZAxTlSbmo87vNT
fV5hz86p27HWUVC3CaWoABJC0RIszXKs4U18/mZzuG2uZMMAA+lxTcgvWgYQ9C8WBM507xNrG+Bs
W/QSDXNGdsZhSKg9eigQ2QUhoxh42C7u9B1z7n+/FM4inEqdH2EoVp9KRtAF0YD/RrLaADnkFTo7
wnvCB3+OShbDu2gTqx9KwCmq2mpGSkO/kk6v3qP9mS25fsu7jsUil9kSR4aqMgpJ0hJDukuB7paq
jkeZQorS0IwpRH2kyj60sV+UPj6DzZLQimaBiXdRi6FLptcLyaI8NzHoMY6u4pvkpForxp8lpNjQ
cDEvCRHpggvZmzbN5SDqTR/Q4ZLMyj5Ddyso/5HclzpVztgRP1KoYjJ1FKzVqJZgZEnihk2HgWpn
xpIMzGU1jd7pxu5tTJb1L/8gq0aFHw5dNsCMdxsCLcfhwUPzrvCWSD4avek48DJqVOTMTAB9Imb2
Dl0jFd1fhrmIm6Jr7LmeZrMMHEtka116Bb6am1m8Pn8c7F/yCi8bq4aFRsHNscv8e955EL1gp8t1
Tz/vEylZc9gw/xpanyyGb/aJf76z/4U6ZYuqQr8GEjfRvkuk8UyYDr33YaQpJdQfHnCByv/etQlv
1wgNN7Vvp84t0vc6OOvYOrMlEqD52iykFlxQfm72TmK7ZMK98gULJalSantL01ygjr54af7A5Tx/
tgem78qDuT3/wKIBnQtUifPDbmLOtwJyBeKLbyU+rNFFbS/pELESCpB4ReYNWm5o5Zp1huVa84YT
/VZaTcSHcdhNUShF6yE/DQKor+r7bENFBD9i/aSJaWwpLVCSK566YCQgJV5gwBU1QuwyvDnvVIay
QglL3imk8lxvXqd9fuYcLcYsnEKL0MDB9bbPNPekbJIFuC82OvxVVNjCjM4vV8H1J+HvCfc1AQeE
1ZSB5bJ6wZbDENWQanL/QXulGnNQzSdew1b4J6NH0+Za4cLdX5PxGooJsu59XjuLKt7r+1cQyCsN
CxEIcYrAGRkQwQn4VqfHfQcWmvsfn7PBBgqu6Yxo9s3cadSCBwbnli/dyc38GMBJIsZXBQJfMgVR
zd6rJf9u8gzhWZ4Y9ImRFvZfjdJT9qIDjx4ac/OlGtpYLI/6bDimAuaGxrYbpbgO60uAZVj8wZif
s5EG0ugdKZEor3/qByKdIMPwKymQv3TFsGOyZxCu6u+e6cAjQWvqM34f7JGl+/flMO3FwsR1YNS1
VihTambtisuv5fIUB/eYhNAEIokar5FKZcg9QN86NdXIsOXroTTZna1jlEu+NULi5OjXOiTnNY3K
TQvUlgSclVZ1ebrLUkCgwTOk9mgr6c9ZVVaIOTO0ax5SVjwZUN/+v3nD25TyEldVSKczw/GJwBgr
wlAX5Iuu1BvDr9J1N5goaf4l2ygndlid8TER+jf/eOlDfqRezKVLIa3zXzJCKhKG8R9m+/EIc/N0
uvTrDeXBTv4sitiUKzkclZtxmjGtZrVmeQ50Oo2BToJX4OVas7xsmZiPWfwBtkX7/dV7psKYIjE0
LpaNec4r2KcniM9fsiRLHMSyRpMJN63sEi38rtUEiR3Oc3CkCxeD6W1wrmBuDrB2K2UunWxm0mip
YV0aPWnKgYUPRKMjQpWRd+8lHQMWFOY5PBS6/4OEP21NLoZqmG13J/wN3qBPH0XXcTBAPREqnEyP
DUrwpIqAy4PfdJdaPPZGnuOswXI4KqWGaQRYDa+TodwmIPd02HJS8+5YnjBmDe4vJuscmp78TnrZ
dgH74ob0JmpuChChEHf9/gg+Tbobgy9hSox93JJyqrtODez3e25+X3fTmdXZhVtcm7ZKI7cnEkXW
MKfzEPx4KJP+P7a+e6055NvTX0CCph5k6zrkfbqtf1DuhgOg82NfGyXH1mPNn41woSiZ7AYbm+g3
yn1STjDMVZDdhksTV2GTCR18s8z7bqiAPxjOkO9VqwlT0HPFtLoSBDhgSr4pL8L/7S2sdn0yxSKn
QurkkQr1UhorTj6n3hCLdXCieHpys9tdxPwSbg6ApMQEpX7QNDAg8ok/gIc+L0vpn/giN5dWxQCd
l/iPqrZvM+EGNUYvv+u5oRcd1nZhOu/SdNFZfkNMbaCvJ8/RrxzG7cBAZnEaRokKyY5zpy8nl8ms
JcLxy7ubfKZq4zNP2dGfv4riitcs/VLE28d7V+y+WdmqzD+Eiy4IGV0MlIQu6+z22iCTZ4e6AlQe
p2e/3HJatVLp7DU7AmKziCEJFlBODrhfQaMA/E/8YUIAgsXW0VAm2qFN016MhVJ7EoIz987zkeuU
QAtMSgB8kGC0KSC/IW2nmgQg5b/CN8/BQaohdIvRYgvpRhyMb4jwh32urbwTRTjF6aYpDr/tNJyk
3PZjMCLi0hYJdKVG7xxomxG71+WTagOr4nJzca8a/QVz2WVkZakgLKB0vqXHig2iJLVkqjs+vtDz
jan5uAOjSkxbA1HE9MjjKidUCADmDJ+TANkwDBe7zQ0JIgeRy+2xt5FY6S9gqIYAcfed25ZPCjRU
LuncaHjSXTDa6Md/Z7kYQSHV/nv+6tOkP7uKjmVqVvZ+hRsyzObnSpYvRzLiPBq/yOyEMklsA9XV
yfus2nnIvUxPQNgD1YsseWYxvHXOG+xuim4gYhJNLZcerIkkjVDaMAOhvmGOMCGpTKWJVWTJVXGZ
YTB8Si6BRrJISthTO4BZ0cq3wohr9NZaRQcD50bICpXqjFQOoyjh4866aTxgXGZAxhG8RaRopl5r
LeFa6s0ArFqIWF77/BOwoUDES/HHuagtSq8tNAg5EFavPeQUZTTipigq81Rge0xU8YoCy2lHc/jv
UVukxzUN1A4vQP+0HexQMT3ulggASGDipWkfZSxY3bK44PkuAy5rLuUVyA37eUzsB28TlpCZGl3K
m/N6rwncWfiadqd5EkFLPtD8DIkiYL7Sd6ap6NIStpV1RhP35mCwbATtQr1SkltiW/815zk4XGiu
kXbpVkMbz3ck/lSApTYZCz5o2x+4J2yhoeXx755bidO42SR8euwG5UnBWnM0OgGuZkMLaCWaI++2
kBOJr8hJhE3ze/QhK5YXvP0BvLxMnA4SMZ2Q36p2+UIg1tN1LWuPxsQeMkwvSS6pLo82a5KxE3+I
Fse2SX0aILxD9H+fCmG9dV072LsvgQ0/5kmiG3FYqD/yCUpIN2ngRkSQZuqRNQunIVj9r0d+xCIc
W9ECf6BN35Vl8DPo1Ovt67qlnNWntc1PhBklPCuF1xLX6qQHoQPFc+jX2IrXv/dZjQapTBG4Pl0c
Yc328egZnlx8qykApW2UtIOXPrqgYwixjA+1ZszSIVZ6CAHc67SZAi06OV/46/31Ci5xPU68pK0t
qWsuSK6+6sMyamB5/ILJmzp37A99mMCXRC+8ZwvHG4ICNLyWl974FAhxlpm4IVLf7uFWTmAD6339
x8e48DH/rskNvpHPm/nzQg4aCYeDcWLUZiR/V7WD5YUjOo8rZ1ShnpU5qfom5uMASYMJys7T3gSu
VgW/MwOwFa5n7MMbb57WKF3SEpWKI6YUkJhtGUNDwWvD5UB+1wLO8+D7/0XN501pqZZmcprOB32n
zYxQf1rnl3xBkCcIV5jeqO4LUMu2ROAWJPz/gXi8nmbEKkzTkPpFLbECOSr4XrH9xnAS6VgM3GVq
HoD58UeNkeG11BxUCyBNmOfVxY1BGw3j9/8DAIzHYtIXMoiIwLiiPmTW4Gt3DSUoVUl83Ac/WVl1
n7cBr+FGdgJqKAMa+GIqI2BGU4xu7rATvw9dIE7WA3RPzkzgnHehzu6ha5MN7xD2Fu4KqXT/nBHW
VJnyvxrXzNsGGHQ2qIznogs2BZhG3Txb8gFiB9+rG6Eu+xnFHhPnuhW4tp48rdYHHcSheibBiQly
aRKMlMkUoimuBEWtR31uyap+5oTlKpHexfMJux2WD3vq1LOKXiCkjqYEdPiAQkSiqI73LJbrZvai
DGNa2uqeYKum/4c5bEIttJtsLd7+Uc+/DAPeKYVsk4rq9jALzYLdI0RY9476aAAM2IGUkN/JP1cI
gOrNUsuMTZWEuGx6wdfZb9g4J+fIG1UsTQCw1yUc6vO7LRLrWWxukcdUv36k9I2UVAuNXF0VMDK+
2zEbh9LLwzm8DsJUHqz2RmcTvWx0COQVt9IY478MU0m61HWeVhUektqH4d3OwtbwhoePIeoZxc3t
GLR9gzuQE/OnaWiI/6cNS3yQ6bPVI33LipB1sjL4eE1+yRTxHxmLnY5ZYJUTFR1UUuZmAkEmNdDT
QAoewKASkRpEThloFE+Kz7t7Oe47MNUI8hl1DhvonycOzoByiGV9RydlcZFIw1xLYAOq9qtGGECc
kX1vPfmznXl55XPcuPqfVZR10UEMQIvr4FTL80yu9zY0ZvkHaFdNFyaGKmeVNQZso0Jxq/8t2UNw
dAhJ4V1HvVTti+jmaAAlEzzi0zSIjdzWRt59exJAWJTD2RWPr+Jv5qPOoWDU7dBLiE9durs9KKxq
vrIH3KVa49sYUIlUwei7RYVboZfVC2dWBJiTKGlZXz3pi7C9EG3jo0YoN0/4ZJzkBwQsCe71YBgx
X5AUiQX90Sg7L+40nBiUhKhy8/CpvqA/pQa1sLYtAMAxZLcmpZAJbj1dxzp2znBwquh97fxhFfzB
gsXLNd+cT8dz46AnQEOCLFVS7hlQo2deG5k5TL0bN+4NprB4i9YseqtCSjnxF+vmHtsat2K2kD2N
iW7He0ngHdXgiRUbj602IOLyZREkin5l59ywL3IzUNifrZwMSo08G/DulkkAEMlp7CJNVtgJ8wt0
HA95DTzKMrM96WG51u76x8Qg9xVJ+0MMwSXi/gqSwuNKt8LNQUiBC0eFkJOv30fwBAuuIz2UU/xe
l/zNCS9x9slwiNqFx3RZLH6xRgMdfrT59lxZyUB027wnHNcbK2u6jWa2oFLGdNGILOGT0nwNQ36O
TBQ3HznnfAkgotp3F3gK7CDYDLqKq++2JnCI+tSLCf8EvJTCohH+TWlv8EA2boXEz9VF6kgSG+zW
1O3uNTVXPMjjUpPjWWpkEvTNUe4wZlFT2M3tu4Xyg9QIDsNAGfqaEbAei6iVfjK87z7YbU4VfCR3
ndT0mxcMQwENgV+Lk8/LpcjJMgAGDE+yc/v9xzM6ZcjEgYFfT8XN6Z7rgokVi5bqfEBBQh6thTvO
Elj56cf5pqnj8RowiQSuuUNiGO+mZiEjKjnCDku7S0DbIfvLD7ZdoAET9L25QT0PxvYLVpSOecC1
f1cDPslmmpcM2MoXj8H3kttbTvHL+PEt20cjJj01p+so7baUbKXwFmc80P1eWSYdUPZQXckKNcjT
nP8cnl+s69/Aq5vcyNgjup0PluZU44k28F2KW6s6Gqu9qE7HfOFbqMSj+hTmAXY5dvFhDAzoNuZk
akMmB8n1AoZ+258erNi0Z0Xkp5cq3Gx2EAoYZyFKG9zhqrayf9Owj/LT7vLUSkzuFozFThFrXn4e
DWQdkjdgybfaK5CkPlezP9K//Vhmk1EMRE2XoADs3azdqdB1AgYyivJ93qZkValpGOQ+XnAXZ4YG
Dk47zraE6kaaULiInCasu20ncvMsREWYUpp33Br0jugVjJZv+tJga3uYtKojvB/n8Cgoillqwg9B
ePwd9mKW9m0BNWtsOdZuM+2X+5jriR6Sge75r4uJJbcR/vMw0ogVG6quDXP+OfzU2DKyiXhfkP6D
MizWHLtpOMW4VNtT5sU5cAVBGBkzcUz0GWWWJkJbi2ZQtiuQxcNM5TSVVWc64j3nNnBD8egM5iM2
+Q5dAxPa3tt7nzdZZ9SBdA+VUeaU7sUxBIG+GWkD2WqbA2ErHjcT4yxS9sfE85voBUOYlaVsbgXn
ld97vwt0+yrSUBCNxZSjBwfnl32BVAi8/sHIzxC6tiQtBmm2M2hOelzmd6HIC0L7rhp4MWqSJXT2
eKD1LiOizYdBG/tOSQC6fybeKv2G1tyoHeoCgdfWOLx1G9Yb86h32xrfm/OoJNBpJ4JqTlfbyPrM
VpcMskoqr9SwWoasL3kLuTzC/mkhVCMCEU42f2Enw0vb7cgw7t4P7gtc7Qy+Yd3mI2/mnjmIbBTs
4Fgow4cAbFfpnglg6pRUXCA6BmYhLTqWv4MYsJA/zeF38dmxO1Sb9OE27AAyAiJqXSJLXFBq7Jcr
6Sektu/Ud757wnNhDZ0AftAtnd4EPfvTeiQ2+CDo3joGqqOVnDqOu4VmLq+24RMySChdyBULJJbv
O3pdSI+mYrtBsuqDHwpIwmFh1tSLcb/ahAjhAGjsCb6TkNvutyQgt15E6MJxjuB03VeTdl8LjKPY
IGVLChT6vhBgRrg4Nb12JSnOZpYOQspC1fSuZTx57mtE/ObWuOtTkDU3Vhnj8LH+t25yFKWRNX4N
IRW30D8FZ2e9vQw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal cState : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_13 : STD_LOGIC;
  signal read_n_14 : STD_LOGIC;
  signal read_n_15 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair82";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair88";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair76";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => cState(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300037333733"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState[0]_i_6_n_0\,
      I2 => cState(3),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => rtc_wr_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cState(4),
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \FSM_sequential_cState[0]_i_8_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDDDD"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(2),
      O => \FSM_sequential_cState[1]_i_11_n_0\
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => wr_ack,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState[1]_i_6_n_0\,
      I4 => cState(5),
      I5 => cState(0),
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_4_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => cState(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => \FSM_sequential_cState[5]_i_6_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[3]_i_7_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(2),
      I2 => cState(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => cState(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cState(0),
      I1 => cState(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_9,
      Q => cState(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \FSM_sequential_cState_reg_n_0_[1]\
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => cState(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => cState(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => cState(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => cState(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => read_n_12,
      \FSM_onehot_cState_reg[4]_2\ => read_n_14,
      \FSM_onehot_cState_reg[4]_3\ => read_n_15,
      \FSM_onehot_cState_reg[4]_4\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_3\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[4]\ => read_n_13,
      Q(5 downto 2) => cState(5 downto 2),
      Q(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      Q(0) => cState(0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(3),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => cState(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(4),
      I4 => cState(2),
      I5 => cState(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => \rtc_data[3]_i_1_n_0\
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => \rtc_data[4]_i_1_n_0\
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => \rtc_data[5]_i_1_n_0\
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => \rtc_data[6]_i_1_n_0\
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => \rtc_data[7]_i_1_n_0\
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[3]_i_1_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[4]_i_1_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[5]_i_1_n_0\,
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[6]_i_1_n_0\,
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[7]_i_1_n_0\,
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(4),
      I3 => cState(5),
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => p_1_in(0),
      I3 => cState(2),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => cState(3),
      I1 => p_1_in(1),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => p_1_in(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => cState(3),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(5),
      I5 => cState(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => cState(5),
      I1 => cState(4),
      I2 => cState(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(4),
      I3 => p_1_in(7),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(4),
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => cState(5),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(4),
      I5 => cState(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(5),
      I4 => cState(0),
      I5 => cState(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => cState(5),
      I5 => cState(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(3),
      I5 => cState(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(0),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(0),
      O => \timeout[13]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => cState(0),
      I1 => cState(4),
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout[13]_i_1_n_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => cState(0),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(5),
      I3 => cState(3),
      I4 => cState(2),
      I5 => cState(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => Q(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(5) => write_n_4,
      D(4) => write_n_5,
      D(3) => write_n_6,
      D(2) => write_n_7,
      D(1) => write_n_8,
      D(0) => write_n_9,
      \FSM_onehot_cState_reg[4]_0\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[2]_i_2_0\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_4_n_0\,
      \FSM_sequential_cState_reg[0]_2\ => read_n_13,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => \FSM_sequential_cState[1]_i_2_n_0\,
      \FSM_sequential_cState_reg[1]_1\ => \FSM_sequential_cState[1]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_2\ => read_n_12,
      \FSM_sequential_cState_reg[1]_3\ => read_n_15,
      \FSM_sequential_cState_reg[1]_4\ => \FSM_sequential_cState[1]_i_11_n_0\,
      \FSM_sequential_cState_reg[1]_5\ => read_n_14,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]\ => \FSM_sequential_cState[3]_i_2_n_0\,
      \FSM_sequential_cState_reg[3]_0\ => \FSM_sequential_cState[3]_i_4_n_0\,
      \FSM_sequential_cState_reg[3]_1\ => \FSM_sequential_cState[3]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]_2\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState_reg[4]\(5 downto 2) => cState(5 downto 2),
      \FSM_sequential_cState_reg[4]\(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      \FSM_sequential_cState_reg[4]\(0) => cState(0),
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_1\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_0\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    detect_stop_reg_0 : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Aas : out STD_LOGIC;
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rin_d1_reg_0 : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_data_exists_sgl : in STD_LOGIC;
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState0 : STD_LOGIC;
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_0 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i_i_2_n_0 : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal \^detect_stop_reg_0\ : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_3_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sda_setup_i_1_n_0 : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_3_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_5\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair28";
begin
  Aas <= \^aas\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[3]_0\(0) <= \^fsm_onehot_scl_state_reg[3]_0\(0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  detect_stop_reg_0 <= \^detect_stop_reg_0\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(1 downto 0) <= \^srw_i_reg_0\(1 downto 0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[0]_0\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState0 => EarlyAckDataState0,
      EarlyAckDataState_reg => AckDataState_i_1_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_2_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_8_n_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_2\ => \FSM_sequential_state[0]_i_2_n_0\,
      \FSM_sequential_state_reg[0]_3\ => I2CHEADER_REG_n_6,
      \FSM_sequential_state_reg[0]_4\ => \FSM_sequential_state[0]_i_4_n_0\,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_1\ => \^detect_stop_reg_0\,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => I2CHEADER_REG_n_5,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[2]_i_4_n_0\,
      \FSM_sequential_state_reg[2]_2\ => \FSM_sequential_state[2]_i_5_n_0\,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      \q_int_reg[1]_0\ => BITCNT_n_1,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      DI(2) => CLKCNT_n_21,
      DI(1) => CLKCNT_n_22,
      DI(0) => CLKCNT_n_23,
      \FSM_onehot_scl_state_reg[7]\ => CLKCNT_n_18,
      \FSM_onehot_scl_state_reg[7]_0\ => CLKCNT_n_20,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \cr_i_reg[2]\ => CLKCNT_n_19,
      \q_int_reg[0]_0\(0) => CLKCNT_n_28,
      \q_int_reg[0]_1\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \q_int_reg[0]_1\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \q_int_reg[0]_1\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \q_int_reg[0]_1\(6) => \FSM_onehot_scl_state_reg_n_0_[6]\,
      \q_int_reg[0]_1\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \q_int_reg[0]_1\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \q_int_reg[0]_1\(3) => \^fsm_onehot_scl_state_reg[3]_0\(0),
      \q_int_reg[0]_1\(2) => detect_stop_b,
      \q_int_reg[0]_1\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \q_int_reg[0]_1\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \q_int_reg[0]_2\ => scl_rin_d1_reg_0,
      \q_int_reg[0]_3\(0) => clk_cnt_en2,
      \q_int_reg[0]_4\(0) => clk_cnt_en1,
      \q_int_reg[0]_5\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[1]_0\(2) => CLKCNT_n_15,
      \q_int_reg[1]_0\(1) => CLKCNT_n_16,
      \q_int_reg[1]_0\(0) => CLKCNT_n_17,
      \q_int_reg[1]_1\(3) => CLKCNT_n_24,
      \q_int_reg[1]_1\(2) => CLKCNT_n_25,
      \q_int_reg[1]_1\(1) => CLKCNT_n_26,
      \q_int_reg[1]_1\(0) => CLKCNT_n_27,
      \q_int_reg[2]_0\(2) => CLKCNT_n_12,
      \q_int_reg[2]_0\(1) => CLKCNT_n_13,
      \q_int_reg[2]_0\(0) => CLKCNT_n_14,
      \q_int_reg[7]_0\(0) => Q(3),
      \q_int_reg[8]_0\ => detect_stop_b_reg_n_0,
      \q_int_reg[8]_1\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckDataState0,
      Q => earlyAckDataState,
      R => \q_int_reg[0]_0\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I3 => detect_stop_b_reg_n_0,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => CLKCNT_n_20,
      O => \FSM_onehot_scl_state[1]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I1 => detect_stop_b_reg_n_0,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => CLKCNT_n_20,
      I4 => \FSM_onehot_scl_state[2]_i_5_n_0\,
      O => \FSM_onehot_scl_state[2]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I1 => stop_start_wait1,
      I2 => \FSM_onehot_scl_state[2]_i_6_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      I5 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CLKCNT_n_18,
      I1 => Q(3),
      I2 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I3 => stop_start_wait1,
      I4 => scndry_out,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => scndry_out,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFEAFFEA"
    )
        port map (
      I0 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => scl_rin_d1_reg_0,
      I5 => clk_cnt_en2,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scl_rin_d1_reg_0,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => scl_rin_d1_reg_0,
      O => \FSM_onehot_scl_state[7]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => scndry_out,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => Q(3),
      I3 => stop_scl_reg,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      I2 => CLKCNT_n_19,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => \FSM_onehot_scl_state[9]_i_2_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => scndry_out,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I1 => detect_stop_b,
      I2 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[1]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[2]_i_1_n_0\,
      Q => detect_stop_b,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[3]_0\(0),
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[6]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[7]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[0]_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3080"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_sample,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \state__0\(0),
      I1 => detect_start,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \state__0\(2),
      I1 => Ro_prev,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_4_n_0\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state[2]_i_9_n_0\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      aas_i_reg => \^detect_stop_reg_0\,
      aas_i_reg_0 => aas_i_i_2_n_0,
      aas_i_reg_1 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      arb_lost => arb_lost,
      \cr_i_reg[7]\ => I2CHEADER_REG_n_1,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_5,
      \data_int_reg[0]_1\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_2\ => \q_int_reg[0]_0\,
      detect_start => detect_start,
      detect_stop_reg => I2CHEADER_REG_n_0,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_4,
      master_slave_reg_0 => I2CHEADER_REG_n_6,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(1 downto 0) => \^srw_i_reg_0\(1 downto 0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[0]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => SETUP_CNT_n_0,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int[0]_i_3_0\ => \^tx_under_prev\,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      tx_under_prev_d1 => tx_under_prev_d1
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => aas_i_i_2_n_0
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_1,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_0,
      Q => \^srw_i_reg_0\(0),
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => master_slave,
      I1 => Q(3),
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => \^detect_stop_reg_0\,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[0]_0\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => sm_stop_reg_n_0,
      I2 => gen_stop,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[0]_0\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => scndry_out,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[0]_0\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[0]_0\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => \^detect_stop_reg_0\,
      I3 => Q(0),
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_4\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_21,
      DI(2) => CLKCNT_n_22,
      DI(1) => '0',
      DI(0) => CLKCNT_n_23,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_24,
      S(2) => CLKCNT_n_25,
      S(1) => CLKCNT_n_26,
      S(0) => CLKCNT_n_27
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_28
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => Tx_data_exists_sgl,
      I2 => \cr_i_reg[5]_0\,
      I3 => sm_stop_reg_n_0,
      I4 => rxCntDone,
      I5 => msms_rst_i,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => scl_falling_edge,
      I4 => Ro_prev,
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[0]_0\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB080000"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \^sda_rin_d1\,
      I2 => scndry_out,
      I3 => detect_start,
      I4 => Q(0),
      I5 => detect_start_i_2_n_0,
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_1,
      I2 => detect_stop_b,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => detect_stop0,
      I2 => detect_stop_reg_1,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => \^detect_stop_reg_0\,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[0]_0\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[0]_0\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[0]_0\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[0]_0\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[0]_0\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[0]_0\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[0]_0\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[0]_0\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[0]_0\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => scndry_out,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[0]_0\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_15,
      S(1) => CLKCNT_n_16,
      S(0) => CLKCNT_n_17
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F2F2F22202020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => Q(1),
      I4 => detect_start_i_2_n_0,
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[0]_0\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[0]_0\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[0]_0\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[0]_0\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => CLKCNT_n_20,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[0]_0\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[0]_0\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scl_rin_d1_reg_0,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[0]_0\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rin_d1_reg_0,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[0]_0\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => sda_setup,
      I3 => Ro_prev,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => stop_scl_reg_i_3_n_0,
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sda_cout_reg_i_3_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => Q(3),
      I2 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => sda_cout_reg_i_3_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[0]_0\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scndry_out,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[0]_0\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => \sda_setup0_inferred__0/i__carry_n_1\,
      I1 => \^tx_under_prev\,
      I2 => SETUP_CNT_n_0,
      I3 => scl_rin_d1_reg_0,
      I4 => sda_setup,
      O => sda_setup_i_1_n_0
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_setup_i_1_n_0,
      Q => sda_setup,
      R => \q_int_reg[0]_0\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[0]_0\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[0]_0\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => \^detect_stop_reg_0\,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFFFFFF"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(1),
      R => \q_int_reg[0]_0\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0E000E0E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => stop_scl_reg_i_3_n_0,
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF111F1"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => gen_stop,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => detect_stop_b,
      I2 => stop_scl_reg,
      I3 => Q(3),
      I4 => clk_cnt_en11_out,
      I5 => CLKCNT_n_18,
      O => stop_scl_reg_i_3_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[0]_0\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[0]_0\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000820000000000"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => \^aas\,
      I2 => \^srw_i_reg_0\(1),
      I3 => scl_falling_edge,
      I4 => gen_stop,
      I5 => Dtre,
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[0]_0\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C500C000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => scl_falling_edge,
      I3 => txer_edge_i_2_n_0,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFBF08800080"
    )
        port map (
      I0 => sda_sample,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \last_rd_reg_reg[0]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      din(14 downto 0) => din(14 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \last_rd_reg_reg[0]_0\ => \last_rd_reg_reg[0]\,
      \last_rd_reg_reg[5]_0\(2 downto 0) => \last_rd_reg_reg[5]\(2 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_i_6_0(3 downto 0) => Q(3 downto 0),
      sda_o_reg => sda_o_reg,
      update_i_reg_0 => update_i,
      \wr_data_reg[13]_0\(5 downto 0) => \wr_data_reg[13]\(5 downto 0),
      \wr_data_reg[7]_0\ => \wr_data_reg[7]\,
      \wr_data_reg[7]_1\(7 downto 0) => \wr_data_reg[7]_0\(7 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    rd_reg_i : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_0_update_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg : out STD_LOGIC;
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(5 downto 0) => rd_reg_i(5 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]\(7 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]_0\ => \ptr_reg[5]\,
      \rd_data_o_reg[0]\ => \rd_data_o_reg[0]\,
      \rd_data_o_reg[0]_0\(2 downto 0) => \rd_data_o_reg[0]_0\(2 downto 0),
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      underflow => underflow,
      update_i => update_i,
      update_t_reg_0 => rtc_0_update_t,
      \wr_data_reg[13]\(3 downto 0) => D(3 downto 0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[5]_0\(5 downto 0) => \wr_reg_o_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_5\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair53";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => s_axi_rresp_i,
      I5 => \^is_read_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_RdAck2_reg => bus2ip_rnw_i_reg_n_0,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      \cr_i_reg[2]_1\(1) => \s_axi_rdata_i_reg[7]_1\(3),
      \cr_i_reg[2]_1\(0) => \s_axi_rdata_i_reg[7]_1\(1),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i[2]_i_3_n_0\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i[2]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[4]_0\ => \s_axi_rdata_i[4]_i_3_n_0\,
      \s_axi_rdata_i_reg[4]_1\ => \s_axi_rdata_i[4]_i_4_n_0\,
      \s_axi_rdata_i_reg[4]_2\ => \s_axi_rdata_i[4]_i_5_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i[5]_i_3_n_0\,
      \s_axi_rdata_i_reg[5]_1\ => \s_axi_rdata_i[5]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]_0\ => \s_axi_rdata_i[6]_i_3_n_0\,
      \s_axi_rdata_i_reg[6]_1\ => \s_axi_rdata_i[6]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]_2\ => \s_axi_rdata_i[6]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]\ => \s_axi_rdata_i[7]_i_3_n_0\,
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i[7]_i_4_n_0\,
      \s_axi_rdata_i_reg[7]_1\ => \s_axi_rdata_i[7]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_4\(7 downto 0),
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_5_n_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_6_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545004505400040"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i_reg[7]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[1]_0\(0),
      I5 => \s_axi_rdata_i_reg[7]_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAEAAAA"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Tx_fifo_data_0(1),
      I5 => \s_axi_rdata_i_reg[7]_3\(1),
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => \s_axi_rdata_i_reg[7]_2\(1),
      I3 => \^q\(0),
      I4 => Rc_fifo_data(6),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(2),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(5),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(2),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_1\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      O => \bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(3),
      I3 => Bus2IIC_Addr(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_2\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(1),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(2),
      I1 => \s_axi_rdata_i_reg[6]_1\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[4]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35000000000000"
    )
        port map (
      I0 => Rc_fifo_data(3),
      I1 => \s_axi_rdata_i_reg[7]_2\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(1),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(2),
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \s_axi_rdata_i_reg[7]_3\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \s_axi_rdata_i_reg[7]_3\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[5]_i_2_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(2),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(3),
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(2),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(5),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[5]_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(3),
      I1 => \s_axi_rdata_i_reg[6]_1\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[6]_i_2_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000C04040"
    )
        port map (
      I0 => Rc_fifo_data(1),
      I1 => Bus2IIC_Addr(6),
      I2 => Bus2IIC_Addr(5),
      I3 => \s_axi_rdata_i_reg[7]_2\(6),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(6),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(3),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(4),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(7),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(4),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(5),
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(7),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[7]_5\,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_5_n_0\,
      I1 => \s_axi_rdata_i[0]_i_6_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => s_axi_arvalid,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEC2F2C"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_arvalid,
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA3A00F0FA3A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[1]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
jDp50aeMxrBsezgKOsGYciOT40aFyB413I8O1ZUZ9UJguncKyf2vCUaZ8CouhFJJRy3Wcc0ftgSY
ctN/fBvejPsmDDfaRZdTzExol3Batm/JwfFOjjzNSFqZKmY40zM3ZGZ9gKE8eA54teET7ICGeATK
AfKTPFnZWzRpbAn1HyNX8YisTQpo4e01ctc/r6IETgUesYM1Qy6aNbEOaWoJdUQIALIF0VH8QJbV
xpAHa9YDLUM9dCt09jkaCAQT/nv6PJo+H0ULxDvX6+bMqNvsgtuqu5zNzrR0JNkBSS8qFYleh1+m
nqe5xZi1Wo+r8hX55+7426B+RUM0P9XYdQASh/DD0SCdjHwS3gxkz3uRTZzWKz3OuwVrlFq7hkWg
YxweOL0ke/lyf/mSndq0Sqk0awVm12ocdT8WOK+LPsfkK0qTktVZx2fGLR3/LVtFZNqsH9yGk3DO
n1AU5+Gpsirdm4BZhEOmSCRzICb9n0I/uneo5H9sL+7vr8dIaMT0hu659R9vQPj36dLU/v/Ewqwi
ZEaaNDWPMvR2v9cDC0u6wZDTUs4vVa41cd+hwR30KMSkqbt9qPJ5TtODsZi6SfWI8lGkC9D911bz
UFog+n6rkkJBlG9hyGlTGlXt9iBEFuYpwCoMANOcaQuGciGO2VqAIj+Ha1EeIH+eblQ9phxzYFCr
kOScN1/80WQQDEg+N7ciLApyyenCXUZbGTebQ8yjHVC3fTcLXv+zWXncMHjzQEqdHb3eSeJ4rZ5E
eFvCEqJ2zWyhCtYdB73ixpx5V1sHrp55edit6ghKxhvj2VUHVPmGlCqsUrVWx76NBI9v8ZGVKjg9
csozgfa2L4RjDOZdW6IJmLDPbB3RmmE2lZqU+4TGrvEujeVFtdmL3fr6stxwNkqOaOph/h68uezh
/YFnqDLELFq+Nxw51w6dyoLNlj2jicNSjvdNh9og6dg5auClKk4X46Xqa6/0WHJTQq/3grw8DkUk
2LzO1NZW1c2HVLSWuMN+jmMdf6mL4V+GoB64k0k2l3fQ595jR/xBnWk4NW/kcO+7sgHEpGx5BjwU
MMh7L1kg/sp9w6mjAnF9OgmZUjg/phugE6wOGuHZNo5rE3xFasN9LJHgPJ0zj6R7K5nyL+V2WlX+
ScSP93QfLCbuSJxSFl/JRDY6hw42mLxKU4HP3+6mTgSGA1sMnNRweWuNbXEI6W1o+9hsQbCVOZEC
ysPoNtEE9m/XLzjLnad5m/PxLZucH5IakeSsPbMRHJ2hzD8Nen8IrsWD9O6I6LJuANlVyQq3NWaR
oEerfmMsIkccB/Fp0yf3oIF7DBtinJ+VOkRS0SfbWkh2N7XMKO+siS9VG9pAVkemeKxz/wQf5hJ6
poABOBaNSUkh1yWZpstGOBlcQuW/4Dy3SC+kgg2YeJScpqc5l3tiQtHF2vbb1HnJM3uEoOnMQ3uv
RKv8MJRM9aIU8ZK3qyfYv/FVgGF8G7XsSFi3dpiQlFc9tiBMOwvgqwJ26/lE9eRI4Ujxi6+/k+AX
dLcALABQVhSyj2ZnbMF6hDjrpvLzDVwgr7X53Pjr823ZiruhhxDARVQly447/+iOG7QJRJVu5aM0
3eQ2yNHeBmCqF+2zbbYHZXEl0hPtitrnKpLX7izwQsrsGBcE9oGqJW3FUhZ6Kf8oa5J16JnNWivh
VP/vgPzIZAEBfuZin24fkzjvh7s9+A7Pv5uiQKZP+/a4sSUEk+ttVPJzvC5vU1isXmIbOwoJkoGq
QgpS5ZYKnA32PWtvKx9yRzmhE1KrBK7UUT/b25DR0K8A28kGdmCTy0Q55Ah3UXA6AfSMvIb+WLZy
DaiKK+ka9sz8hdyI2S3C9O0E93TD/lx4H/NM4PdJmxjp5q6rfW1aI4O2vWNdRmDjqwPF/lNCHCzo
cOb07omacyASSR4Rw4udbSklNxzVoX+f0EhHaRNbx922BVYQyDweExQrThkNDZ6S5jvwE+V6sxOk
pxM9bMgqIBJ7dX+ZON7GXu4zE4yjBRXqhRfE8MnT1mzf3Od6Y23RhygQqCgW/zaKj1+rFm8VVHuZ
LOk0X1HNYGqfP1g/cuOnvbmyUvJlT2uu4mK0+3YftUgXeKiKggYK8N0ijfLQPNga+Xky8e51ka/r
MVrdAeD/sAknEUDFzKkAyJTgZ4IJiZFg1dyM9oLISIUWPHQreNdSJJNiZ+uDmh3N4RsCnI4p3LEb
8DlEhV8vRSXu7akx+ApqrQ73QdbSwxJ0b/PcAYXZajYCgWTl2R0WLKmQ6N7zu7AhJrtb4jHJVGLn
hfqahYo6lk30aEl4nimuUMFJehPBeVSijjwQPQhfHgyD6GJutir1lJ6onqEjeAkcZPhKuRqZ8m67
JAqfElaYA9YXH0pe1QtKmYmb33pUD4nvjNIppGfqThf9878YLK8Q9YMOLdDkt5zlf8FyCCVHxNMz
W2ZgQb56ruq9UeO3qTjH1z8h2mFgGDHi5YsNJtBwNRqTub4mOAC8r5BAx1hR5yL7lIFo14hqGN7S
8pjEnDw2bM8Ez3Nddf41QdH//DUjtaItMq1wtJwr3MYxatB+vXoB4QaLdznTMZCPOztfr0L5fqk3
APoX2B9lTnKbztFw0eq501Xwqzeg+Fih8npdCJNuA0xlv88+Doj72hoqqzW/7Pe9pmZ3bG2sed3q
aH/crv9VMs67S+T20pT0ZEj82bnSaeZPDx/xheJMWn0FYIOjkinF4Za5/+tcgyHvzNhx2wjM9p3c
jCC3M83f8NtBH4O0YRAfo8wwUtXkPHMGURbR8MV+L+3Pr1ud8n6I/wYi2H7TsbLriExWbsfFwzmu
RxhlbAlwn0QRc1ZlhGfyB05pAXk2RTd7oj5TWYESHgHrCT/1vVv6dc2iSQtdTB68TrcH+gEAtS5b
auuU7dhr+FLYWmltWejyDT8nuhIAyynfFh46+ajhnX6wy9fgTL5arYWd0jN76S/xfwBpryAkKaIp
Yq/7CFz4QgHp/O311JU40WQDSGVs0NDucQMQUQoYH7Uauk/nwZ3XjaHbRI3bJGO+HpNSkEBfwv9W
3d3iqyZT9f4IGbKI+9OB1ERw8GX8onXBw3GCjbDVlV9+I1tB/sW0uB6eJdWbogygoLXJlq5nWD/N
MLkXTRW7FioD6FMfUOSe2jdw5brIgxnK/tQ1fZ3DRo4kN5Cmk/xvJDr4DA2b2tSS3lvryzJxCgDS
ZC7R8pz941rVfzN6x7QsnEalGqXCp608ikY5Hxv6TJZnYHxRTStjrba1JXd9Vt3uglkgfKecHPBJ
NWZSHe8MSjJNihger1V7+Ahzqm51hJkdcq/+LcfU5F86gAsQ+Sfpa3EMxAqaNKfPEAlwlrgfMpUV
AU4dbhlhzO9q0jhOkSCkCKB2Cg5dGDcnfiOphndAP2Hgb8tbOBIN4fJjVa3upQ+j4odTPBaMAjvh
1PfxlyEeLaWTXk97RGuaiNEx3pqK0JvNB5h413ocbwbWpiUCQMVX2s6E5L14cOcbkFr/VF3aS6sE
66AOXy/IzPE3oJkgpWGYfgHNZTPp/tp1kFfTkfkI3IK1xwOcnL4KH9fxhvrZ3B8EceiCCIsX6fgV
I1ci+kzs+BJON3iAOVxHCBGmm+P42OFtSrayFk6RocUESSHsiY8GMvNj8JiP1KBCJhabSLSrlURF
thaEe6Nm1+zvVBIpM64RiX2Tqjz5etvH8ElLXugScDZPgYrwq5RRIUlKJqiIPD8b9YvdjITnXUcg
/LIHClkr3atvPFaj/9H1CbzNxy9cqXFqhg5Isf3UYk8FUfssrtLCPehJyqXxczuPgrD6tRdmXT/T
nxdI98oEt+YcmgWQFCDs5arEgXybYcWXJL1i2TKh3tm/r1GEe/YxHzFSX3SDSvAoPqsw+9Eu5tTc
yC0wm+/y7cEhJPlKk6d2LqrvOzWEEDrmPrJOs7PfRVozoZ3l6YqO9GOosXimcEcN9zWDVdeuijCS
G5LFgE/aDeTAcS85A8Vle1pyZnbXy5LGTTV92K3IXtqYbQyJmLbAwGsODDDn7F9ZX1hDoWQq8gao
HHtpAzUza4El3eBcNE/WkQyQ8T9KdtXYZq/Po7FvEEuMRkuZ5c+k3tKLGCcx2XvkNdu3eC87T+TT
KVKTOkWZlxXtpSUOAqUk1TGXla6zqmqQMXV/x9Cz5Llgv2/S44m/KxR6uiIBx72JEpCHDildVIqt
6GflCrj1zEmE6PXwtj2YHkYoSA4v39ZlDljVju0lmb61Ek0ZLPnWGS0zp0KXzj5r5zgngVoIyrkF
ibm8HpnOyuzTz3YaOn1A2YrUSC/y2XeNy/+jcrXXTCDNSfcJOtQblnHmQWPA4pmCRvahFjf6Yia2
VyXCkqsfmDzdzKmvyl/0st+JHDCmp5kdK+cCpj5vxf6M5cAdXSbnW0OkPlZMLk3WXKCqYU65Yu9D
Qaohf8Tkzr3wT24oTpNHs/wYKGjMnNikDZ0wCi5KS8m/GuSS3NGprGUgL/kfvC1yvf4RanicLlIb
H15mP7/wYaPdtoH5TrU6D0QYQQRAKgmoXJDdBbuQqQ9/mA4aVs9Lp6FegpFqckiQ5VRcjR05Zv9X
CIuBqrLtdSz82fD6mMKh9TH1MNPUKUTUdugm2HUD3uf9+ch4tB/fG+rI8vtHUmKTgnhKIo1GX/5t
DorGz+PR/ryUGdNBVamOKEjKZ1ZmLY2UNNVVfeRFGXSmWfBACtVtm5M92sicH8Fw7AHOIevFvguQ
FPZUReojiUkV0Z7YdP5NJCUpGwyp76doOcn1t306FeF8NJjEs05I8DYsui8zVnZkXtrpHae69Oth
qmKqQKkhYZQuHQgj3B7sLlpzs4OrO6Kp+4NXKFE3VnA0XsIx2B/M0QVI5Ts/RBK1LyEuhrFRaeA3
WC8Ex+cHoV9cFAI62fPiRb4VRcnP/E+a35zJ1+N7akl3CeFa0xHEJ7JBjEeTncfLbpt4AEfvogIJ
wq34XXGHCFTdeuNW2CyeFRkfMhbmGwUd+kMMvirYgvRpcSC4xFqaMjCw62gBcx8eDkeU0lURn5WF
TBib5eQBhF83BJZkasFEW4lfktAOtwd6OjhmtQ63LDTusC/NiVFG765jzeJsd8HorqO3ToxJtG+S
HURvsYgFTkPeUtcJ+AzwoCecRFYA3EXEemRKB7QTUz1ChG6YAQXeXqrAYdD+TXhr+4H7cQTlxhNM
CGQUO3y8Skk5FinSNdkwRqMlS5KreTEwivFaZnzjTVxwjsIw0gFZuz3UhV8rvHip2+EBEMOzDDi8
EOytCVoPMVuyQc5oLW5Pe+iIAPbc1HRflOLxYiP+f/SUZGessc6MrMePsZDRNlS+qIotJ9mWYZ/3
t/CWoYAdAIe2qgyU+3e7y2VxB0koGxG63Nhgc7VteLh8UvDPzNi6u6nLdUy2UFUfYn6PTD6IRtN5
8Yyw6vrG7LXEryWQHMfJy8f+d+73LFtLPT2fTNjtNMRdEQhDa/dbNYP5AT6Cr3Xo3qq8JpH8Nb7W
Nnmr/K17UHl4++rW2If8VvRdOqWUq7gJUNZya6CQr1cXPguRmSGraYQ9cp0e/X+EVvahg3dLejR4
gDJvV3zEAN0ib33DzQ1FM+P7Gk33tF+I045xgOJpF1DznM7DD4rWpgojbKL1TVe5XkefXW5tAgsy
MdqtU5pDo3rXgLxN14f3NZCYZED5JG+S+bcst+INn8DguoDg2oX14+mOUkd8Rn6xJyUvL8sueQ51
aErZsy0/s9aivSQXA5yxHC9Tb1VfarURG8ZNfzEiqtwb1rv48nBMWdJkdJDZPqXSkEZhQCCBQzMO
UIBarcGW6wdrZVVK7Pk+lYsO7rwUmoIiigk910Qc14vBug2ovHuEqEHYI5Tv4tky8BnzO5c9TGe3
AwFqZaSY0I1PexsqNzq3gWctlrka9gT07/ImnLhKndzkdTxkMZxgc1lxZ5JgX3Hi4H4n6nisvI0C
xtS8DqiUj+3mjqt4RcTYbgPCuluqGhVwevg/oGPZLE/+Ex4FomC8exbG9YMQTJglyUT7Scw95cUN
S2h8Ec+NO+gLh6Xo09irMTfHkh7lTh5mz9wjQ6wThE19CStY8jcCV7bYDgdWn3gn0J9IGDO7vWmT
cszz1jWn+pkCFxqxYc7SGYe5eIsT7i98Dsscy09iskctBf0Y1WKzOdkQ+V+dYiwq35OZOpLysXdK
8Qlh1RcMW5yRPPgTZWDs4RFg9D85cYObK5yXcoJvq6anXijtKWAU9+4af/wH3F2a+ESuHfMLWjS9
MtMDTJ85+HZp+PB3UJEe7jf01rUBgfNE8NiOHWui75YRxveg/O3eI9BS3PexOaGlCaoEOz83xbCT
arc6cbvZ/mQRdIzf0ubn3AOqhEbQMXoTdYBlJYixFofgmmueOGEP7oVBR8bsA8vweN89AVEL24NH
oBxEawrc+5PnflVZLQw7vf5jC2dY5tVC0RRBqZN30wy3RqoNQObNhoujLJDOgMiZCP+BplFQNlZQ
Vkz2PN2iRa/jNw5Rq8726RS3nyDcLtmSs7mfua7IjYfv0VhWz/FFq2QhKsL4X4XQtNcEF/1+aG1z
dJfUtoG6mVzt7IxWg/moNXJ/ctj/Vu6dbZNku9avAaVsrvkvTAl9Zxwn+ype1o9g4yVUVCuxIahX
39Gq624GZPvaSyznwpG4ZegJB2ZxjIYEg60lypcryLuedPkxLgdFb5AvSbCY+BdOaBtmvrrLdV7Y
c4d/MdxzmCloEFIJcrE6Q4TQzVyFKbrDgQO6C8fahof+V+rmVeRdVFWwnZjbmy5xypRwKEUz7nSL
lzaBc5XfZQ18Yhg3PXXd9YrYKg+tpF5dsz2dzP8FBRvvGNi5iTIW7cKL6ZZGi3EZCIm5A3BigpXY
MjcKyka0goTCEacDsC6o0Nv+FsQ5w+dEQrByCxzV7/16+H2k+VphpRnowj58zPMUvQekjH4qrk3o
nv0vM8iIaaqSklgDpNHT96z2GwHQhgjXMRn6E2ZJ/i7eVsqI8cOGvSWpqVAPMp3BBHeB+awZfpbx
ktVLrawrIADR7ovwkV6H0PB04CYUcVbE5xLLIuemigBcf7bJooSZrD3FbaEyJP0cwLOzugg0iVVl
QarnoK3juLvVBgAX6d2R9v/gfQ8BUasBacdqrQXlzpQGJUR0P5+sQOucTNWEOcLPELemsSK2pjba
23UsOMSVqodu8zQxpb9CwwfbksxLfQJQUtMDtX3vsL6G/OjOHivvZ0lwafTwFLRDaeMIihNh4MWo
7BRmvCL7eTyYMVRak4tQc1eU93oUi+ZCltpAjzFjfyxIkC4GdvFpOOq3mGpCZWuOCPO46QzhkQQR
4QWky36ynBPj9VNNibWArQqGAPskBeYfsXKZNEK9Q/NRGCPty5ITKiL8NkBRkQYh65phruo/o2Oy
2ddSSgr2cXZaZ9cAU6IWHEXTgUrVxiWaCE0opGpEyCgtpSCZctVl40sWm0oeutFpI8pDpfbwTRPB
G7cdmm4+gJ6oZeVY7znjuDqvdN+YP+EBJLAyW68x0jvpynLXm02LMdSrStCdrjmULRLSMkLT9lyo
uZB+9GlBObcvuZJ59TiBI7EIr+sT3QTvAANDbv5xkZB5ugCEp+cAPbOjf7iznW+C/DAB/VpV+A3y
GiCilpIY0X0EN4SmUG+GMQlSqo0a1/86Mo8BJ7iJ+aHKH+LbKxSCT9QfsrErcYpzcTae+SbP5ddG
TOz7r0zI/9Mv9JYvGHUjFm64Robu5EKCUUJTLTctaT4e6AbkwAOCZps9AU8pa9nHB7RvnwBGNPml
71f+q6ou6sFMbYwbT85Ifdsu7jKPutFTwaRBtG0vM/j2vANWeEVDIiCfeIgx4LlinvejDiLqHJiI
e3FyWz1rRICDIooXjlhU4gy41kfTQXOS4ilwa0SqhElyHgvedFTD43pbuDyROLVB5R2qjGmQsEH6
LLe9V/oyu+1TVIambWoPre9LAmRHZ8R6qbVIuv1Bs9ztWJC+Vyxn0fLjmzFxR1s8H2aO6nAayGYa
L5RoC6SPiRw/NZT1kUa7USL4J5gFSlQd4VVWCY7n6z2GYkPf9zh+NZaAYS1EwCiaaBlm9Q+Zu8Lg
UwpQCoKowtXwtFDPsfk4QIvBr+Ab2iJbRlS2VrXnpQ4GuvTmkb/o18u+FK41nbiZrYAFdSPQnfp/
pn1YyTiVAOiinUgk84DtZYx8QCVaa63AAqMnEsH1/UBfURDgvjovzBj3qoZndZLFzgaGsf1m8ImY
FIuG9l8uJWsbGViu3d8XfuMbTHUr2IRY2ii/qeCV0DWS0qDs59uymdY/xOdPbN4zJKMOkmDQtQA7
ZyJ9Z1kVEXpokYNiUik3P0rMxTZaUArJZoacQneBNxKaqe8k5fyXFOAPK0+WTHa9WxhoVmSk1Ukl
PO+h0oolmTlY5Xm8KrXMCe3iyFJz64lF2MgeCJ81d9GJba4WTCcDXeEEpnqXjqKRjN5I1hkjKuUV
wv/PxGQ7Sx+bC/e+8p5kqPN/lFft+TtlBOVG+gF/iUe8aGJbvisXecbYgctz3bOUV9TviZlNNaVh
q4W0+KUt3GkNV5SBB6t5aj/lUfKUsAVaHJnRJ5MmL86szunjqlt11a6i9iL40oTx5ZFfMNyCKWNa
YRY+mxxQvLv4dHbawOTUzCuwqLOcIQ/aUD0mTi9Mp13ZtrwL9Xz16NHCUdCSfBebjFBDKLMOpkkz
z4ikLWzz1MlTP6YrnwHrm0ayri4/eKNYQebgJMzqoQfuoOetqIRBDZzxkM5GkzOjzdYEF24yDV7X
xCz3HMR3HjAab559vwzje4ucoJr/dE0DNxLohe+OkOUVzV2TVnpqJhUqZ4V9mcSza6qwV8CY4Fqz
du/CiWGUos10NNPSfSV5fnbStZB+whcqg6T5MyAQFWKNeTbRduTl076er9FxhAsAc7yDneLcEKMO
liK5C6Pshf9u4Fu1WpzMVdoOzTp3BgkdJuhsTYEuFiOOI6ZimBSRm2UzSf8nYUSefs3qR+7NQoEc
8zjFYyDiJrksUPeOCB06Wg5t/hFlqksB2yquWSQNB6GnR+vQXaZM2w2PVWqhMXDMZAkkZZsqbQpi
tpoanXZzP8SD3JCRmTDpSfBwt6SqWbTtAXPLKtcWYz39IvtASiLZmvKv7hrpsdzeTw==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUrrQr5qlzmaeBvf24iMZFLHn4VygvtQgvDs4f1mk6WRDwh2Kzg8LFiH9jCQ
dej1jITRRYfl4EYZt1WHKaeQVfeO1dcHFc1cb65EtGAdopmcPpQZmYC6wMwwLvmZDNJqklZ+sYk+
DN9CZoADOUXf33QVZjI4w+ld1xWnuVy1xpoJdUi0BBQUrwsTTFkbA7siOJnKYdH8z4JVSG1fHFf9
SwxPsnAxIJr64J5cn2pq/AhSDjUs38JJ2bdrqxGGPX0GMs1ROXR779/g6vQZYJoxvS2Q71SA5gGG
Q1gs9h5GY5tm9vJ+biGs1X0kfihBBkWNR1BjzdSdQ2ddIzd/IqpMiberdmVBnIEHwlutKmeJbxqA
Wip9MJKnj85Un3Tf+9KpwbBDYRJblKdFQMVfiaE1SAnzjgoeWSzBHDa/IC8a5f6C4TGrmNZ1T0Bm
EhSG2VsatI0EMprsTBL/fX163pPmvJUSIJvcPry6Kr+ibW9UMbku2wgNo2Mf8EfMLe0klCnwbVGU
Q8MKKqh/Gn/a3I84h4UTSKUZJqK1+HkXzmNsg3LCiZq+ARUnVJdMYeTftvz6VunvyXd6Rt7voa5Z
nSSTpS9nHfjKoUMAFE6dj47Eq6TRIgO7AxnyFQqg6iMs1+3lvPIU4XBiBT2MnDXVr7HpZhfBOnye
1QKj4bINfnv2MNtfGzkw0Js/Rt1ibl+ExqBGBuRGz3gbZ/7ZEOvpLD/laQGsSoLIYMbeSleBBUZB
N12Va1AY0CSoV+mjVrUMjVERnQ1fY8itTJ1wBEA7tu/CEle1uSbN0F5cyMK/dXo9bM0U3gZWeO5A
h/CmplouHn669wLnoZV14h/dq/OXSAiTJbv1eT82I1HpFwiIP6ma28fE17h6zlA3m1MLOrOj5Fce
MaWQ1oFvjQXje2DM08wvUfYcKNu4sCr7Ie1Naz6VL+T6/lDAOLQZ+7KLfg3KDBDOQd/jYsgWx0xb
+uDBYsRJ33+nVr9nARuZQIG8fLrmKe5soFQZqziKNsrMYpZdbA3OXF39LRLvKO6CPRj8dXgKFxc9
g2mZy/fAFPuGZqAxoi2AIzpSsP5RINE98JfmqTZo/g40RJ3rU4Z1smyjWHhF8EHzXtiUsotnQFKR
afjkPaKsM2m+gGCqT0LSd541WUKOT0bR641iHfRkLOn85n8k/1DE76fSWUsNI3O6M5ooOQHHBoC6
qE9HFC2zwBYfi6pD24slZX0GRs4+d+NOVkjV3b03d8Upf2YiMxAm6QdOJOQPgboc/8LbQgzxRS7Q
lX79h50NP0wX8HfHPopf7Yjdv+qBeSzB9ajwrOdaGh4GJVt8ODYz8413WybX4orywH02FdPu7sBe
F6eprhSNR+sCYVLHQlYlWt0IMdRq1W/KBuXLCRzoQ5JqSUDckLWoTkizYqP9IbP4EiQkFdRRsJiP
TBEtovs9yB777hP2MqGMrTc4MPfBnZTBz2j2oKVKaqd9rW/2mnorvhW0xJ1PkinkSCLSpYwjhFd4
V1v1m47eZkTIsAkTjQgMUHgFubyP0gbhE3aFd7Wba4ncJWDKwim9ua//fWbkNCXYjHr60jMetZWR
XuKKVKxsqMFbzfQlufRf1LWxiOWoztrpe4Nu0ZzzwRX9ZMpENkrDKjIzi91In3MZzWSuA7QdRp5P
cIax9BMxScPbbzdc7amfWeaccAhq07A0Lid5RZ8AtkUvMqVuQccTrUKhCTyWfLTay5NTpW4pMKMo
BsMiS19VwFclquKZUXxJ6yQTxo75eEzyxX/fLbPbsnLEkaurjuGi+F8W8lgh4wu4z3PdZx4v+3gU
OIm/Dq1kE7Lf0zap7rHmLy0vz76KInCqSgr0EvTAnsbPdCXjHo/VkOEI5qB2csUjjzE4Wv2uUPI4
DGWOqQfnumazEQmglaW/NXpciq2+gzYUnFSxu+NeSMdq/j0F491Ki+ax7ecfUiv7wYFSrVnyWl0N
4CZcD5EYhDU4E7EF8GH0sq7M/AmVnDKutDfn2x/3VzruWhFgxrCzCOsw/sgke9CRnW2vG3uxdgqN
Ox+gMOQwxK3YAE1JwV7/aITNWl+AvLZGKAPDH8mVMGkLG8bx2sEtu+rG/O3Ph5vywyKP35EuEloF
C5EqZOCWyQuisTbpJMpGvsyvl6JUZC3bWCQE3qbWBn3olxJ6seawxCuatMDTwcc+YuMEvWlqgm3c
TKLqIQ2lTc2SnfSop+TANh/L56wjEVrWakCu6TQzIracDB/toUfr63hAApKVRHxkC96eqHbJDwuT
0Kpe0kl/c3LlhBDkgmyXN2p7DM9p5QPVrtN3qE9uJ6tUfmq8V1OXJ0xsaDHOCGGQVavwL/Q9fRfy
rHPK78s8SysGkuNqxjVAcSPmGCrAEv41HynokFdLd+TpdeDVLcUER7iidEE9J6yb91AMfwiQP0ro
GBmEy2jWV5UwDFySlx+L1cjIXcsaoAIGb7xtI7KG6P6qCTsscx3sOHdxTBvaIg/u+SJvjUNRLTjW
r12AC5ZmZ6IyYha/aSHUDpjprjvpFKVNOjxC0jF0vcpaiAp0krijCjwsb3dZBf58nrtMGMzaZkcB
AYqGjbLJwyyRVcnjYv3QemhrsRKNzUMmflRzkLPWuWkVonyfanoGW26GS5RsKrBO0pyKveg3EwLm
H9qP7ZrTkftLmx0tPCyG+lFq+Zbzv/fGWpPAd02G4SI24bHGy74jE6Art9AIB5vk4dmTWKTcOvvZ
EpsfPzlhm7ipAbA0OPWIlZymcyK6yChgVT/5D0U7A5wsnVDFRuCo6uoC46OoPk+dFjSndWpubFcE
jkEQMmleVKFCg0Ma8x5UdVZpRh2DdsaNNxi3yI4XPpjKotyIcYewWA/OBFMiv5RKXkDRLPQ0xdRK
o0UGyn+PBwA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]_0\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_1\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]_0\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_1\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_4\(7 downto 0) => \s_axi_rdata_i_reg[7]_3\(7 downto 0),
      \s_axi_rdata_i_reg[7]_5\ => \s_axi_rdata_i_reg[7]_4\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUqRyFe+DXxYfw/ZMBlqf59EzWPldNYROY3NlPNNkSaZ8StYCAkTK/9clDG3
uBIdPV9/kiCGM+ztFaXYyAy7h+wgO+gU9bRJ2ub29ZAiPdn/+0cyWqtcYLAS++zzOoBQ0644mTsC
WSHuIjRIv4HMOc0caixALNl+54WIkRS4yB02yg//iluMVVrbgx5rvYu+YquJepKeg0pc34wzeTLj
MvYECrPHdYpVtd3B5/I80dhImFTGO9iQmmoEkS3ktlJzX8gucWZ9lNo3mhPMFm40QbimT9yKTGZ4
8QBDlmZiebwenqoJDZeV/Cvvv4Rwu/Di69qkkREimVRXpxuAI5TQewYhbSbUAya32XrC59OQOMNP
POGLJ2dJJv3W5y3DsYPB48SU/o/j0QnhkrP2FFthm3rvE2XqJjKRiMQL9YbDvSxfWYdTaIMm9/2R
Q9u8DRQfZAldbaZM5WITFH6Skfx93+xu4P3QuT4QFnvuW2RlXLOZIRVRARPKydwnDIHWRxXfcjyz
p3S7ntUkf5b2IYc0bvGvfi0OtnCtgH39/rDQLrANuNtgXs2BQ5pXtx6JbgCilTWNxV1ptQ5V74MZ
NUSYwnKexeRbOgx4wB1BZTowO+EVqSZXBq2jq7zWSyk0X7fe/57BvdNq1gb34Yw12G1rcMhu26NG
JPlDFZOljt6ZH5gPLwzu5CRVb4qN/PeN8t0MtToEor6zw+VIjQVf2+y39lCr93gjWH2uqac11ppH
GTft9uurdZ78Yn2L0XVln4GAYijMKiLRB3kf71y4E/7yLKlr9wR5LP6WJrHvqevOYeeux1ttu3Wr
SHE/TIzHCft++n37o8VIWrTf1Wwbiz8K6wjwj59wbWlIMBLmBvud9jS3yR9dqB/PE2NAfg4zsJhx
xJ+W6WgvwEOHC3CzwDQu+X/a8xXdzfcN7ogy6SDddFE17wLh7ARzXT87pmiUuLXD+4KWL9R6ZULt
OtZv1JPKQGTkUEYvedhoz/W1ow1O7xJ2n7j3kJmnlcKSI313DbFEqUdgwLbggIvT2vVpUKvU1Eoz
m6mgEFiutQVk4IKwR716nw1Zanrm+qdxSYoPpuv78qoODDdlwpYnMqqF+At9gBxOZ3jgen1iPVTZ
3TpYBOdNDLLpRaPu2Ntb3thO5ixfQzEhgcSYB/95PkMLlbeBNtjvi/uUvvN5Wmjl4/KakMU7NH7b
tkRaciSHfgSRHuHI/tAfX4Iez27fNWHeJnx2mNfuTZ6q2oBBHGg7E28tnjnrKpKp2ll77Rehdj/y
jOotsccYi4fJbVEYnB3rX5rBtxM7767sVxQkr+0K42awQUeJyg1ZQFam04QugRkx5lPNehhdCyxg
7mGXhtpm3TPqI3GIg+0jNUm8kn1xR9lEkcFAtjI0uk70g1gRHU0uU+WPx/YukpcB8WL5ggBEQI4d
uhDAOUWow87KZ83EY3pvE3iutdZmoLFyG5r4oUOeJCzmXAp5byb+iVb/3nTkAdoqLe04nBs7V0vi
TB8TjGtgSOGph0ATR9pMEYLBrkCKrK3ZHLAJ1VAf0lrbw8is4xuYBty8GhXP7V2RZ5QqQADMg26b
JWEAfkt3+9xbB99IRrdzzKY6wCIuh5xg2e1CTOzandbll/kXFC8rb5EJWbCVaH5/gu7LaFr55lUh
3OMcNKWfzDB5GtpFWhoOj8VH5ceqPORJQZl7pWipGM+jwV/QIdCcCPnLBKHOl+Ke8WBm1LaYKyyb
5qrw1mzt+zVfH8iypnPNjhAKbHhpEiWY4lK39oGnJKNrK06m4QRHDxNiwn+K9CEncPAX35I/3FqO
6CjGH10GuqDNCy5KGOAXYT0/57vdKfhnKEx2kO/3kR7L4WAgb31Py5ar5N19ENSl0ii78UKmcKvu
YVCtx2ShkFMCXEMdG9vxK7fyhDp4rhY9EUtta3FmWK+uk16YBCKDeT/deb9CtYe6zLQ2fdE+qsx8
j021Tbk3oUqRfXQ2X/AEyOpmcEcTPfTRKdDjZ+688mhxtPl9msx2g6BM+V6Id1qHWtUK8c9I6dS7
FPsVdW2Wh5hAYiVAeRC0ALJGzGUbzIbOgnioF370iSTS09RgT6j0nUX2ap3UIKT5UkDaHJkIvKLi
PUWQts7e3uPWPfjkI4TQWqQ9QeB9cKs+yOmU+0hx6OUI7IKB7Zk/Ndjg0qoQGHq/bilOAHD4q73v
/13qY1gLAsKC5a22PI5tYIE3SIMEgzbY6Wddoq+sLgABjaRiWRW4+8zNCg9oyJbPXcKOa9i1WxNs
b81+sbMDtBqEq/v1+qHeFIj0p7EjqET2TNyHSctikJu5woI/npk4hhVw1dvpF/vHsfrmBsqtVXob
0rbiT/6KnXpsYx1vYLriYDNOgn3iRXzOOuT3dP3MDpD8jfeiXCW7MQE8M/QQoC4YdvpUIAPa2sxQ
KzNlokWtS6GF1wdub4ZIfBuGyKNxMjJGzuBVuNS1SbYiEZRmoAhxhJOVYCLjm4fNYuJzIt7EdjCy
2NS8Ul+r9ykp10SUPtLhRuAsTRqbakZKswdktD1fAKlTlEj4rvcRf7pIMRKgtz4oM+5eqpT0kUBR
e/bmFqG9Ir4NoEcZdyU4KfuBQ7ctSUsSLK41VEGDgcpeBVIn9QdPTwRhEVEP+xVqh45Jp1mfmtqe
RYeTpn4Btnqy/TPn6iysgFu7gi74qK/3Ant8Pyj9Fhjh5cY01UNtz1cgnCRs5QORtRijr1e5itMz
0nWe2GG6/BJKZI2FDAjTNEOAvEng1jRB7bpHfQIIEHs706kJlxGvEgllEBejKL2bYdrDrcwXIbEI
XXDZxzP7rMBB5pTm/RmUHnKwDhNSA/qNlUNab0xEvZ6sS+Enu08k8GJkrOynIvHp5GNmQr+IXb7z
g+Yw7SRgXlgj81CBOcX8jJy2tebi1/+E
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_0\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]_3\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]_3\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]_3\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]_3\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]_3\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]_3\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]_3\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_4\ => \s_axi_rdata_i_reg[7]_3\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i_reg[6]\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUq0md2dvvqMXdSgZ7isv3dI8kQPorbYPtFkz1Ep//ELQbX5QqvyswclY1XZ
BSOi1E8+7/43mm6z5TSCTVm1rhtoUtTC1P5z1rIf8O+qSPH12AEqW2B+fclVSdfry1o9qaxsRhHX
nf2tE9R1j8PnWVbxIh1GyYPY/nz+2ZnjRX9lHqpxaAydUKcdDnzODkyJwkHAXG1oI8TbNKiLho/V
+cwRhMIR/+s/JxrN6bpIpUGOUT9m3b/UGwYksxdjYzmYrGzvx2RbCP6BXTy+Vna7eONsa+7O4t/T
AlHw6xZPeHQZJUqE/UXIHM/LY5HYpetmxsBm1h+2u3CqDzslqUKGUDWUzAMGLx9kuYof2fsZaECj
wECgN573slxsNn/HJWLLOjgwcBNGYwq8LwhHwf6LKKrce60uQ+ZAY0VaByM5KdgruN8rDC9UtxFJ
EfKpy07smoQrgndwabgi76iojJfPL5AwaCH67ndmq65MJtCLn40EHjPjfUEeahiQIJDSJ3ngbQwN
TQUbKWPZgFxWt95IxadHyeBMZuwizoCA2W1Dyn3ba0FBhnAwKv9cf9wWrtInvc4gKON++GfKfk/x
bY1B5+ZNZJYVbAZEDjRfcAo3O0oKt1g4UP/3OEUqIXENfGNMk69o5pWkBRK0IvjfZ7eQDNz5NmyT
uNF+QWgYf2Raux1WvASWzsKOYwDtcwfFphu7o3LgxNBe0psqlnZHDErociTBHP678bVlipQRaFvi
vtWLr1988eSjvXsiUZBknU3goBe7EXPtLuam16sZg91CLoK2HKB2kKnzhz/zU1S69HkPBKujPZN9
9Wh4/FUh/cXEbvB1SWhrE2aYxQ+R+V2ppLf8k4QnLY2E6DrkvhWLEo0lPNX/yyhKla5yo0l5gcTl
kF/hHbGwrXABMIo8CZ/Dw6X8wRBGwpXvE/Mws76R4aM+nkuXTv7AN1Qcnr98kKnlrtHI9HiBChlI
u0lmfc1Exz7whdNd16wqKh/jQ7R9CiJSd7fci7HOH/lY81DB8Iidox+WljGeEEP+ls92KJKRNUbM
83Nd9KgHQz56KBEFjahXT9CjqujLsgFbyGX2cUN2GQV84g0oCCtw4NdP+uM88a6LH4mRFrWofynr
5Rj2zaH9Y13WDpbOqckqAd96VJ9YvGDLBSDE9SXXJoqHifQqOeS4/BhlCovu1urm1unlMyu6Rkk2
RSwecnDXspfdl/pw8E9MVaw/YeI7QAjToNFWtBgwnzmOkKRnq9fXMDrchutFbhdiJGgt6b96iIL2
PkqncvovB/+SeqB1laxChiyKM1vUTy1H4Om156OuXaCmEiLG2UWgh6wo9E1nZPki+VlXtDK2UmAU
Tqn8tnxfb2J/isGRw9MKuh9PHAEJQCseruYvTgZuFS4TFzJW/IzhQsAvUD4IsvOhsyl2bUp5SQfD
orzlsSDj7wOBFc8Qi0jxMpqwVsJAfmCIlBb4A2qYTRX0mRYcCUgujjheEggwsS6y0BaFHyVIcxwa
CVIpUWk+DD84Fz7LJDLk5D/iN0HmQN4FqEkIsk7+NttPLB6GZ55QRQ04JFXty3agw6tJ2NNMrYSg
Q9hz7NyJ015jaywqidPQQZA9kZwtacmC4TchMe6MbECYCp9Dg+biI55Ht6PptXVy6X6zwTDZKay9
TaH127eFUZGVmxPHIaqgkAGNsW9OaNsdGVmAe4r/zYkyxPKsBg0IoVgF3lu6VrJSZ1otZWfEMGG1
oBK6Mdr7Coo7Ap6e0EDidC3XqG/0pDeENKhvG5XPzpVJqRt+eCK/IZnvnzzAK+9EQQecd5D2eVdQ
Awl7y0fSaS7X+1gmlXgINcceqgMjWre02m5nZrlFiZH0z/5NQkCzdzgd95PbkqrFFU3nsg9jbSLr
yscmlVJ6ToENud7Sj7NCnzH8a4pZfFZUJJzgvvScST86n+pcUSFypFSjkXrUpIz723Uw/SavKAa7
0m+DZGLqlmGHde/rLxdkQ8eYmcRIUF3PQnDv4jxeZCT0A2qrrbrlFyhrrLbcw0LRt/tapOnm0VAY
InU+gcLrOqIiFUBYZEtPAC0dDE6U2OG16okv8uKIHaQTWTu7xkanWQ+3ThYY2aIp0S5397PQIUTs
KT2wrhW7Yl+F895F0XM0jNf8Gq3fh8s1U93WRQWISIirZPRNAzsxK+5cZm1vxtN+OIRuWWqjEc8E
+Y8BdcmWpabrNkE+yi/oQGpE/AyRX1hDyw9Vrz3Nuy5Ayd5Zvez8EILS9qhI6UmeT5po+rF33v3k
tDNcRTaULQRVvETzqdf0SCThHnJpaxaELUKQjZclmyl+JQtcQhni3yszpknQZ/ZkuB+JED9u+xhS
tirJC62ndoqlQLougb1aR/E7v7OJgn+RTmKm1YGKnHgDODt4eusGeLRU7jQJRuS3Qv1nozWpfxPl
2RoraN5OQba2Xni9wT9Jb8xCNKBoeEfOcEWADKgidl8EGJ4mLWtR4roGYmYolxUIrPWiR92+vBpW
2ZuzxpwN/mYM2AftkPQff/bkGrYLTZuv4dDRkVqCTGGb5wsL12D8zyqTddTnKITIZVPdribobH31
XsY13trEjKQHejEOyxSWdXo1W2HzamuZBl6lZNer3c2xlVEl9pPQP8pCHayWwq4P2ipEaAMMPrue
Y1YTpfzrOECHI9LQQTMsflIvXZzgD7PIOM7pae/xH77uZnQJy2ovc53qfdhMjg75//GoBG5bcD1k
MvdykHd+jiiOzT7yWIt9049E1pJmTOY3TFPdskTUYwLJ7rP/mmxD8AA4
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_0 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_22 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_15 : STD_LOGIC;
  signal REG_INTERFACE_I_n_26 : STD_LOGIC;
  signal REG_INTERFACE_I_n_29 : STD_LOGIC;
  signal REG_INTERFACE_I_n_31 : STD_LOGIC;
  signal REG_INTERFACE_I_n_34 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_47 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_19 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Q(0) => Cr(3),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      \cr_i_reg[3]\ => DYN_MASTER_I_n_6,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_29,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_7,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => scl_clean,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => sda_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_4\(2) => REG_INTERFACE_I_n_47,
      \FSM_onehot_scl_state[9]_i_4\(1) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_4\(0) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state_reg[3]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_58,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_65,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_66,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_67,
      \FSM_sequential_state_reg[0]_0\ => REG_INTERFACE_I_n_35,
      \LEVEL_1_GEN.master_sda_reg_0\ => DYN_MASTER_I_n_6,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_27,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_73,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => IIC_CONTROL_I_n_22,
      detect_stop_reg_1 => FILTER_I_n_0,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[0]_0\ => REG_INTERFACE_I_n_34,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rin_d1_reg_0 => scl_clean,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => sda_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(1) => Srw,
      srw_i_reg_0(0) => Abgc
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_84,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_83,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_15,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => READ_FIFO_I_n_15,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_73,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_81,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => REG_INTERFACE_I_n_75,
      \FIFO_GEN_DTR.dtre_i_reg_1\ => WRITE_FIFO_I_n_12,
      \FSM_sequential_state_reg[0]\ => IIC_CONTROL_I_n_22,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_26,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_80,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_84,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ => REG_INTERFACE_I_n_77,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_79,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_3,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_31,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_27,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_34,
      \cr_i_reg[7]_1\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_29,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i_reg[2]\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i_reg[2]\(0) => Bus2IIC_Addr(3),
      \s_axi_rdata_i_reg[2]_0\ => X_AXI_IPIF_SSP1_n_19,
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(3) => sr_i(1),
      \sr_i_reg[1]_0\(2) => sr_i(3),
      \sr_i_reg[1]_0\(1) => sr_i(4),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \sr_i_reg[2]_0\ => REG_INTERFACE_I_n_76,
      \sr_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \timing_param_thddat_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \timing_param_thddat_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \timing_param_thddat_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_58,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_60,
      \timing_param_tlow_i_reg[2]_0\ => REG_INTERFACE_I_n_74,
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_65,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_66,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_67,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_47,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_31,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].FDRE_I_0\(0) => Tx_fifo_full,
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_81,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      scndry_out => sda_clean,
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_26,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \bus2ip_addr_i_reg[2]\ => X_AXI_IPIF_SSP1_n_19,
      \cr_i_reg[2]\ => WRITE_FIFO_CTRL_I_n_3,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_28,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_79,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_80,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]\ => REG_INTERFACE_I_n_74,
      \s_axi_rdata_i_reg[2]_0\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_77,
      \s_axi_rdata_i_reg[5]\ => REG_INTERFACE_I_n_76,
      \s_axi_rdata_i_reg[6]\(3) => sr_i(1),
      \s_axi_rdata_i_reg[6]\(2) => sr_i(3),
      \s_axi_rdata_i_reg[6]\(1) => sr_i(4),
      \s_axi_rdata_i_reg[6]\(0) => sr_i(6),
      \s_axi_rdata_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \s_axi_rdata_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \s_axi_rdata_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \s_axi_rdata_i_reg[7]\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i_reg[7]\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i_reg[7]_0\(5) => Cr(0),
      \s_axi_rdata_i_reg[7]_0\(4) => Cr(1),
      \s_axi_rdata_i_reg[7]_0\(3) => Cr(2),
      \s_axi_rdata_i_reg[7]_0\(2) => Cr(3),
      \s_axi_rdata_i_reg[7]_0\(1) => Cr(4),
      \s_axi_rdata_i_reg[7]_0\(0) => Cr(6),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\ => REG_INTERFACE_I_n_75,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUoFeri0D8wjf5Ch0sbN55aMeurprSImsizOlAO/K1Wp5W7JT+IHAOi2UJbU
1q/f76is+ATNrK2zEnhS3hf8xWLl91eRIEITOsGhp2KtqP1BarFmbF2T4gTjh1yM5o2wm0XW6a8B
0BSI4j8GJTDT1KqUJROUS4O3innpUaVej9nTaSgENABhcwlNxwa3fDMAAcqWCxWOwlJWbk3GP3+q
xu0btMQEHvRlUoGTH8Nc3qHKQlW4HPdnf8IsVtDPLHNwxYDJ0FCjVPOYFlft/Q0hAHFbYBkZY2su
BuYMsZeHewEcwGYa6JP0TFDX5YXADrT/KOvob1/IDggdUoWMz7yWquUu+MpVF4IkH06XdMW2ZagT
P83vnFv6toUwOtA7AvVAlELpsRr9htM9x1EMrHQDykAk9rXgGDS/JNbiuLDy3D8l1H/Z6fRz4lHW
pICir4+333LyumCnHV+6LWAb9t2tJfHv1wLcMU9Ap3qjlWZBWHf1r08GRp1A9etIztVuSowGznXD
bM3JAotN/3f375KCoDF7lgtr2OVtp056iIi5MStAgGJL4u2z/yxga9pBxO6mDxoiT/5WoZhXujDo
dPca/bfdv6eIz0WZ+X3FuwoQLDL/sRY5cvCuaFWYuZQqm04uReG9o+EBBTtEFpQh5pgFfLW5uhTP
OzfVlD8X81rP8R7H2C1hlB2J5bNqITFMi7LcM5YHtQCh4NiKYnMCs6ZPG+7lLchx9OzCF29FZ5Tk
0uRpVz0Vc5oJHbDos0UDebfW/S+VgUD6UFSsQcQF95oXGz7PWYuBF+AWfAkfw8L2TjcDKmP5En9K
PwcgVwnQHwHPrzYZEmnwgipd0l5cJ31VXmtLkb+snkE5O8GuiQBpwNdBeRCCjqnPR2TwvU9EQMuW
Xo2HTwL2inH33orYVsXBD6AMOAOG4ps2keF21DTpXO3PYqJR4xEKM9AxoUIYMzKkYOtaj41kC8an
O1oZ4EXcZGlGiw/Jse8c5GfK5naxcm/Li74byrntGxrCgvwL0Z+i0s0BSRianeTCWvuECpxjcR1J
Kaus/R/LQM2kccu8JFwEkoj4S6UTCU+q3qb2k6aPuUgwDiBw+plImn2X183KwsdVFzLNh4HXz9RG
SYCxj8G6a42Ww8E+77VpCJKPW+f4uufPB4MFFRPA6sR71MwY8Ggmbou3Yozbhw/PTRt9mD1IFU/I
r4A2LIMZrB7y6I+1jkaae5XrkGViVnY5qWxUFTtn0N9lX3OTiZs+9qokbfMFIY9aTy824nMsMEq9
tj5NqbCKUVa5dBTX0cJWOa1PGFGn7C/bJaQ7CgTZ9ND08fnPz3dQePd/Q3T/52g31pfSkM48WekI
dkgJxgaWKaeeGkMnkzWu4PCi9uv4YSiVqpjO7HqUzOrtGz+wa6sjzAJlLWsrRJaapFNi7WQh3Y3M
NX2B0QEZTtNj5XDuSjHYK7d9V/d02aOkmD7N+3Bpgx+K9VgPk+WQ/IJLyv0Z5WfF2q8EveHk+ygH
d8MQTid2Mo75qOMYXKJvJ1xLEoli+t3CX7g3nGonK4aLYAXEAoWo/uzMtlHkYjSpXpcTmZl6ZMlp
xxWxrRp0vWqg9vv2pbrCnElYRoWvQMMNH8dYeUChw21a16rZf9sdxXsQKYS04uaPI2SZEs+25Oz4
U+87bqUpv7gK3kMv/dWAjLnMk4eMTc6GsBxWkhmUI6pD3qy33BVtYZ1B9qLKFVa8ah4WNK+uqahs
SH18YMEy6XNcYKkFbVcYZcofGHMoXvMXZJvkPv3G+DZlfnBK9N7m+NZI2W+RvDhUusPE4xQOp4oW
bSAri9Gx4MwZYexpwGxT66VXlc+yM/vfdVdnd8xuPtt8NX8OSYlpQExQHMZrGAHzQhOSALYNsITI
kDm2buWZlRMMu0UQcxOW3oWDQYDfflyySbRU0bgalCGXoBS/0KotcgGxG+PYLwto8UmbuKF05S45
bP+W6mBxAt1YuQHOYal/8os1EeWGnSRAEYvPMV25eYyX8pJsNIp3Wz9r/DAtOUJDW2/STdiuGcYd
9KK3LPP1gMlJB+lE1Bg+J4jKQ8Mpu6A8yWijvcKk996z7rsYteMy7ud8C89sNtmN+0G8Mi7XF62Y
88KO95A1pAHfGdc5DDktYOdjoKoWOBjbaol2GVHZHS/WX+cSRhvHr0tWIeSCCmBT1Zazqhna7da5
G3f+KGdTKNetsslcJeAATsWc12ZaLobBKoRqU1ZutURNUoKldxezb381edlGu26+axqUPQ5GmMXe
SHPxDcla7Y+htKxqpJw15hEIJe9AIerdfiTMFdUKqRN1r3vNOkY21M7LlxemyMrCH4S/q+j5nN/1
TKd6ehkETqAslP1I+tBhoBGN9yT2VaU/U05+o/WKdroznd6mgm3/QmyIgs4SA5WvfOtpqcB2WwC2
Z8P0bkoowoeeVHwEkmkBGH6Ez6ojC6wOIr+OUUfd47P6cQGTWiytIzM7H8cB5jhMPBV+zIlQ/xhP
6Ec7qiESrSy0WaNdzFl029KTRPG8Q6z621rafmycyKHULbabcc4WqCx+rHsCpPfwBnP4Bhgg9aV0
GIYWhkHLfpU0vrNhUBA12vtzaynlp6JdLQNmbbHYcD62pDjBC3sfq/NriZLZ2DE7F2J1j81UfKDh
UWI7E0+Xs+vZfetYRkMDvB4Tg6Hvj93mLbz7MWNg+3NUXj64tsLJeoUWtn+qW6kWLNHjP+yMnQbd
sCPPvBLKEbwqY3CYioL16GIsVDGftIV/EiD9eaPfIMGmcxtMlE7TpT80wQVKTyAK6Rs7eHRHGeNK
yDaTjyCUloN6vxPvRPHPO+RDSxo9Md/B2GbUxtX5wsp7LzsUcObc9aG9BhU/5lMI1kNBvEdL6Bmn
O+ZJ3P7mxnTI5PNvNhMrlNe+aS1YTnQ5YK7d3oq3mxIJfHj2aoDoBQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
t4q5BZKHShQXaulbcNOCgPt+cmbTLcYhFyBQG+KoAeF0DVP4xw3jJuWygwGir+IAtxdZ9t07pCM1
/FKnEjf2UY91KqJ6jjiwy54grJ7/vwaV7gjRPUR9HNl70249Iicgl7gbFX8dy5/0SZW01d2RbXwn
vkehzB1bnhnZ5EOuRUoFeri0D8wjf5Ch0sbN55aMC1eQjfB1pVeAxFhWu/lGL+UL5rOISL678W2V
DCvBhc8NAyciuHSHohR95KbIYTqdVctQA6mq0md340q5o/ZvCzVoAIEC5COySMhRCAPkICuGcLUf
C1ICmvqhQR1VWZfBcLcYn3wkuWFOAWM6r0QsvHtA3SPFNj/788/aidQuRIgK5hEtvdUjx+/w1w8t
2urzaxhbD9Z6aKUKs8Z3l9DTs5D1mNcv4KPeTSewgR7EvVpYRxI3JU55JpAgStvFC9bz99+B81Xn
MqpiFGNsL87B0FEts10mbr9ZVusVFyhldZPHplykxHXJPkm29DOQddhSsp9rE2RfnSpQGbnkLHsm
ki6oOncbVJZpjHJ7gFNas/ufQ1/sS4S59NMCVRxV93qp1UWeKmEJphOqwY9dbzCB1h3+7NS+hXuc
em2+LyA+yKrGmxURuRtgVSoQIxZBNL7xzq6gPNcS6awUZ6W5oBT3DSUuY9NrULW0EF8z1oCQ650J
dtF3zimbzUOSleujyrILDEBrkC6uuMNoXl8MZiNxov78ZbHKNlNUWZR4Yzu/k2XIOKK/QU6XIv+T
+ehtkvqOXsDL5Jj9AF6e8g3lsfo2QfOlRc6ETwu2/aCvYys3pMbo37MBClzpWjDcYJ8Nyk+iJD3O
IGHtRbe2zz3S8pTC3jgYUkAQE8xqhEBfnLU1q3eun/NsFcb/H1309f9+ZxOJv1NbW5TOBq1FrZ8m
QmsXsphcCXnBp7hq7i6TyBx7vUtQXmavD4inUtmofDV1vwAfkDYVvBpIiONabDwNe/w3LR98MjMS
BpnKapE7INuqHjffS0w7LtnXjr+qrCH9fhWmkQa1bk39gZy5Zde1ChqOjRR7JE9U/5M84xCqHXTO
PJ3tb5vs0Jz21ZXHa5d8FLPEXyT5ZLTHOjCxXjkTbNSjUZfszyqkE9fEc+OfoMwc1zHWqQEgyaZU
cl5AN86S8ypNqzDp0F8tAUKpp+c8NhkLt8Zcp/UThCUvKWhJapPOT1GuAumQmJGzLO3RNyNUUxIM
/hzA919WAqb+FGrQJ32Q36hj5wGErY8XDQh8UwAx9yxp/MU7XGBFRU33m/z5LzBkEto07iIF+bKZ
HJIZvRNXh+HNkjKvhV2faMxMiLYl9PCUMdRjfs2mTbqby95x7aUxNw3g1E71/4bF4v0BQSOCj6Zi
BwSiMMeGnSQE5uqzmJgCpGQscae2WGLJ19EQ7f0KLrZwxJb60zgO0Oce9q6pt+4Mi2yJoNaXgSov
uzznOWTQPSNt9OQjmrz8JSVxwEWrcMw7z0jJyZlBrSsIH087w5I1gSz1Lc7qKhsm8//QEQ1KJFX4
bnXktz6vJ9G96lpv1oZfZYHgSWqWuWrJgVxIsW8YZ42xJueLb29wI4S3AiRYmoipRx+p6dhzgK1h
XKzQFmTAjgruM2Kk+z2cof3FC6N+MX/gGATP8OMbfvHpham38Sxl347PzU8xPk+WjnX9QcNttNK1
eTgtjpT676j2VMDoS5G0VU0cD4LYdwKiiA/ErK07WD1sAtXQzNRHF524EpJYR/LtVk9hBbXXQwrj
X6PuPlkbYc3/B6k8xdN5tM3bY4OVbqykcxT5QHFh0zox4XJqHbpHggBzftVpibtOtHbZBbYqr/eG
ZFY3EFnTWZH9cYeP/MAxg2OsOE2Zg61hFIJZpAZzw7Rg/q2iKoOBjPgD3oPyzEA0ccx3S8VRcxhv
Jh9+bGMOU9NE2rgsOefx9iqjac5ogZ7W5kq/rjcPdMdNuDt1D1o3hrISWLlmwYtW7gXUeSDdnAo/
3t7mCV9m7Zvi8h2ueZg3CeXB4gpxssaIpTymtMVHJqpZN7exylB0DNkKZ70H1TfB8j+e/dkLJJfG
danInsc9P3X3v8D3WMbXOn1SbmEGns9w8NGJxqUuyV5uzI/uGOP7BUqWXt4EvUo5u3mxcSnEEi0V
blT+D/pUCWQNatfPMuSrjDnfRB89Qkqit0IlfdExZqFcqRSYcNMIFBXEpWOXqY3Kr0RQCk4daeC+
/N3di7oRkXCj5kQF1bYST5s36K4K0RKUeBE6Fjlb48qie6XaWd59LvWbzrduW/FOkW5RTUnfz8A8
xNcDb3H17ynRMnzuxsWSuCP2DiBi8KDeMHTIt9ENYxPtGWxq9HUjakPzEu4CGeARYW9X7uHp5JR9
m033q69e+SigouCBw+gi+JVZwvVCkSJWp/mZ/XwhgTYMY7F5Hq+gLCsCn/7jYMf6wEfJ9u9pYoI8
rfJDqFhqABjMFDw0M9UAjejLHsmi4Xu8dtk4xagnYXMXeHJC7pCdYW1ma5G1BtS4ykhZqH6JQmXH
dIxXk1xDbDiDgi3ijZncLDdQdJ8tEquz8E2C6l6QSxZoYyhrjqR7eaOGCjdhLq2c6xpZqpUgIDMD
pCH0+W+n6Ih+WQrMVQBBIRwlkef5gtlWAYHed4rK0Ee+XQJnw7KVEEAFTFGrfVZfKdPs6Mawt9Mr
M3F/OvzNqcHlWc5/ZH+ZpaKbxodwQVB6UrNljs07zDvx1a17VxdG4vsd6aK94bH8304xGr//XUbz
wqj6aNlyfH0FQ07VZz1FBS2Z22sOm4oATVjV99Epjc/PcO/cJDemlMIPCspq9ZAEQ7YQKv0F10nq
WoZvZ4SJ3NnUSHKTGklcrhBiLqGSxcqYWo9uZwV7YPsUBqKlsVkerUXYS2Zeq2hI0wW1/cmH6MOe
SCKTO6LWdDZqk6L6Oj31hluotVESeGEzVHX6A3TIzzzCOA4OdcaR3//5QvRFMYdWAZIOVqw+G7X4
2Ge2JXJs6+QSNAsxePqoAr3VJ1e3BCMKfWfbeQMjBbcB9CDfnREdrEiy/qvQxzVulSjok00PXsNm
h+jG79tjzkEUto1ccGnE6eKGLB9fwipXfY+jYeIL71lhi/qcolDjSA+xt6/VqhjqYUDFzWsA0Wbp
S2JGEBZDJ56CKedHJtaZ8SKEpmDZbetua1rRU/DZ+WMDoWILzOUzco6Q8FelE7Ymy/6Zok87OZAV
YFsF/kU9N5n5ZB7EJ58hhW2XhJtVeLWEMikhe095/yzhqDxrqpyjIprGHTMIVuAXpRxwm5IJWVSH
+OMOUMtijOhVd6EnB8UMdCh0KDm7gJ63XnfhA1Ez00ZgvS2MSPXfDFdc52P/Nq9JeKmYpIw5kl7o
+MQcgodsTKqSr1bmqC7cuk0nFm6DxRtUcXxmg4NWLn96ixrLw32uwks02aJPTQGv0XyQufSfm+DB
JhGhwB1CiF6FzSZjIo46Zhn8nb5RTuBZG0a6oYt0PW0lkbkw16lpOppWZMyhtabRO9DXENAssnmV
63JVYLH81bTPuFrrjeo4hb+HzxEF3yzl33CJaKb2lK0fQd5iEuUmq+fUljSUeGrdueU3FQjmYjdg
L+nOJlFoz1cI7zNvPw6C/DRTsYnDeZbE+BzIZqI1OcFUFW93x7iJJLrJP+1+clp9HSNz998TU5dK
l+w4O30bEcd10IbZbFLHysn5UJBeLmr3c43qLawkglUVBY8IZSzKLx2WGnOX9n3j8J9Q8RyN+k0r
o75KE8MryIuXC/LI119htkTgIuNPUOrgTMZsq4P0YBGKNuT+gqYYSMUu/W3ptKaYjd8NXClnbxIM
5sQC4uPjpclWIhZleSR4ZyLl99lYeCp1fnCb2YGNAFj5nEtRZp2y7U4jXJHZWk6tRnJpVg0RzPwS
YWGQHw41BQxxp47n8288G6GWFa4vtDKD9s/VrC+IArbvNVvKQdx/lvHyJnRhLBJGbRPrXSHiM2bW
ugu12yDvos5M93teZefxax99o0Dod2xPGPZ6S/cEBjMWtUGHt5JPY6Aqey+ZsgnLfvZDNPDdcX6P
KFCbjz0XSBnYOarSTxrrAL/0Kg3UWGbtHht3EuB1gEx0yBBO5uPtRmRDXaMCIXnum2qFAnVCKOoG
oJe0mUlH34q+nCDsMifN7G8wj+lCtchZD0flCeoXvpi2z0+iCNXzdqNcLHcu8f8pFv8gR+/ANnOd
kA8xIJ06ZLtn50OcqUvDB8QYTT340N7r11RfomeOkmuN9wV3RB28uElZP/ovvyL9u+3k5O3zqn9U
auTe5Dv5onWldpwZpOwpyQTFLiSgP29Yr+I4dVsCTtSet1Bi3fwOaTUyePmq2+Xwn6wz6MLnjGr7
jVnjsEZStkTDTPdUmOIqmSi67h9rHDbrXGhoxmpd1XtLoQifJ7eo1uAS03lZFqLmHSK660eAv8Z0
efNfeTl6iEh0Cm57Oo8XQm1qFNAKMCOlRxhsQnS1Pmy4Y+c4r6yK7nt6d1cwHc07YTYub+qRFdNq
DgLjBOru6AQ3uyXh8B1P5/G/fuoYeTC4shMDgFoCIxk75gIh8Bhe62Tqm9z4AoFwmLXGAYtF1qa/
ZbAbEUpAlCruC2CruT5TxvlHF4lyWFjfX8VTCcsJPe4OYTcVssKN1rKzaFJXhDR48fvJlD0GOesC
ImKf4i976+wJQowO5lszzyZxtfoJSSWqha9Nolu5brP5WIL8RFeUjW1pFhdgupAoeivHVhC3aXP3
h3bZN6zA3AFkytosHBFBKaLMCY/44t606eF77NoGeSRXV8HzG0csF7LkO2sgZzoLRbQUiFs2LNmD
Cf6voj1ds1GEVD1vsKsCfCb6ta1wJwo3uZHLVlzOE20X6aokuoroqmr12kJI+w8GzmW3KPI4W+Pi
dvFVTexMQMedPaFX7yi8ELHi9D3ocxvvNOtaPtC3yTIj1I8cKYpESSCkG4BOHdOis/l0dlVWMprV
UCSonwP54r0+6riGnHXR+aA03k098wgwMTZI7nMADlHNOjAI1sUAq13vV3k0ZSOjzpa+xGUySufv
85esuUxTFw0Lm3S6OOsjsfF9L4Ev8T3knqOiVVYzEj6EiwlovS8Unin6W2ULC988IA8uBdLove9a
4xtyNq/5Ne5QJ8Cb9I1QlTmg99GDSl6k6KqY07/SkRWkthEbfL1RqnMkWyZONzREInplMo8OqdXv
EHas1gqczBB2ZWS/bZzW6hMrlgkNR44nVxeRRM+vaKIbDmWMwYGWlDFp+/aiJYkzvMZWoitKqYTf
lLYMDbWcBfChKMJqQpC4L6xzYxwfj6fa7v3a5Q0mra97nNaUaGaJOdGHgBNuYwhrDhyy9hUcWI/H
ssNiv2xbZRDU+q0/trpe2/OX+NeAP6rTQAF1jbVlT/ClFNAylGf+MTbHPMJdZ2+tYS7zzoUECsWg
xhAmpN+vBa0ZXctaqgzlpx6Rj30UtxR/O3NYfhQkI/2ky7qJE0ghmsKyW0upngxz5KKoxXBY0SGg
JZ6Smdac5c6LZn8kfalEpDdf0pn2wbZRtqSXfnaYgLtqAyat0XQMwZqxJrP4WSDoJvgQ6F8j3w3x
8lZPYBgZHnAlsbkAoFAe6sWE9dVgXJkNR6irXiZf/171w7r0AOABxYFzLRQ4WkvGDqh1H3VmqzwF
cS0ek1gJSykpAC1PHAnxlVqPmEin/RR3DzFR05gkZBZQb3f+/sX4AbWeFrglc/H5Cz8mtzaN1om/
dN+mTwcOa0IWQLxggqGnGyVoosrfEZShxtqAQNl02lUnVWDXFWA7SBklZILjRZ1hVzcnRn7IRPrm
I6MY1POQmE31br6MEfjnF7hbWTze4BYiG9SUgdLc24nviRzp2BBN/MqBHe9K7kl7we2fft5Zi9cu
aJsO5RBwniwM6vSMtK7HaNIkyJx6VGehi3esKQWqO8kdlIm4o0JdbGk+soIhUw/OLwctApChNGOV
4r8UsBqbPv4daK7Mvpwlf2x/53TDCUtNgdYagsfEgk1xA37P7lfvjJVu64PhvVwVeQZKEMYcWpoq
fW3fP4hcCW+H6vF4QfoBOStT/Hl5w1hzfpMY3i3WpqBoz+7EO6avVMKAHkspl5pbVkLXDK6MOKV6
GRtL83SfjMLieh6I5AYoiNVQE08dl2UJuZN1qQ/ybRrcNlAXlME9VaSv3fn+lWvw1lEPz1XOQPdX
XjdFo3VoGYYqzgL7Qy+EWPl7I3ENh730FSrO7/Oz10qS2dx1pR91DnFwg7u4+Or/vmh2GwmtzqQ9
xHF7QzWN6Rt/P8n8ZET3VHhTcs1iM74dgSgKWjDggFhbJYe+VXZSzsG2W61fnYVJ0z8pcDumvUcg
h2VIgeWVb6AqPMHN3Hi26uufj8a3SSlmCZCKMWlijFE3xhydwhCR7+nVm/uql91BSVzvP3NTG3o5
P2XSyTdncJoDoj7iJCcy8MIRp8qflDloKxcc5CLy0Fi7AIDNMKSHUz6BAevo0CUIvOhd5axes6jh
tgqlm68T6QpwOtaV2knbUNIzkIbHAETzISkq5dnARFJmBltD6GkmcxohWa1Iavxh/6vubjvDINDB
OPWGV9GQzqStXhgUDUYkDWttSMGhyvzDeQGa6MbpkN9SIAx2hLisdLDID+LdHjr0r6GN+wTUxbbP
TjZMtEbzqDMdp7/P54/GgQsoVIqIU+KAH2e7CK0R/WsetAgAqxdU4NuVdn7P0n1B3dNDs0hDNY1n
9AHnGGvOVNVjX6s836ZAlqv6SP1Ls12JyRsnODEEoc6xNStFTeOr1tDswhfmAiM/R0UQvbWxkmnD
6qtBVzoyyACnY+I9bWl4d/fqPQB9qq0r4NGcmfqR7RxPREQWCt3XwBjUByZwwUAvkFo2LwtCU/Ea
l/IxkGBSTMcQenFM1dp5B9fzUQnBs7YpeCN8gmu5vy53rQ8kvuI7GWL9miWPr9c0/sYYNRVOyXZs
4eIWWKz25ulxUs9k570l0vrwWDhViUl68HVmkx1Vsju5rF6JCm4My4sTdMx66e+pl2tEqQpayaL+
thPpj7uCMxUr5N0i4+ZerjXCdFiT8AGnrMvqt1DKYJQ05yBwFl8AV1Ocjk/zmKj/CjrZlGCWoIKM
k4MWyOCjKKAmK9o1q/479NqE0BNS2p7MrXe+UgypNjMDmxA2ouFxmP7seKFtH2Ji2JYoLH9YZ2LI
GXE9Z0etr3v5pZbPnjkbBBK2owq0fsvDRcrLgVp1yv3rL/wKK1gHiRk47STItCRd2r2/ACwe5cqn
XohuvwFlkJRLuSpjSIkZZyuzZ5RJatsxu0MNvFKW7mGPUrFQgm2NcLfxmv9VP5mSQXfEfSJG7JOI
8CTvjEHauTHK+juTkmAgTeEtDQU/hYYXyY97ZkIPS+llAldu6EZhDs0LZG0ZuR5lzTESjlacCNUL
Aj+Z+UYusuVtn+xPa4IaYSUQHp7zUbkhdTKgJznnMhzx+fjg3VJaF/TZ4LEjibX2M86N8xvQTLVt
AenqzSMTdljRl8ykUhG0ZI2U3VHFTYToGNOAEM3tJG+QmEH/qhBO59ptFXZTDAVWwiSjUr6SH9hE
u/XHea6jOLX/q/f+E5/aCf2n+7CMxHYfk9tz1RV2e0Duf23Y6vX0Q0TpmMW5NCCaUYk1WKhBHySp
tjTNw11ezY29oOu2Qxpze24asviYTSYLQptrA9mbiQ3caCq2JDSNFd1GVzTcCOYYvVsLYc8scIVE
VhkfWo3ny0ufuMbjkmWT67fq1bNxG/i8PXIwgCC0S7fsX/5HEkf7UGGv6Q/vqw81wuGnLOUP7+E1
gsoj595lMv3awNxn33b9D5osAJ1VHSwK/FQk6mkaegomeB73R+AFKRSIai/o2FegpZCZm6bcljE3
z0xDyHpOXCPSLH/y3818Bmo+TG7cub2s/uoDlb7wHoldF4vJhVn7OmFwBPPMCzwBNnnbzPVsk2iO
MlsjmaCSgT5MaJXaqMjFLiYFkk+FWSxvrlDyI/1KRyMi3gyxOi4qMBW1DHKH9uivFbhvTBeeMxUY
yTwGpEwamdtTegU2haLwcAxwgVb7c8BIuUPvflYaMirFYExE+8UqukUvUauQL14ULQad6MVrww2f
46UkrOFl/c1USy+puDGtdCpzyTtVjbHZMNFoub0Sk+JY5MMCVorPOC+v2Cd9XeOLKA1p7bfsczlh
TI7KeNbszn+Ez3/5Oskw4vWK4hKBbg4rgD5OwNVP520IKGBrR9kfpK/7EErJuHkoukDBMjKYlNGU
nQzvUDfbPkfrs8SgcncNi4SNJ4E5LVi+TFO+MaMlGLdZt6jRjo5iRQqQzih25VxH5bjYLfQ09pOg
5FF+ERSk8wIYcrcxVqwxezBa/4gVdQdlhJC9OtvPm82qzok5bF0NPUPHg/5Paejl3BrOzUK2NbfG
1a9X5Dgglz04JkXAX8KOBGtu6L57Ck35MX/m2XLXYDR7Y9H0uJY0t0Olc2e7ohUI60AbFdv7G+Wy
ZIgly0ojCo4NRDATkU9MYyUTONTL9BeIV3SNCV/6xJQiYNwtuYNgxUl0E5tGDMSqi/btx29y7p52
fHk8UvWQTDW9iSePcS9mUUpGqAikFA6vK2d9C/ByLnIVriebp9vB7g5buRWLLeU7ng82+/lMl6Xq
ZsfbRRp7Rni658iL1NABLgmuQ/cZpsvCZl4njj7Uw0MLaE6sS7bY2jcCElKPKVngbBvlzb/XYipG
h0LzH0Di8a2Hvrig6xX4B+1tUzRmAY2Taenb4LPUr/ZXDtoFZZoFmc1UOrLSgbIpL4YQQgsvcyNs
RcmGYiP0D7a3RPi5vxCAzuBEeLU7yJM4rFpLxBkVQ61TWz0f1fCHH6xY6bTmC4DQ/vJAVlWeFTvq
TUvWi/50c7jjBtdH+FN6c/Dj62cbouBdXEDmP47J4RvEA8il8X2RdtomT+e+6aT3ygjagPMXZg26
mPh9jE0lfoP42ccCKGYt+BwhB8PpgIEkehX5ZPQKfavLlGmLZyFlw78UBWADUN3b5DoO9A5Cid01
NtFakCEJvNtFTkduFqD6qIzHToPIfLgyEHjNLxcac6feUj9n5fpXmgWG9LNZnnxQE5xL97arXlI/
p+FiJLetxwIdS155AguzslObYpUi8df8jA0rDmV/26GNiqHLRR7PYnZniUbYzY/r5I/Y8mbkKqub
GBUUlmvSsrSYRttlIe/Qm10YwCFTgh8/KvqQLcVVyl1jZ5Y4EDQd2TjkS1YkV+k8VQkqYh05ax9i
9KD/OFIWRzK5OcBgJguzOLKXjisYg7tXrPwH5eZ+WMqyjNgDMpR7qM3VQVQglqgcvcy4/82s5dxA
I8PIzCOYLRQ46u6TBrAraPyBr5/9yufIAFZS1CqxfvydMnA8LzqKlJx8rvNwsHDtuo8tsA/Q2Kab
lCWr9kWRSyJJMZ1VXvaREHtWH5hf/qR0AvxlI1OGQ5GcGhuo/3nXnTGAoCTep0XQ2E6wlRmz19gH
HOeBsMCFkxJN0MM3EmVnRG0n/iD4i3pddj+vpTE27YLjADx/30AKufU8NpYteqKkSa+Tkv/KswO0
RMzJLBnWIA/6OOQihJt6UrjYsAidDmMd9veMayPPGNvyLPwnASmRYWCm3vEmr8eM2KoiWepMTrKc
ctvbA5MOn8v9ZZBFxkZWaK5WqH+3E1sEI/NcrYm99MxGtv7qvh/CtMgyTo8CWrYn6Dn2aAUhC7o+
BdSVYMOPL7YJS8+9jFPAsQu0fXu1Ffgjf9vfBz+A/4BD/T7qnISuCvMOnTom0uZ3/AKIt6mwt/WY
qrnePTuTVb0jiKdKLTnxN1VShQMJZZTfoi0AFqGaGhfKCs3R7v5wC/7mDmhPAQ8oWxHxQeCZDE8k
Ozsh7pZqwTM89haMKcfQ3WrRTqIMSlhlNuhKEr3tDAd8pKvrLDJfADUf9UprZamHSlmxy1Dko0ez
81Z0zTbxyUppREMjmZUYH3o5RdmEZdybvY/l48gDqP6IbkHwBGvtfQz9HymrR0lV5AJamtQpN128
PlAqmQCxacZWJGe/oCp3jscUyI1bgFCXg4N97o64TKhPD1EN08NQzh+0WHQfpkRrSmfTnIz6Ke25
MekZQSmYD86Zd/UWv1oIz2zV7+tYcS95ut6vkQwHlTaDKP54ZHpbJRb4yzayeVbJ7hl6xACavCfw
aIvPlSqIgSfqKq9ZtCKyP2xUdtbLBtBAlQ+WUHjjg3mfMkQT6hJSskYVAc4S3jncuF3+UevBoqGL
3IHuv7DDn71mghwfycoCSjJ5HauIL1f0962ha2cD14pkXI1/I7oEryNT4eA1bJdnL14SXfzjFmR8
Xpua6Ohjqhq2fGPpDJX0Auj4/UIxzdoQl2qRnsoqYFOeh/gU8FYwmBopQ6aM1PBRZiYFfSWXfgfB
TB3ZyfcDus6PHW88mz41tXU7e7/mwg36RTjpSVhmvbfToZNC7HE8obZiE9UHDdoi0VOmjGfelkzR
Jn9sZYp62M3+MCuoF80V9TadK93jrqXzrBgOq1yfARiKKsqJIDu0pfWnrwl7E4HXGhOnpoWxJ09E
0HAr77xa6wfyQy2wmaOiFGRZoPRdYyCmlO/7rBwq2dyI0lZo5jBYN3htzF/6mEd4xhDnI4SDmhB5
KxxKNKAgv+GgV9n6Vvb5HsG30T35f0utVTrNF5u8jHRBTGBzHUGGtsjjtGbXc/HKg6koOnB0hU8j
mJEiACn3KEoEP1ambXp5dnV8fAxk2HA6lTL8IYl109/DK+ISwmdJlOUkwm6/HuYQGhiTU7h1ChJ8
pL7dYfHjXr6faDVDe4oChdIW6tqVLMss3KPPVa9Ce52xorTkwY24WxaGMmK/O288QBmEaH7trBmB
NoCijWAjHpGhbMYQbm+GdAYNGxSUUmMywgwcoNqxuZWV1ZSWAeNrc+EJr7faD6FiCWY5/w3e0+t4
zcCIZUP7LAiwHkYLVrfnnqCkTOXuaWQh3WXSfenteRLMkBXZBC3S+V9tGCOr/01hyA46yKFTRP8f
pHzQIHOBt1Y4+N+2om0Sxq7OU9qE6gY3AQ9iRUch8dUEQ686M+myOuEiHOUbVF7HjhIiB0Kvu+J5
iOJCQOsskUA+PEP/q/lYzjCRQxB5Hle4CvFHLl/px+uyCE1aOd7uqMoHojFKi0kRDVABdEFcB1Vn
t4FekrjxTOpr7eIvSns8dTm9qrZLpcLqS4tR4WNiGK8nW46iTcoe/osJ5cKsxTVEQZYN3r4wIRDn
NXTKPDgxyUYhj4AYmp5rSo9EfBTgvx9ZlShaQRcVoYHtj2fsWctw2kwLK2IY/TFaQXiONW3VJlaj
h0dN3+w7GfOBPa3ooFQlrEdyq51ZKQ7k/bW0No2Q3netG/9tKxDnrwvZ9+rNk0brr9+MZ11EbppZ
FsGVTOfl+6vnm0II5K5ws/pKGUsXxVC4PR6mCfSRZ995KK1ZudAcU3W4zPTlrpjTB0T6lHo3gGpI
0b8TDjLf+aCy2fGW6chw/tLmLP/5Z75VBvTARyHAogc9iqK34lKFZdsUqnHkGfkjkza6xey0OKJg
2njrnRsMc1djGT1KBdTXq6uvNifmCa/vtmBMgXzKOQx9OIg5Xr8jFwAoInaTodbtfj2xCp8rF/qN
7yZuPeKT+vE1QpbDwg82HwPqaau43GMa7Z4BKo171FO65PTxDyxyap2iHI5kfGhIb5P6yXPBzK5H
ddgzHv+39NItvbrxzCsH+rQiOCfSUQ+F3YT21DVKtCTEARAsU+vTcJzsqT1lC9GayVWoDi1fJRsk
/4nrK/bfF/X3rUDiFc6q0pz8z3sBBYEwjxuoOtmQW59QKVY3V3sXtId9eYShXYS0PVS5PfWAf+7f
CJ0UpjlQ/wjsutgh5R2wy6vrQelcRxM50HT0bZ1XntpkNbFORH4QIXW9RznhEQIynHmN2EM6/cIw
5LVVxuuOMnM45yWIFM5IzHscC8sbeNKQIJMy2PIWjJW0nh9rY2yVwLhMVxxgCR6IgyiI3DQLrVfw
B69Py6jcWkvlSB3vgtvAlrnGv9mFnkFyGZJKncCTL3CV8uKlq6NZCYRNkP9FIAPV7Tf93nwQBYVI
wqNmQ84NBRXysGZQGtlYAoQQUc1J/zXw2quDVd//oDxf36EzWFIEkAzMa6jR7jBPCK6i1Bqt6jo7
gSghQsmaaUgei/brDgjS2qhr7Pad2R9GFBeDNJYYEsnPY1hnVJbF4396e785zFiQXW+gBYkAu+g+
62jKKVgair9v5LH7p2BdH63y5l0QHu0hocICTm78EFr2HXPCz/egANu/Y/pn2PNhfK/QkneZVx9m
RykI0XPWkfeOenym1lwcC0nff4pMrZ2D8buR30ctEgIqEkK9dDrKkbZuG4REv9kyn9lRNLZFEjPP
DRrmUbZCRJyK2iAo2UoZuMiJ21es8dmVIkA9tGq8Rc7qScD6Xh3APm/uPuDrR1V5E4HVk6Kd6b3v
xmAUlZCpTiTSRqPYFPkvABmJy59vXFQXocpJpS53dhWrwI+ZDA1/iYnwPZdXB38zHZOSOu1llWJF
Av0zcnQOL3Lpyw2zNhKlqE6D1W/VwuAZL+J3fmxadtjIkn1bVxBmVtguFlptrLxbXDbkMZlYX9h4
lMPQapaIqaE+zbPmg3YICrGMl3r25GdoIpIziocdUt8+1VsN/y4pCW0Ywtonua7pehDMQprIi1ut
+NDJrvCQU/rh+niayJrXc4pvds8C/OkzqUthTM3HhhyRYxFVrs8jn/nCKMB6UNQ+0WJcIVbp0WWe
9/pdPcvLxKHwoISb/ctdMM+2i/YGDnQgSRkQd07LgzrqOozob/WsuhHqwK6Gy+SomNp5l8nF1AKT
/OwZBYDK1c7xvLgGNgnNHdIJdRki5LaG4nMW4RImHp6xvP4zCh7ej37FsYab8p5QNaUTMu7Wy8gw
u46VbTFyCR6NHp/Hn7yKE+mKFc518kRN76br7F/89qGTKKvKR28tzfLFsvDk2lm+ZYMfZXdZ60+B
uTzkQJlJrZXL51lUgV4XHxACq5Dpj43YD4kHc0pdDs3YTV84dhbkpAFIQOGQbW/dPSCvjxa9jDFE
Lqrh7Cy60VFnnoiswPWlwskzsG2LK0IrvtH4fN8sxyXPspMAs0M4mrS055AW+H+esrsk3WWkG8gB
dEDnsynSv44sGIEQVazCpCg/VBK1wPNobr4duDq/56J6vFvs8qvEw3SKug8R6m40E1b3+ibxqTdh
LNJp7z6IjpoFQtLnYSvYypZPlqdPMFrSoPb/aB8jWShBjQseVyonVOkEKONKEWAJwtWBkYBVyhs7
p3M1v9PJxOg7hU+TaAKS6Gu84vW+xu8ecE3icjy+7536UJ8HYfk3mddTNK2M8NOKrn5Zl5fAxXS3
+12+K09UpA4tzgxpezCfXreHoUkttoziGCIikw/ElsFUnwn0TGlzTBEekNtkmOlj03Deai3tbqIb
g/n7p8VoLh6H9+CiXXJSFoaZa+93+qih7AU3VVCUqrlIa0LGtKpcA5sZ4X20BoeWd9zB3CVLsm20
9PMCYQ7L+Jx+FKT5W3Oxa6ITSBkOhfmHA8OxsQ4tRtfrTT8e07fczMR9aeifagJQo2/EL241BTmg
tE8pcVOrzibYo7RJS8Lli3xEo7jJEI67Wrt2aUheiaHsWFuhMCqRyELmqMsMaV3G4pNQYFQLLkja
X9PBCcnD85T/X0POcoOr11kraRHHN+tSax6kdd2MYo3pPUNo5AD/hGsEe0Xq0b1XIJ7XiSVG4QxI
yR3L2SEaN1PI+6EORNoEe5C2ndGL0SW0ag5OPsP+ntBNu04PM5nHSVXdMD7b+kPODN7ONLMFJ9yN
85stu+rfNRM/GsJgMXILPM3Y2poJ+6YBbCZBvDSi34uSGs1i2YGLDGznP6QqqjS8lv+q/IJYRra9
qUxSZ/95S+oWwb1pkjVCsMr6h2eESlY2XnRCvf1zAyvnP+gXrUr/adZo1elMceVbdpKYehJOTZ4M
0ZSQ6gTTU6lgm0/BaC4NsZC3dK+bj/M8pVLlA1zbi92ijFjYYhgezdAOiyLO/IzfC/lcst/D0UX/
wHh3EJa5XWLeqOVq2MY91bNln2lFkiy73i6mKJAOljFoNU7AgDH+zdN27JdhD64GGf9rOHrMmBb5
z7gjQPa5sW5fQsPG6wQlOOhZSE+UTMIU7tmKV1jm4+StTlLQ7h6hwnIkuAxAwcrotyzxBTjc1aYL
rMju/r4aZqooWaVF4HKl3FEFrZP12m5lhC2uQwH3tNcCfPTpYZiSLaBS4yIeCB8sVIJIiJlRWhjn
HmPSH93/STWIFAhw7U/cZS6skqEh0IhSNI9ffNchbskh7y6qfqykPJJK+df214/UyrKJSsxwXQWv
LjlzGW8pmsXBTi3LplXlt5APzVvLiI7BbEAvqqpne8XFVCKnDmK84X7GmFudmUQWQJMklAFCa4lw
dNAFvv1RnwNzmsll0A5+7/oyGsA8h3+w/HHlkVLespVvek3l/RfFVug8Orl8a261zpLGheLwXvVQ
yHsxqPn2qG10yQO/3F2dmYuGEgDy6xiCgLM+CHL8VgWZyuyiuggLGNWQnKsMPO+EGF0s0rNv4E98
Y2OV5U7QiWfno+W1PQdqSekc3WfG9iEi6xUEW9qITDwq9TWvQhfDe2zWfkLkr6sNmCBecqqqOZw4
D01bJJk6LvlnCBoEtWgevlKFxqpbGqimemfkcgMZyGBk2TL2ZJJA3SES8+hfWbWs67poOelo8QI5
cxpCFhaD6vnw/4IaE7nAnexv56kK3FfqgTQ8ZP/a+GfbXMR6bzC4sNTrb2YOO/odfrJMVZ5YPjgg
2tpk0KCiLP41oWT1nfru9qH5bRGegCIwPEg7TXwpRqk1cvteUTnrXlCzFu0CFk3WsPN+4p0BKRpp
lEGbYs8IL6JwWZw65PTChp/9DsrQYiQrxRBhjZmGkN7VLFUIYsORl6jVQR6Y7oYPF8sxhRt0hB5H
Tw151du8qHLEOuxyEsvX8NLE+yBXK72vxforrfeh2cxnNy9IdvGZ7l5TE6KsrFd3bhj/yVKSSKj8
LRxe5knN7/ipuNbxvZrKU0kf9Xc/5q76AklADMw3M2ZnDngcAoO/MUH4B36cZCVdRK6pcaf1++F9
x7NMZCaRZ8Nn05LYUEpQYnf2aRI6hafTYQ+BxAhn+ReJFREJZlwIhLaFxdSkrKlMcMBKSrvyEwHE
kcNwfQh6o4hm9tymbCPx5o5ZL7ErxZiTLZeWbJHG3SHb/xte7jXY6y3MFEhdu9baZqveMwxJQEVs
5+2GRUYu/Z70ykjpQ+MOnD+KgAiJWZgOtUleQP52W41oxP/6IyJefDlF4NGhxFJS9jBQq7l773FT
iDtH8W+aI8s3Xp9Xtg/dEvVZcm5Ibk1SueTqP9iaytu88MngTVQhviyKOgAZ2+si0MsoL5ZYVKh0
VVroTn9nwAtStEsP0ewOmOz36LfEHsGUWw9BCR/e0Frur6+D/W3uggxJxb2QrfGhFMOI1nF3HB/t
QOMgSgBePwFPuUN6qC7vYng+8CT4HP0WdWckLUbiye3yUCDNbuSUaLr0OgOqoO8xFq889tznB+5o
oP3nefcH63h9AlHBMdFddfG8bLxoYzDGKO594L3lrv28m4Yv5mp+8JNtxP0JZSCPebEKiMr70Q06
wvoWyTln1X7IvOCBtJMyvQqTZqjGu60FtiZE2deg4D8XPBE8QbXw48HEPeUnBMAnls6TRNhZoid+
+98bdauVcY4ZtEQzsMogA3+6Jkq21N4gyNmndSalsEM/+g9Ic1ZAlqGw/ioIGf3wEii8amUR81zl
wSLYqtJWjyxE9e5eJ7CuRyQIP5dQeGL+UhRhlzVNYThS+BhZeA6iCrh5gCEQOqb1r808CQ1JetQY
Yk85GJS1LEYz42EJ1XNt1BswZ2g0FmQGARCJSEHKkYcyBVfxnLNVaiW2T6pwMw5z2fldOFSwajn7
WZuHJSUtO9iDZBADRimKjKqQzz7PymG1xZqbw1PLg9X84xbRx33lSUE9BptgqfxHNfWQry8KF8CQ
vkIosfO0sc0PZscXfT87ZCczw27b8RF5T9b+4zjlrFjH51NqW5smLa/1Q74vM2xdN1pGgfsHSJUa
faCGdUCGU40/z7V5QEEmisjfmvLkm+FSx6hWRl9BuNANLwyENadW7nzGpngxSkTNN4rwKHWf7R7B
kj1kwR9J2TVRadtoZAzw5D+jnrhOgKWQ4IE5WREvA9WHPzyVdrarcs3z4/G56WMykvOn+7kF3ORw
OngyHGs/uZsu+tqc8KMZpSgSKG9meT4pwMr2q06MoinLEurbWykl1SKi/KHsRv/UN9gVx0WMeriz
Urfy8LyL0B6vnb5tIEa3Zy5JMcsQbUjrRJlbRqcLYLEo4ZLpUz0WcPxc2QA5D0j6RCwr4t4BMcQP
wqQ4v5Usw0NMgiReZUynpJdgBCI/Xj03U6L86QuF7t42knOtOBaX8rusLu9PL1DQpJJNm2gTaIuj
xbOV0tCkY57v7qFm6hF5GoyUHU+FVI7A1I5mJuDrDwoViGVDGK7LJxwWR0C6IgJ59f3TH7YrU2kI
vBrCYr/NShtgDAepaaVlH7wUvBxMEk/j0TjlbpV1kBgSHTFlKFGfHl+JKwJqxvrUgxd7zMrEkXKs
vLjAi+pfnAlJiYL1zDO0fhRAVv6VzzBUNgthd3h+KKOp6QUiAkF24xzpUpsrS0qBxjEOhpejCJtP
QfUqS90XFIeZeoKnMlf9OBPIGoan6mLsp7G9JcVvz9c0A3jnT8+bfkYe/HLbGm6toQ6SFaNme+2e
NLKsO8mYK9Kr12g7tuN4MZEROe6kf5ERisqU8ros29MNnVV9Nd10jFyOzJsykhrhWZ94K5mo8Jaj
fiE4L5gPeRSEZ9BY0DFB42jsSTetcg3ewbuzgJlcQdhc4Vsk/kHLIrJVHvkP1Xvpx7TZCppzE7Dx
ggBLAulp7w/zbDAIGnUD/pE9622PjcZM0IGu0AVVzqsaq6fdDImYq5mJwSlwdQBoF38nf3+AZ6Pd
pZrXS6Mti5bKVTkRNA3AwXRsF/ifFXC9LbHocjIpXVDpzu43wLAgm4N1+5QRqmnEIof+Jip3qqWq
KRkPxzR9vJWDTqra+Coy3/VC9MRtyGrW5TlBKEWm8oeVTiC5DNjTOQ/0mJdDInx1uH0tiC5acbif
u7NgF6m6kGSS1uvnzHP6TirPc2xeRhYzV/dem/OShPw+gw6h0PbMkwv7tRStT9xOHWlM0mVE7Ij3
PRXwp5WPRmdHfssx03c/1zseJDikhYmzr7iD6hTd7gZaOGknL5tLyaSERIw6kA+7QWirHOUAOPvb
6msox1xPcodChf1p2jxOBj/A52BDUWHebmV1ddg60o+VsJvtXPl9eIAFOmADrGlB4PeZPa9TkDEv
4GKzRiVnxJ/4n2CGF6RyLxvMpUMcKeeskQnJp9hRmVqDYyI9Ng8OyFuBTnaKaZIl1e9d+kHqwIcF
4zVbpwex6QdDMHVfTe66FiqQll88pUNM2kYLDjlbF3zPUDkiBMwTZBTu6enEVcurtMFiTI7tBMv6
no4OD1jCVEP7aR8OXSMAe+WIM8pn2zMsJXrO6FVqAm2Bul+euQ4j/+t+sZqh1pbyORBZjvxvKxO5
tXuP9z42jXFrFHys+d1lBgu4l+4DgUeAXuzk/MgCy9nCFmgP6AER0I7/qQuSMgtiOROfm5lr6aRQ
r9m9pu59SuJuY7rkOtQpN1RPUa7MCd2ye7erwqJFSFTSqoFEy2usluGdmlyNBrGuKxTECemlPVVW
vE+o0XYa/hx/i8kCkqZ4YzsfkLuwElUqGLmRPuw/ywuMffOb9mzzlrnzkh2l+JBPWSynDxcT+p28
+S1HMGCPcld2WYs7U4G3u8PoLQNTEUP0+anla7i1iJ5ic+kdww+sIKCXJJ2xSurdKwFtvBCPAtP+
KK36YsqV0gITD6MlRJ5OEwHiKWGFJMcjvPXrZdgp//PdQX6Fp9UfYdBh2+2J2VnVnsRhOXp8uvcs
bwqLQLw7lVTddvNFSJu5vKHukIUwIf5cMisLIUYgT1IAaTpAvpq4O/NV+Jn3LhwEskHfOse7QhV4
FWj2ELTeKyCfoyqPvk7aLB0im5A5G8zEBuRGVsb3mutINnlrhG69m+a7zJkKimYJxWxvQtB7bghh
KRXRQWBkatAJ5j4hX7btVwRgiL7Zw+buvPZ/WUck9FR/v+NE1odQiTbHs/s7TKb0v2p8yY5rSdKm
F/vfddM8mlpn7IPQUf18AjKTJ7+RWOX5q0T1BET57J4PbYt18aflNU9Xdyu519vJHr/6F9hzNShe
cjDelAjmL9A4wqY7+FG3usDIvYoat3evN0CI3+bodEIXcymNVo1zBhKEb9PTUWpxDfRTWuM6yKZH
nzXzH90zh1I8+Y4zRlMCqPL7uJmreGqWRI0YfO3Rfw0oHR4nmdN1x6uRg6zh5E8X9lrPfMfCL+mp
ZVOJ9ICo+PHgCnna1TZFYGLrUCws3qnFU3kbePjyaV8zX82lVW2u0zw+MBKf8y9Ttdz1eWLDpYY8
6BcCdeZhqgW8WY2Jk5a/8dS8p53oeTnSzkUYdwwZgOTeLxMFvq/OwXM6/VjGMpXaHBTfuSJ1dP4v
6w/wz1inXlQf9y56NFTyenvFdXI0Ge/dffxXItANNeiPsM02vB62Nb6h0sK655iY3k4x3WiziLm3
0bwjLsN8q66TwYTg57Zi1AbG4UmZ75ho2FWHfiBhaI/vFxkCMjAkK5ZE5EzY5KoclSZm/XkWkaIG
VAU/4RaehJasTghGTdWpV3QwwRdjWO3hQMLCvM+jFxugEkKcsLLDW2EUU4KkBH88CJW//lBVPC09
x+xd9S7Gh+lSmDQHTWjV32iIi69H0uB11wmXY2ewrDyAcS1I97dJP1jxqT+FXg+z4bv4N/RQs+2K
dMEvupfIcE7rAdEVPl+m0oMAha5BLneHE7YjXH8QDhE+eArDPfZI1B6G+ocVCj4K/BWDtV9XoAcT
UOpVCqylVZq6w4hzIhStCT0wKeG/Nc27d8b1TklumIYUSGU6bCHIRW2G3Dy0jBOYP1uSG4HTuLHm
ygO2QhAKOrmQI8DCkpPN+1GP/gJQOS0BKvFauRk0m4iUgu9ROuNt1Y6p1suJkiOuVGP4CNamISnc
Lip7FaCI47S5mc9xYE0zh/5Xl7aNCClXPEKUYNQbI75I3BGoacJh+0938R+6LV1egzvuwjplf9E0
a2+OgcwujsgFPvDluEesK+a3Zo0hoCtXdUrtLA9WHqo4nNAzKb3FsJe7ELfu/2UvhO/DYeMqs8LS
xlcDTpVfw7WM9661VBUbDHQYgkP1674YOtjvhi2X0kjCKbwXfvhmwGAWM0viTQL9cWblm1mrWjHf
+blvjviE8dx3q3Z/ylYOhDrPfYGj8UVj6jHpccw7htLMj/vxoZlJp4Em2i9jcj4BvePKO7rgNtM9
kpCpBpudRMfnU+s/pG1LM9xrTQPSsnvEKVoFSZbz7pJRYv3P+pDEX6gvZ0zJtpD/7wMtEqKkbboQ
RDbqp1UJBLnNv5ij6t9pBKwVBC8ZdsAZrUutjxMgDXHPdiz+okx2HuwhIviz/n47IoanEUZxmDe+
UzjUlrhdI08lM7rfJoZ2tBs5keL/EqJarcvXV7kkZ1kMxpApJHaofsK3tBwAQgyfs/s/BtZANWiw
U2RrzSyGUl4F83tksL8l9VrS31nT5lS91qFytindRd2DQi9MCdkMtiDKoTGgkQY4m+QICk9Uc5Gh
wtZ9e3ggzBKlorzbOhuzm2yTmv04kZ3ZAebt/9EID8hnsDCEqM7sQYRiLNzI7Ri5AMgRuBIDu6Dn
VaAHkN72O1UYQTWc2j6vP9L+ckQlC5Om04AW7+qCgYfuBQ3xPsX5OdZpEDvjYGnIShj2i6HOHz4t
VnxPyQr/n9WYL010SHszUzNzGCMZNVmwwdihTbMiodd7E4hFhF8Hs+vxGNmELNw5zfvbpvT2gyEt
Et5NjZiShxF8bKiuu2GmHSyzWhNLgS1dL/t0pF5/OUvxMkecti5ld+WmEX9v3Qs1rX+d6fYsdnnE
MV582ADvlwkABQEwKl8ZqnUnMybhOtHHUwlVPi1AUtC0xcaHaDzixTpPhjIrsrweBQY+YSNhrad3
pC4rsPSyXYiG9iwulAUA9SLazn8hlM4hrPjIpWHEwI2EQg7zhkoDVu1lFL798vMiK7aoqlhvCR4I
7bBDsMOTHZJ3NMec8HXS8N/g5fR2U57Zgx6UZz/N9/dDauGnJ4L1H2AuKM4bsLjgvVaHZTzdzISv
iQ4sFxnYjRkHauQyzHXK1I2rnvoSNksc1pov4KAps+jJB1Gv1czFe9Fn8L2vUNrPrOhkYOE8bWC3
etNbLmaGFIqZazQ3F9qeFUfq1jt0lXFwqoxS8cwzJcQRUwN4ALMEBqEH9s3L9wZS8Tqn8MDd3Buw
IYRfHniixruNK/NLwk8TGZXiBTfRRjxSWk1NoZD4sQ+t7We7pTBSUEqiLuVYz4LHJcpWee8fwAOW
cp3g7WzblvlrNarkv/W2TmwhQzTzVJpBESOGVv+7h/wYV/qpQ+ZPlxlAGssaXEdIzy4I+Cv5F3V0
hXFpPKijfs9afIcdXSPNTofcZ1Eu/9We2NezhiuOxadbbqwKl52nigaN5rmE2EyTOAiHT9xS/81C
zDT96tJiIho0iYPzzpWyGn1VfP0L3tZYNBJ0Z3DQoHmfPi09Xkte9FE7SRrw5HA9gCDb3n6jHLRM
sfeUTKmZOlQgdQ6U3vveAEvdn7e8rxmZDayTGN8gtlWZ8o+BJQ5RTl5tNyiigYl5KL46ntVJ7cQJ
EmTTuRaHjtGvIIBAbRWozyFcKBDWProp7KdJRFj5z5XQ7cPvab2R2zo1458lF+GRAp65Qbqyf776
JHeRzJFLDKF2CZ2VK9i3P9MsNZmIqMwi54LXpylzXNF2v0vOUb8fH1s/aVUR8+xaRnAi/B0fN46/
TCPmPlEj9YvKfXZdO4UH3I8ptsaDZpo84pjTXU790lzVnvqXhXx40Jf5n6ajpk2uKVASFwaLNWNS
SaaO6+N6I0e96TRMbEFSIGAs6S5tpOLtFCxFa7QtvUdj7DxXZF/e0/vu+AheLiqCdi8O0FIthGQl
LPnP0Q6ZCVCTS9rAkStWxeaHxFVZlb0aN9+tcYKbmmHkRXVGcTqXjJiHW/KZ4i4LkFBPN/ueTHIw
pWnMzxGCOiMNBRGACeU5obPVKP43YY6eQGrvzj+5DoBRL2eTgzLJGlSSkyrIsZvczgoOElwVBFxQ
aT0YEQCPEB1JWP2uCobWryRQ2Z7Qpx86Ag/Dp3k1n6T4SAGzjy1UFXGAckgburWldr8u/sQaGY1B
1nfx5ocwNrvM0SDnvL8QfWgOGiogeqfGL5pqL8WE/J5xsLMoW2Y5FoKxXeaLCetUxqSUM/xWy9+V
uqa81c3D1kUr0KvCpD0E69w5ACtwlAafGKUOWIBCP8wsT+TP+70GpWko+SIk7BHvzQ/torzlkzD2
vNezsWpF9H0ajGlLDjE5FseV9rpVf3bANZZhMGj140d8CC5COnsBVdEOM+HSelASKdsG/Aegvd+Y
OqXrzQBnlNqDpD7ZXaTiFC+iU+5i57UdGu/vAUQFj3XsTwMxhvKbUyKb4y0arX8sb/aI3KV3eIAn
OhVDZ2m52KwwX3XIUsPJ17ZE7AywbfMoR3MVl7Ze2M2afioqbHfhYfCRhuOX+mY0BWxnx1Cu4iM2
VOzpklynC8XDxPgtowzYHx/QsWg7HbuuqiKd7DAkIUu990WEKobmd3nUzzQUdy0U/cRgfyMglkwg
AAF5lOwKbGM74ITl59PEA/eRiXS3/NHGoHwc5t1zvlXTap778LE7WkXvLvnwmVP436xI25ehHiEX
0Ke+NhQ2+wAh+KRnyM3dgiGyA8QVQZ0tYzMHmaqyAxvNi2yAPR9p7kjy5gock6l4GYxnfT3ceR3s
k+XOOeWUONcHjTJBUlqnbfB1LDydgPm+YimQVrh3vzJmVgDaxMSMqn+s5dSQ5xbAXuswrWj+oQxX
g5Fh9H3PNey7S9t00u5RtH4USbJk06Kd5NEi5YO70rBwnzgs9tK2+IySe0Hp3zDZnejYiK9i+Y3f
xXoBNEy0uXmq/7JUMj4/bxVN0Y722b7++ZCLZNsB+Fys1+g1GfXb/BDUyE3A/xJLQN0LaxsznpVb
gCoP6SxMVChSbJ7Vb239iWxfB5TLlmmc0vmergaxNewjzdlIPlMoIU839UGyL19l1BxyuwbNZavF
hQ6CiQ4z65NXhJIzcfcEnuvPQ+Rb8z5D69TwBzoXE6vFof63s7YgwWqdTB5Sn4ainpHOg16eQTmk
ow29CksLHPBEhSiK4KYUAEiP7rkTwfzNt3CDt5d00roOjFgLl/Xuricym7Vd3d6VsoDDOvVqnWNo
6CivTHxC2T7kkplO2vj6hSdfrp2y3j85xdIYWf/yQtRevglwjFyVInYMImK/Kho1AhW0kNbSgcQg
jTkt2+hNbYYX2dDTqpSWouT6GmA+RU9CVsThOWrw5vxDYIU72cft9+coGaSgS2VAxO5q3o5RGk9S
9rsBzxdYE/U7fp39YjQL0ZydH2Xw/di08SPaCASzbCx5EoMcJfE8nNTXGKIoO3CzUG68oosTOzWJ
TyQ/KgJczqH+YU8AlapRq4mMgQjTe1054n2ZZKbNsl8zIHuizlmGmXf/vEWxxV6r8yLlrUJjTChZ
X/2sE43kFPDQ0wxrQIV00XwgwL+Lu3KSLhN4G93r7OPqDda0INETxy9LjurZiZSxIuSy7ibcYKMp
a+aUFCEYODeS7yU8BSCshL6P3MNB9bYal2u2lEQrTiFHqonjdxs9sZouMk1MxD6nST5+oRjZgpbO
AqAyHN7Ysrh+FaROEJwo6tWdbFpDSP1B/pn+6pUqccOrFUAkIjxdfQxG4UvbQnmp7VPow9PQoC1m
nNOpb1KFCLXxnmqrEtspN9bqwZpOv6+td3xFheMaw6o5FnsGniveQGmdpIzTkRhAioZ+pty/F4qJ
KnvIAehcaT6PHI38ZpR2NIF3DNcEPEBmOvDvePRPmZZHpgHCxvtzpGWymZ+5abijjlQEdApZbyTd
rMKZcgSr1utK43xKPMRhtxEgIix7akfkgukDCylKiagZ/TSSWLm9XqZrM9YfGyvmIs7FmCYzAnpv
MPhWmnyWUFMSVrh73/bx/YsqWezoxRaibZR+kCW9XrReU4Y1m8h73/NpfLxaWYSjNz5ybt7olB8w
/Q6gZu5Ds7HNe2d2lerL5wgep5yr40vrKoh291Jswnh/REXvb98QMHqlE8xGPbR+VUJeWnkZObmf
SrwnH4cRGFqEiZoFX9qxtpgVUzMp1EfEtiUjlUXPmwY8oOcgPJcR5KFzZUMYnJ5ilegeaR7WY8mb
gJ+WUNVyXgcLnYyxXOTAG7Q+KYAhgQK4gdB1bwBb58BxvDQwppOP/wXlZfMtrDhqcrHuBsUonVwf
qTOCuDOZJFttDZ6uLczWutw36bsqI9x98JuEC6TtWiuCEzHLzvnqtK1dcWFMw7vKYLFab+XI+S9/
JlTI/yB67Cq7Vvdvpct/fINrDwJ7K+MP6L/OCnPxfdznnskZiAgSqmeLnE6fnbI6XLBnhnEsVdZ9
5SsJ4OR5cvHYULmCnFdnkcA8UhIakS8O60DtBAh0Y18jGGEBUQLrVOY2+A6e2JjQYYXspgKI9c9f
AJdCbncZ7Y+qrYxJe2mO2L3S1uq/iq6iajoIT3s0OIP8TVmQ4xjXNfR8hY9m0CvTt5u27Ghtg41/
16WYLoA+Fj4cpMgw8UfS6N65mq3LPylz2JE0sKD8iSPVlEzxvLiChMxK9gxH7+Nfq9zN+pc+OHGE
LjzaAa9Wmx/WFDwfv4l0nsG2UwxjQWhJ47ITk/TRhXFnw4SG/xwXrqsZmP0b6ziv2t5Q2z08PG2U
zqnGoK7t4diespK3/N1nOw5sM+6EavlttFkLyL9aByYze7BRqBNHiGVD+q/8Z+buXAeiJfPtqbqI
FKVf6v8PGX28FUy8q8+QNXiXobofqr9A516jyULkFpjMWGdW1kcYTTs8n0XpE+U8QsE5GV+8rGpy
Ae/Wys8ie2KZ4nTlwp0w8Pm67SEdN8heHjI/RJHgw4HLO0y5lYYrPPRw5TFM8XjAX92d4ClOtQ+k
cqKhFgkUxITetyTgvuw7az2/Cbnn5Otm+EpUpHrR015UaE9EhJkaDcX7YQlmxdMTzbpqjdiXWzJF
hLm0Ipedmy9RnowMQHvVhHV8Y8WCril/6osgbBDiM+erV07Povy66ZvfxY8jP0U/pLxktcJMiYgN
NP+S/2RitLi8AUl6CvxRGGIMCghdi/h9RLaaloIt58Z55ngrwzGAqcu71OJcw1WWq8B8D6yZgbKh
tl+GNRRHKi1V1GgvO28eOUD0I/pjLFE+djGvC2xSR5s+/GqEV/f9mgyDhONY0T29Eu77/iV6Kwin
HGnH/bZTXAJSQ7n1xnyr44XKYFAwHkVzQJ2SvLRxmEixJZqpTj2/G5/FbBwk3gAdtiizJnRSp9r/
wBkRZsz7F9Z3G8tJHqXnWDt28M7ZmBWbca+MmKXVyjEFZ5SD6UlNYsrSNvvR2+mO1YA6gdkCJ66r
ms6Uo4N0SOuvv+gi7QiALKzxnC1H16rm4q1V94EWwI6DROvro67LmvOKtaAG5U05RJz4LHJknm9A
5J/hZwFsOSdK6n0SywQd4XVA/+FgMEwge7O39nr6MqoF8P/vMPPjDHmjY8OYzC3Kmgo3El5L5Yhp
vDPebLwWucUcISj0UMT/x3sVPFfnhpfK4ufaVkysyF2y+8TeoTsTT+LhZe9GVH8HsMAhLQoXGq+0
uBYWC/iYctM4DqedW2ez1W82bmSTi5ARKoMoBBrRsBAFZLl5VCLlI+9XBnEfW24WAqswqREuQ4iG
b1G5J+JxmgYqBEdA1WlM98MCFY5ww5SL484YOO3R8e+4Tm4SQwnZThJdnJy2/2PAvak8ItQDJAvN
nd2cpYUNbLtWrXjRB7wgIJhBCfOYFogNmUWmsMAoQO+9VqeI48LP07QJgCuLsD7j47VVum7sVEKb
iHL4kWdLJw3+I5pYunJ09ObXtVy+v3JV2tXOBzFsJ/fe/UPD5XQhXMEWC5gyZ+sPCspkF40cjhE2
T6PPfU6RvWWO6HqEwjlwJKtn2C87qdw2TJDY7mA9Vo7c6d8VOZqtW8EDQ4PSZta3o8fgX0odKRMh
utxZaxtyrFA8OUMEbXGnDF5jnYji0hEGdDr+VqP6uLvAJS8bbd1M96lzTgeI0oXCJ31sMEvYb8bV
uqCCa8eV+DrPSy//FFB1y+r/e+iiVEAq2yDWA3IIUlngm1PHXrzlY5ofLsEJXTtirVH6hZsFAWm0
NTBo0XvWGkzBzxVdShFgbGpdk18qeWopLJd1bn0gv2oYTgtrAJyuBtI9J9LrmT0H8/+SS3xdfbE8
ii+UnPMmEqu7y7aq8jjXDc+X9/uvYl8ZQpZK2oH0hhhbpfrGUD1gkK/tfffY5xKEG3dgQWVkyUvK
tyHtUoZ1970BY2O6vhWTW5c0ZVEnCPEBw2/+vZrSbJ1StoDCD2vnFzR53SkRCaNWqpNzZP4TpJx6
OUZ8oM68TXaiEIPFT+4qN9Pnu3gClERUdyMc5ZhV38RVbDsBHKTLAJ/s9zEzXaj5ARyTaqkyOPvG
4e9NPJt+fgf3HhSxdJvnLIG10udMmPb4NPcshjF+s8nv5WqFBFd8BribYaPz+5v7RVbnOcyjkHYQ
PI3zKlPCpJDlbUR3l6Y6yctHvmkx2XcBmM/UZCgjnbtIutDyJJ8DLznQMEbNNkIAyEII1EEf5c/A
EtBpxUS8kme6vdqOzAbNz6dhuckvbPrwy/WVMlPZXyqQh+0yC3GmdIm9NARxuimKb+Dgpei38I9E
u2OJrVz7MUovaOXcR9HKgv61KwVHy2bw8q+dJygfs6w5a9ZpWbVpiUBgTyoWsqmkv7mohytoTcOR
185HEpip6vw6M0pabu5Xh7f3d8CtuRI8fNC4pBTkZs1yeDUg74ZlwNMk8+T5/uUPc6TKFidNBVto
Q+UXhA3RqBB7y1lKxhcaHJKeIXLflFisZLc1IpWbFBLp8Ycw/2YLke6F4OyzLQeuUB5eZmORVkjK
OHIhhq0m/m3HnMIQT8D/cgCIegnVL9i5Vn1YHtxonR8OKGw0N1hpkjV1LutNr7gx1/t9FeeefdLy
XyoDTd4RKAF3iOzrTADVE9EM2ryOcWTWolwnpiV0zXWIdfV2uNBlIKEWU8He5h0pvedf0JoumOIC
qC+VXQjYy1q+w7jTiJRhxBWy1qke0k3KJ5d+/odh8IjqLL15/8EjYE4DKtZO+n9FgqvWlLQW0lw4
8b0ddPgqOQNCCuVHzuF2mQ2iVnWipmGxXxWUcioe6QaVPF1lG3/YMuVXWxmtQ+W2xCLXXJuGRbn2
7JOnvq6e4yFJPOrh0ZBD8DpiRkHl2Qg5wpItaUdLUh99wt6ua+YN61b9BmgFAtwNpitLVcqmBerU
s/WgG+X4BXzfIw/j9M0mS+ih1Q/+/+Xk6uyH0Zmd0Ie9Z40CcNuPOOeqc3EYmIDG+elQZUAWOQRh
tz6W/UpBzWKnSUzEu5DqLgaaumlDNz5IXMgxDC87AjDrrht/7mCDkXk+MePEzmpffCp7cZCJInK+
4TDC3vLyJKDiPU4A66wHHh2KNFAVokZ2SRGi0EwpHumlwH2XVrJp4cLbYdeZNt/YubTt3ULmCDCk
9Eo1Ucw9RRUeZ/i/0xtGqyT2ofkSBRP/8dXp23M4YrTr4KTqyQVruxq7ZA9cu/s8D5DoZsG+t9CG
yTiD6PCJXoThavyrNS7o5yuVrX95hMmDKOuWiDY4A+ri4Zdd/5dvpdRUru9MPcQgdO8wtgmU2R6u
tWfb+Y1EzGURpdfQWZ5TRvXG/5WWe3CpoDSz+TXXAgg2Msqmk57KDKN0d9er342C99FTKAN2+aAR
1DB02oCLwJH+dcpSI8ek9H3QCFBQr4YhxXutTmtCdaoroOhxuvHKTguCUrnHssBIvMkGaE634uo/
DEZvUsZBMMYmNlNN0GNVfnJfYVrftpgv5uH8hjKQ13nyP9K16eJz0O4B108ufwsdwj+mnUxx6tGG
poSzT7uvaAZcDO50a/3kckyWRxSqNe9LZw93ZCD98nBMoIO2RNNgiquoyZR26IOP9cow2kctUmJc
o3zWNz0s8UMYoZYGfC4ZFwwQpJWcLBuHx/qMGptfSVJXlVAn52AV8MPDXmPfE2n17Rlk7wll5g5U
97/w/x/WY1UTxNy9KLyI+U4MNr5bfVsYc9tu7MYzfWpswp3mX/fuZYqWmgJxfK2iSXwVKjM8B09R
AexFMvunVN4zjcQ7IEDXO7Gt2kHi00ImvADs/K56GSAWkDkGmoEXu0HmukQWg8c+CqJoJP8BVwB8
lFzeiv/u8rOgntGgvmIEkayrba5qHWFb7NUZ4VhGwRxhdCYXMqWxC6gPzJ0Gf73DuwF3HX7DOH2e
kq8d+m07Q/n4ILaEbaXqvMFKF81sW9eREo2F/rQC/FtFjAu/IhOQmS4W/+h9Me8bU5/lCUT4dpq1
OxQm4p2esLMwRQP6wf8nj/U2v7YteiiDy5FTmrsaDpeQGup/9fWe/U4PNZzXcX+MKLGz3FDGuIez
ph1gQjtYX27gB+/WvzldIwyLvqZjPZuMPJ+6n9tm54GwDpWjAg0gIRVFgV0boRA3/lV215UW4PzY
TwTPvdcYZqQnuPjdy2suuJaE3ZllEza4GHlHqqanRnqE9p6LbbaDVMujRswwTvdezAWTEqQvLDOQ
fv+QTFucHrJ+ZyDlixctHKMqkAYnM8u8dEl1AFgCOMpoCjskGVb8xlvGCzDUF7gLNY9Gk86JrpOM
H2F4e9ae7VBPqP3tl9Q/LmUT1ptbN0ZIS9F5+PZ4NdgMSV9T1nKAi6Y6ZkupyZFFGAm7CbyRwEud
cFvdW4qJgoGdFCzmYpCIj7OYGwiVy+AfGuyqU33g6wBkj6m5ovPHT+OY1OkNgJ/+2fEqEZASrPTo
TrVbDJUU5NlC9S4oZj6G/38IhFmshau6OUaJEt+4GjnbSUxNDsuBVOa7Ikh5qafv+zuCs3poiHhz
D6FTAgv7EIilpfgq79asKkipCX3gSO/nxFC4DhLQd9XNz0KqCiMvMtXM77D31yQAjQ+no77ni6OB
Wv0/y4v1yz4PVZzKY1ErASvYt9186iYmiN1R1ly0/TbeR5oaERzY73hjmjHkRHn7MWwxyV4DtECk
bnuhWnDZCSC4IH42xhSAGDToBGgcY+2/dh3xwAKLuwsnsXXggRGL13YlU1SiDPnSp3Xa5hc8+zAr
FYPPUSSyg9OSDcjmzl0pc/IRXKqIVh1pzgHc8Zm+SrMnVlUP087Na51DBohVKXwOkSZfzxn0lxj0
NYOyNxkH1q3Ti4CxELmVE2it5ZBdps9++eNbxqcSaaHIA7LECAHlaMeaMvM4ugg4BFban/KZBw2U
4jOff2tBDwr0eFbCzpR7bi8DKgUYgkKLfXtNc6hzCfZ/SEfC+TYgfPMhSesVs463FN/zWmEPf1qn
TeRSeGWvYC/5TWSqGmal5QB/rwhypHg0S0KIsXhXgkfaM5BMHbkPjlsKW9ghsTbRv861MQc3Alqh
AZuqeRv5RLgQQOi+xz8HomE6C3wHzDoObK3/yUPWYrorj8pL+L9my6lkDclvqVXK2HVBwQHVxB4E
A2pxz6gIbHrQn+qRpiigvomKFKwDtJbSJ16U9VkZrpRK0Sa7sM78szk4zLqR/5CdVr8v0lUlZyko
e/e/553yTDch7AwdDAsXRQ8CjH9Y/nj5s5nTP1ikqirRYQgAFZ2MxedfS1CE7a7Y+vF7LynIZBhk
OOAdkO3CJfQXuw55ipISJiYnjp1J6LV92uvAD7QldX8FNL2UkZsD/zzirbLGGDBUKyR+cvF5vTbw
u/offa3rgsgcAnWGQlDApPc8MPILGkRKKBfRLtWXQtj/K2zgyhb/mLXvSUNjOPAKBkJgW8guWd77
QIzzBZSEM0YeiuwEZYDm/ziQdNHEiAEaP3c1oRWYYS06kl9foT58ZeZ+2Xoty645soySlZ/2yVGf
4qrQMkAps5C2TShv+zBBYTQWJeb+/lxISLJr/ObMvU3kZhHSFc+Utm16oge6ziUkGpzQDTY0+Cw9
S3bo1fjdCykV3JY9tpbYOkadgEzKZRCPMkEYR5+aX9YOnXAkdB8mF+tYTn9q6/uVSo8XcOgXikID
gEcAGHMF4Bptnaytq8NGVZbMe/5cFX7hOY27j5Ma+lCTGVhd6u0M3nWiiBFNgfJxPLnSF4apyUXG
wiRyjV+ZmAgv69Eg1vhLeCMLeVA8XDu1xX+24CSj+fxG9SATkiejQEH+sHxbGspJnsL3/r6/kByD
yMTo9hLh6i1aNENM/fOj9fNz9QuKUrJQ7l9iGV12r8hkTr6Nv+FkGX8ED/rLkdxtQT/qLSjjgAgf
yixnt55KueAMXvCmuNbB4Y5i6xV5pjURDT8mjXaRtdwU7FGleLHu2jt5wcATpVr4f8TmNkitNsUl
1W7nVh/T8cixhHHoaHT1N/Qsqpxs0483I66L3VI1UsQFL9KGgDzw+5rLGiKyZxOmP9uqHIravoMu
noAXyL8y9eD0kU67TlbKbJCtC58vdvDIOxNCeNx3hljCiV+bTJ4bLpHIw5+q+eKWomnO5oadY09U
uzLPT8V/UKQiq8fqxUre46v/aZ+IOlfjKVIA/M4oT5Mr8DF9oanTM36ahy0K/j4ozrGjQRs9sQAx
3cRNuL0zIdvWskTtthsHXuvtGqoYdB8VDnP/1XcHr57zoQGYn1S2yHlV7cAYcvup9HRLZbZ+vLko
Y2lLibNpCwRDX7yV+oI5b9oH7ZtVgeq9R5OvewjugYD6BkRXXrV2LUfl7oo+E3ZtL9NI2KFXtCkn
pXLj8JVEiZzQuEtTLqx0YgDgwAHKWY5U1Lxxy9BNFe6+GWxM10fFPnSokgPsSAmT+mZOJbDrC7hb
yxHdl3KQh3WIv5HtIHaYH0cR+QeKHqcZYI6J8m/KjeFLBGQ6z0Yez+VXqhLB+bu7U301QvKfyrsp
xNZojZ7G3+sSNp/cMzi8A0ZeYQP59V3OzYyx2JVO64cTWRuqW7QEwaybH1dC6yM15ogxVC7pMhkp
2+bDQddl1Dio77+JyyA+dXdOueXrhHYEchwv5/doq6RHJw0GgvUDMj/KR9dGmWB4gBamBFFPzFFj
PMvuetA6PPvhtR6g77r35DuADf0IO8VIEFKxH/NgLchyysAjREZyuUCaWEj2cfCrvgeBNdI4p2vB
ePWAf9SHC1ISxjxLm6wrpijGZ+S2078BCSiRquAFwXkdiZ11oIhz53RkATrYLtGjH8WQ7COXLPmJ
wYZFUFohO2asysqfQJCYadDAbaysGKIOfvbPDNW9PqSgC+G+WdOget0M1LLEAMwfx6g/FI2XSEfy
KxYEOTp1J3DvcMvFcTP0nUbgZ64LRh7Gpftd/C4Zj5F9B2C/F8jS8Y0ZeID6OEDakkvLbLtpObz4
coBYxv8JbSVmu7OrgWueuWF5IBBNW6DoK7eWpVZlSk9tz+ssAN4qAcu8b/655co3vzUAVbxQgpka
YJw3s7ZMvCPPMweMhKxicswQvDcKe18jvw7fG7UX/8fgFYiOavJOHVEtvZYO7Obd0EA+5/N4/NAY
/JPEAUMnjJFOHGJjO4Solz0eG/uvqPDi8Mk32gVyfZ66Bw8tU9/ujAn5Hk2XSjGDWse7ZQa5ygS6
UE5vVikW/WorZKdQ3JDsLmNJadq+i81CXCGOWJ1qnzw4hxkCQZF3Fm5NiQiDBu2IR6A4TlQTs+Of
45VV7tubTkuiohXPz51ko0uNNJ4uMi9G2dqeCWo2njdy07jwWo5vqGhF4rP8v2yuOQK2td7Of1YB
sbMMA1URvDfzSG3Ug1YGRpjgUq9d1OoFQJvwk+lf4+V8QO2ru8Q2qpUOM/ycfQ3wgJPPWDLvxjsv
XVm5sPoBRATMlJrP59LcGGHG4PQ32gX9q6FWkNpLh1gCWbvIUk1Oh50hCV4MqZT4CrcpXUl7Y0mn
VJxoSPyv3SeX2LJEHJkVPAsCDld6VJakXinLgZ9o96sA+8PP1smZASKvjTe3MwK4AfApZHjetyhz
XfHyGVk7HYzcsnzt6uF2AM60Gj5+laFB76NCQu6gg7QipK5BVycC4MvxW5BD8ylad6iPOuugPR+V
92tIt3F1rQnnfcb04mG12US63ByXzeLt2g7D69L4mviVEc+QgK0I/jd7Gjm/GS2RvCHZfMLT0Z5s
jsL5YwilbkDZuSmawpFrddQwqxje4mJ8D0X5hw/a+FR3QWiOcoy7jXfjB2Bi8ifDhVGh2A14zYxw
LmXZiDDWWA2X+VxEaWoAuWfjxZGW93PMr7lkGjswj0UVBPI43wnoHSmccX8SuMvZTDgq9tOiFjsL
DwfLbuzwTCbTMvPmyzt9pJKoeUSofn+VbuXDoqaWU+H5Z59bk4cug4r/AsUBLGiFk/WAPJaOeD+0
4f2YF4sUYnsUlRpzhudsfcVbSXRTS2Z09lRVLp9a38EN2qYYSqQwUbMY0vmzvBLOfYu9q0uEVfXX
2Uwh1N/4Lgw15BNdM4CU8LaIctstE+JQkWfvfmp9TVyIXEkqBHeDyDJvOVC4+u6vTbwQ/8+NNEOF
BhA4rY7zF9CERGKR5v990KXGww5I9yEHGC/0GWp+bgPIE/70Jc2SDfbCWxPI6hHvTtRfq15uyn6d
Zq2LujmX4KlDe90F4iaXtmBpsKkjA+sXuGuehFQqfr+mGafYmf3X2iEv7QSzEP7GwHKm5ohJhKjF
eZSVrhgSc0gnMbyP9r+aMBkgkhXity1KT+jlSbavrS/PIoQD3t2eDURWnGWh+53R6tQB7Wdp1YVD
iQClhVod4tGMPReIO+1tGtLjOk+1sG0UvDujRPGASROh3P6elfNl57ydb1YX+gfdxSbyKqNP6iJK
q/IfkA7zVo8OkrOJCWrb/n5F+50IwxeRxbDUpMuhQYgo71hZCZCLPHHu3BJkZ6lK67lR2SI/Om+V
G4Ox9IhjMgGe6Cwxi+mg+p/XvI/ZYtfhhor/nLroXQaN6cBG1vUPxvO2v/M+ZFj79D71Jbo1Jk4o
9l3F6vH0Gz8ZKmP/WpSfbVHOTA5nSpyjk/XqPlJAnkUS2EOlfXowLE0clDaBtZ5gwUJPgKhcJYLi
UO2TjcdMCYPIJ1RC18Sq2K3dJhOaz4LTB49IMUtd4akJmPrPIFwX+uBDaKbG+fewFi/vv7Qu72sc
sZo3BfXzKHnvwgNtweNWBFzMr9lZ7BlhGva0MxagO7ty8afbMxE9dt3onehTE6IVbahweb6hVkYw
AGTRTr5zDshruDAgA54QdsGocEjJ/KIhJDEK9+0cCjRmyPN3RXpX1AFy1Qsw2RcSCQtUJGGXgxl1
VzDhsm6LrA42LLUNNdo0r09WG2Heunn/QnfrcxH+dfNW15Y2LVgcbLGENriXhxAd0iml+GfJEHdC
mNKHOBq4gp3DURc/ClMoxMwfmj0abNyn0r/h8BRScpwNBQIvttZ+fxTxsTErY8KNh5uF8Z8IwOu7
qhKypNAIFREzxOLEjeNkyCBgGsjV/UTChVp5ECHnEKcAHWRlmMu6qFUTrpHqDM4Bmq8zfLL66dXW
zasA2S2qJ+I/uqsbB/VQEYy39xqD3yy5a4vbtI3ePvWwFy8FTr+wicGNu4yBLkPge+mZCJdGjFCC
OTwmeinMyNurZJJabfOtqoe7AMVKBmjIvb0nMbGGyfEVagIK8jnO3aQNE2kYrl2FGn2ExQw8zD3X
cIStI1t2o55chE0kWH+PfgJyWtcdV4y0phtwFHAmgRfrBQOztRJ7yLwJ4Jm2h5flKjfI2TPFaJcX
XRuOHLFPHQeuqPvs6NXSnlodR8EZZlPTAFistV2blHSUVgss/sx/xoEVDUrSPw35rYYV/NMaDshJ
6S8PJt4LPA6ZPJw/RVkJtlukKC89F5YsNowLjfhikeULX8eLh744c10r5eKIqBQCdKE2XAgwZlKM
j3n4uVIQJlck1GS+6V17jbBIAGEdMduUbOYaTz8/5RxnjIQiDB8JRvmVb9T/PWLHX4t4Q7U9PIq3
7gDA8NMOuOL7O+tkCAdl3rNiE5JiOSjSdY1CVpQx9jbTZ4rgZ9hfm404hhzzI8uivFWZlssiRy9H
Mbh7IEH49e/weiFjvpPEwFxQ9BSwUtdYw453EKUB1cKGoX/aHTW8d54dHgV01o836aiKfktRjfdy
KX2OwnO0L7J9Oz1fKrnseKjJiuXV73b0C0f19O6Mdm1Pqx4XIZ1RsV35iKoR3qAuWaDBfyZ7f7lE
3CpH7I2eHLhkzXqSU5PHFIVkaorP692hJ+i23eRUueQyqpm4ipzBqZlQ4rT2PdbftB864um4Zg1Y
5GsPx7YDPTmFmQ8cH9opMJiM6RmStahr9mC0LeCvIW3DHWUBucbg24EJqM+n/VqE8mDU/w773qKR
wUkG4RAqpisV2mcpQMtSXKFWpcvmZ1DExZaJcDO10bbLMFO2HktH3+gK7ETI/6kVvBaZf2B9PS8m
t6CYwIgxExDIAAVpvouyBnDbKfFpnnLw8iUsnd2WruZiecyHthPGJ0HH1heSPPiwZA/bjkZawhpY
7LfbZKxQ0LK0qiJNYqJa2edy2x0yGURdBprzm1HOzXs4V07nx7sqZ/WjHmT8SWvKG42UThASGd2O
73NznmCKdDpKD6BdVNGw59us4ljxuWDEOG3CoGGmf3iRhhak4EotVKvi5udB87rYWySGoR+Z6A/O
jMbKg/mEWrMeHgZ0GZmLqjldfGcUA3BUxD52I7fsqgxDtddGNwpbjBCtxu33jJ4fTCE/7qzN9jFw
Qi/khu7hYa+Ouzn5fz7Y8pKqvhz0CVTYCAQ8HtMc+x5e7mEo3gACcFr5CrZpX09yP4dve9bJC7mh
1086Y6ob0RO8/EivbKzwjFLJBV/Vhx4aIuNIshU487yjMFeZD7onQ4vgQyOokbL9c92H2OZym6Ev
O9WzAguKzN9urBAfQ1cG49/iJyr5B6ZtuEVhXpg0YlnMasyxizJHMMPru8Vro04ejmRry7PjgBhb
QbPqcOVW+D5Z4/SzhXPTQQB/1v0uCdJuzZ/ZMkmxtWv5XbZoS+27AXQmai7stamdpqb+RWerd+8G
FKDvOeYIgyDhirEyxSTsFgJ/WakDFGvIo6Zh3vYTQ9rDpXHIxo9OrEJX1RNp3X811sicSFPNf/OW
ruryzPGA6XTjUr+Gyd1QUgn7xjxEmT0wn/I0EZqVsez21QYL2OHFL2DS7sAb9myNFMHCoKFUnbd8
fqOs/KZHfLsCWwXyGXlAdBaBIhz4fe6mBeW5be7+kV0AyoKSgsMC97rQN+tFtmE/ePFdSV+Wb4aH
KFhLHcVRkxZydo/so9sT8TlEnbkL2LkWj8QsTUkUItUn2AUpjLJf8qyOliiNsNMxlLETDZ0EwvlR
Uckk1Yg5I1qafHaVcNe/p0dNQHiLctUvlU8BVkSIEAa036Bym3XoofIjj9632Qe2XIG+iCPhpKA3
KeZxIi3FpHBP4MItWsFby48X6WLrrqa3i0q8yWQeGTJPDTX+y6/IxSxu3RQ2FRklxQ6ddua+D0tM
fDiPF5p9SemiUg/0V1qf2ow8E+WXfcJd9cPnXSg76blGTj8vXJLMtbe5e0FfwzZCAlm5WHrf9ZKS
dtu0f76cnZ1gImwHa4oMiFfxxK2IowOIezfgVB2rplcmqbXJZDiww46de//Tnfq5jMVhn9w1rnIG
SyBerXt//fHXqoEvsAlxbP0x9ofhCgUfSJAYeofyIT9YgKPzmhCjVBF53uPXESb/jY1rjCrRWmQK
xohRIFgBPkRyr2nUfc4Uk/1G9CSU4Sr3NKLN8Y5Sbdxxqh7bbiNzyTJ6zkSv5xfDlGzgcfQ44kcP
iWC4RrPQwT7ruyG49oafuc1+uoaXMKFGkaGcifShm/PDbYSv04WLPsMXe03/CkLa3x7qF+o3NmfJ
Sfb+aQw11OY9ISL8/JJZb4KCPq+V/GAWssF4GEtrZ6maThztibVGIsuqSN2H4+00+4ZMuhhIewPl
sg+eiZpKsivGfJGcC/j9VnMfsLmee1nNzCCa0Tsdptl3jCZe+YieYwdVHFUOFqiZ6T9OTMS6U1v/
IBlPNIP/hnePMv2g3zF1ox2JLKP2OkKWwhIdSbD3C+8L5kiIw02MGfP7xR8SVuOxB8z3MKngeCgA
GLGI5b4/iXkgIyQaeZxC2ek24l1XxQzcgrMufrpupA8MVluPwh4Dx0wHviJR9HGaQ7I2YagGvlfi
0OERgmfaIPLlPAODsMRdM0pREYpC+bpL6fGrFndgM3e0jnPpuSSbJp0XVZR+qefKYitUb2HPUM2X
umrNSMhVJXQOpHsbtam0OaNo4yH1T5ONNyHghEwNd4NnwpPI15CiSnUtPYLpppOeWpwZhoTWaOVH
y4YJyNy21eHB9RvFDekwQTNprP4IIgngj7qeeMlqr78ROZtm4xLrhB6pAMCAF5R7o0hV9cIV4/5e
6RmIVB439At4HjKp1Cb8DVGWee9KUl1VXWkknGFR3/A8Ez6Yy0AAYYWRRO7iiZ2j6uJTL6PLsIZq
jQJLWYNdn3BXOiR5g8RoGelWyGDA/816ibQY79xHIVMUeWXyiF9vb8o1rk40JnNQNlWYDKAc44Ko
fT3RhdZiPOM9VDYZ3vmbMCvIIY0yCw8l7uKbDjumBzzB1Fq6khk3miNeIkLPKW+e/EqkF5q0XPTW
asmDemmPC3qRglnTPS0h/9kuq2eibNqhVRMG/4+i6ueIdNj72Eoo7b5Tg3AfgF067ykfnDT6CzcV
vOh2In9ZFzCMHa8rzy8ygcrXzHqiOg5yx/ByY/Tw87aUYQBvYOAkv1YeefFJitWr38WZWwWeVOQi
wv17Pjz4mMGbsUAo6/7Nb1r/2TBkb00UychXoXl2L4cbyl2lm7juajNlqsSjUVt04NZ/kpadYheg
b/phRE0wS37nTmk3OY0HNQ/W1SeQhygJPaYpMzgrlL4BkYRR0PJOvE/ZN6IHRm7x1kYmQrFpTUyn
EFzR5H16bkpUdsMXs59sxdVR4eJSIX3RwwIrrDwD0acMHmfhCMbDMFBrOsvKCWVm7ygafu1q1Gtu
+sGhcZmLzAUhcIaezHX/KmqWylc2yGGloSAByCOzBay0lmikwudPMEAW6r/8AeX/wabaH1G+66vL
nQCtr9JmDcFxHETO7cUyWDhKKEK2mI1JKIgIPOe0i7hOR1HkGkI7/1xxywVgDx/Jd11u4rrS14xY
DqlMrwbYcCdWRp2wXWfe5ZokBmpz0BT12hX7tGwXwcWCPEt5joun2ysyumTYkQAHyu+SYWmRM4LQ
eu17utLyhcDODB+FSkmqESrADaaHeAxU1cWXfrYSlFXYSbtMgTVdRCGUtBEXkCzyQc3Rvi1TaoqI
KXJk7Kt6jsUTkjspFk9Q9EbmICth+V0GnGtljRts8g1lExRQ1Uiu4xgcic24UX/W8171k7jWz+ae
BlBL/94TpbXLNSkyEM1iBxRD1OGFZu1IEOUB9TtVTjkCcI8GdccU2KAOCj02iWJ/t76VcU5sYISc
MtEVcnGREuOo1ZyKEbaguFkMq01gpFrdYuq7pA1TerPgal3nJmS9O6qZ83/XjCn3Tyfwys7gpOjJ
x2GDQk+hM3tY3nZBNfuByhUhN93rxfivHjl1hdKdDa80gshCG1YQ6rBCoGNhSvqJ4Hy7PsrnpIyF
hfHLgPy+cWBZOw78yR+rQuJoap3XYAf6arUtKG6JRtBB9SNqzY3dv3UpzDtEpbZ6qUgiJaJMy23a
8hqYKf7gaq4b4owuXmxxLvYezBHtmrJHcl+Rl6N9AJhUOFmYV7RDCyyXIA+esB1Ui/EXmapaMAXC
8a2snIsopiNkfVx7jPY4dASyY8YBHvsC9Ol7jHBqNF6eFF5k6bH+pMu3LiHx1ha0dYY6MEkY8dcg
HQ6MumdWuFF1cxrdJDs+5mX5ZF6kRPQRlGZOXvis3lEkLSNoUQc4eMsEJjVUQjqbeQFThWTzn5IW
9oy+66JIypF1cH4/J/yqRoaJTV6lsypoC351Z58CJzVCeNr4D8PoUMNs2xqwr+uii/EA5WuCqmxB
gMcSsY2JcZOAKc0uxLQpBmXD9XflWHZNp6RE3UGpSWg/YCs3P83NA/tAn76s7aQKx/g9RWR8hkKx
Bm6v9ELPNSaHsCgsnkrg87C/NTpdiP6zyQcJUIKyBvvprLUfWCl0MVi6fgm0RVaFBfilh6LD8yAd
5v6m2FDTbBeJa96oFCX4Jf0dei54jk8sjexRcO/pxlG50Wn9MftjCYc9x10BHyFwnSisygnpbCEZ
QiQ/ZebMaiWvy+9hXqw4hTPRZCmNqX3nmnYn2gSaigFrBG/AGzjPxppFH3D+9asS4X33woAGG1T9
4s0qDRrokXvdHN88L8pnShfqW6y2SYrwr3dZuDVpnoViXoqedLS1WxcdciGd7e+L64xvs/O0M6h8
C8CxxXM7FYgifHH+NmlGNrHVgEjlsTyVxKDnnUq5z+1um/tRGDT9COIWpQU3iU2X7KYPjmUbgRxP
xVh110zpXUnNjPWZyjIU4RzntYY1P3j7rOWRgGPV9jib17fItZ0kubEkgNG6lVQcSASaqxIR3Igl
eS3ydjWOCaG1L8KwcvxIpaVD+BloroDld6tz8VI+yN6gev2SVH8OCWGATf86FpXAPbR1FAoZStbY
KAhnMYKipHLhcpfAj2EioA5F57kVQjkp2WJ7gTgaWp4LZCPltfmJbQSxO8owgX4uU+ySd3kRHOI7
v2mCYfllOKttt48cuINdTIanr8imX7XT8G7qxYFoi0GzxtIL2uwmBrBClwsDVl5iam7bd1dx92rr
W8xQsJPkApp4wGS1rKynfglFgAqvSOIqljkAb6SwbIegGfsIAos7Z747D0Wi1ok/VPdgR1TewP7Y
+eSgwRnUmcmxGUg4hqz0b81xytBcKXGQ/yJpgNsfDV6t6VO07EWh05qAkDxWKwKwDczPAMTpvNNv
istWn4N2t4lAL3XFzOKdeNJ+1Ae3eYIXy57dnkaowX3xVvr84tNg+q9XRiKXqduWVyse4E8xB3Q4
16ys/QoxltLlcAQPPvEl8sUo51o2/O0yewUT8IJTbQNLmolkrSkxa/p1znThQZGPdYJAqwWnP56B
jU6OXQubaqgqy7B2x5OPAJqSKZwxUj3foeRGZKW3erbGMLooW02F26KRswa0xe9I+bV6laxM356T
7TTd3HMGRo08W2PpqQTFYLtyzXuTPSA4RrtI1KeRlG/hmq170ShIMfQptrjhkmWri4Sr3dEYhci9
jxruv7T3ZBkDDCXRYWcXHQqApMwLIzJ91b88mVy4zmftPFTGrHtmsjO2wFPPrfnl7nePfVpBxJyZ
zckBHGb1cpa2OjuWrS4xwBhm5VjzdGNMZWSkx+pSbN2k66bciF+gH7EuyEBNACMOdg+IS8XMv2v6
mO5c5mjSNoKdJ38Rl4ZFeKpwiQwT2mlyFK4MdBA0wVdD2eCHJHKjUtyOnYntz2dMDGpBaEs1MK+X
pEiYB1v4T7LneSmX63uMPRapL/6HnkZFPLNZaIuMKc4PkR0sM900i9hqBgzFlksqEqisjeYCM5Mm
hGxhvx6i8ABwfhT1/ArnT+XX/qSED24spNhLZuDm7eDaerH4SkNcS/Fl2pRBeSEVPR9BaFs0iZjU
8Jqw+7EZcLRaUVtFZw3a8cwCDQmzcA7bPzPQupXO/cgR8ilDL5QMVjpREE3UXGVEhCR7QRQ9ogua
EgY0C52zI78VXgTWR/6S3xHsgMP5p3ZPFMUzDa2clGpO7Ps93+WSkKC/Zc4TmcBCid48MpJ2gnIi
Dcjwmthf0YWCetQazFyVR8Hpn1LZFZjHnUGNbdGP7hbw0wBtH61zsThwIOUES/QI+lUwi/HNF2VB
DT7TgDX///pyJ3GdUJYumixkat55iSVaL3Ws5W5+r+sfDBV2Lp0qAhZUj4U9DvYQJwKxeVgUzxvl
6jetcfBb3XfSMhTRltdEl7lfF+EyOdFSyz1oTCyIZekNgGDQ4sUQ7SK20xGcW053nK7eFocz0PgR
JfyEjzot/o4A2vryIh143S6n1oyJGoKLFSedi7bB9p2WrJNcGmXgY6N4FQCW+UFzCbhjfKW03Kpi
gLnNtmA1kzSmdDI5EEZ5drjEM9cUXFltu3zXi1l20jP6tdySPnSbIuGfO/xagCSIRD0InANP4+L5
yFxG2kCQyErgFaBDlyS+wXdGQd7DRQMMfZ/6rZWrWkBXCCaY8O5dg9WrbEkjMuOlMV+M7mGMlVTT
bxWqYFyxXpmxBZNIkBI6dOuSr5rSB/cY3rtPTxvh8ZOCvJx3ggSWnAAGJNM3tkEHMEL2GMMmU5iR
97YgjL4p9NZ4rCj166x+YWKAX4sNprzp4jJpopV7rKy/ocxkyUk2nrRaMGAT6n0kMdZkyM/pUgZ8
IY153keasfJfGV9vq3V3Y8gdP6FuFDLFvnpfbtlqOuXozy8el9Um58G6XJ5PURd+cST7izZHUp5p
OJdhyuC/rlsIkKJbTzWuSI+wepZ2LaCry/JlIu9+eAWnMpJ8ez/qcgSfvfEMYovVlvP8Tlgd7sG7
P3VhVh+vRs71XGBMCgpzrIoxSl2U3w6Z3AJiPPXyDZB1UjA3t31+vhsMxbWSKxDuv/Z2O3w3lOjZ
HUtQsWKAyJ/w4s1tqsojvt048UvZFRg3c+I4zuWYMhng7zfficPrjMWtVaqnXADuqydGGtbOq1xc
F7945Guw2aWUK+0ocuQHYTXCe09A+8IZPrd/5t2B98w6sEIEAtN58/dJkFQOBMklHhK7E/o+Qeh8
tDwPsG0m3juIdXW0jSec2jymlitoE8qPTbaIrQ8af0SwfVHxC4cDNMrDVeCnGyiKNkm44Op936Ws
gjUy1t+AG3OYV7bNueK/S/EVmnCaF+d5hyoXUf3qX8M4LVJhV+YyPyX0/OtchnAOYxwjdf/qoU4O
dcierLCUQkfgnCZ04x+oI7H2F4bu222ZTvL0uQ1lEqYsyKzs0J7wbwjwg5DGbnrqi/btHMJmTBYl
CT4imjJPc0YN/D5QvoZQbcDsPk94mw6Zn0otP6n6zHpeUNwwzdwOsIGtM/iuajlBZDri8ePUhoT7
cJoA8+81pD1Rw7bFn8TkFXMENiwz9IZp5NrDqSHXqGzDMrpFYRCq3/wXj/DjTisw56cfb9lw/t8j
yQAmUlhrhzULdjobLvB+qwo30KuZChScA0UUgNxo1zgTXCFEcxHgcFZ15+Thh7fusxf7UrvKHG4z
ZzOWTVpqnIOFOroIMJTh/hupomg0K2WGVAZInWzMYPfcVUhORfVKGjD8Td6+01N5aR2Ke3h0WXpM
3PVuCkjI/s2yUUYcaunTD0dF1LRyJwOF6Hs/zK3JLU92MVWRX9uZVxU0cr0IYqmW0ShiT3VVRtPP
xg7GFCc/z2wDI7+lcNYcLwZRKetoAgVpe/QOAX3QHiaNWprOWdSnxyFz6tdcBudsfcRx6tR7qUL+
Yf8yjbXaTCliiDEH8JCq0ts2CiuL5wMzvauysiGhJfnsqkVMT5QQdpFDWCeq0WOfezgTfhPZ2qjg
gf4I1Ovwb/x1c+Odm7pJh5WyKCRdIxsMv22uqIq+P9u4LG52NXg0YzPpJ6kDLi6Fal0eEUX0mMtE
Cwf0GyKhLEp3msOWrA86opIwZscNiBs0yQOOa8SKdGjKRA24pjBqIMSaBaFUrX0dFNpwWn2Bj0yq
0/wW+ps44mopioXmaa7yEdIn21fTelWnr53ibAe8xRoukYCvdKQwixnFraPU+op4VC4IlaDLa81U
Q60dDAdSjOXP+a47rKq1wUHgdpzQvfl0loNcdQZqR1MUMVk2a5GGJ45mZOnbTfdGymnbvNXgzA9g
MEH5A7W2R4wIUJ8NqRq7sWYTc5RPh2wFpLN8ifIhU3XGtJruy+LgAkjv8Q8IaFVRaV3AxTnP+00Z
3O7t8y3sqZQB+pjQ0HHTuLxPrd5nlZXUnZjGhCewjyR5R0hKKDMF0FMgb/91SQICJDkevcLux5EU
/7jPJZdJij92GiDA9wZCPa7sKFcI4lBAnJdb8Gl1r7u6eGwzmTcX+8Sn+LrlZtkGiB3p+MaMZwx1
EJEWKabjNy61ohmakLCa8Nr/o0Zbpf3RhVqpyRkQAsHEwq6fb7cGv60WKYLvJWpopcgx16MmwBhy
tIU2IELni5oTi+FaYd2PoDfm7RA1n3ExTUGFwJds2TX++7866n7nrLx260ZLhO544fqbS7cnGEvS
6PKsC4qHA56Xm2DsXMjhv/jjB42g+8btMY8WcHmLtcab/Boh4cQHDRFg6HWdufXgBuyxWf0xruYF
4aH9ABA6VjZ4J/d1ccxZDHLvig65sw/oou/CXqlNQt1VmYs+fZkMkspp42Q1m17SW6QffpLpfizJ
agLr5L0MgMmPNtgaAiSqPM6qVAKCUtvS5xU3WLNkOHsE7j30Mf40QmyN6ca1fhfg3Y7Byz5b5WXq
Bh3rg47Ra6/rLSeqFIr5ZkZ5sUWxVN/M9wH2ElYgCWeCcycdJeSxgSjwuQy8VDaE1wkt7LEBFBmj
hLkW6LdcoGHOPuKmK5wqJdRx48+blV1nUdWAPkkWgUFkOenMSzSSSJeFgMsxIQQhylKQEVHIyOuS
DAQRSEjaoUoCYZZFX4h08DxUFiBaaVXhUwIMB5zz3MXccI+PDW5mPpMWxXGdLaTU1X4I/PJYV7d6
Iz8rf3RpV8MamlGz9kmuV5GfKA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
jDp50aeMxrBsezgKOsGYciOT40aFyB413I8O1ZUZ9UJguncKyf2vCUaZ8CouhFJJRy3Wcc0ftgSY
ctN/fBvejPsmDDfaRZdTzExol3Batm/JwfFOjjzNSFqZKmY40zM3ZGZ9gKE8eA54teET7ICGeATK
AfKTPFnZWzRpbAn1HyNMP6gT3EyBwxFNiK9Fadwkx2JLwJi7aCvvRAjSAsuYrZg2GWp6Uf745y+T
3j004aEXm4185cYhkzwwBV0sCuZO2lcB9fHhizAOPcBSBI+rpDHUxlQ6569/cFrkP2FUR82fxwtU
SvmP1G4EqIg+5lDGWBPdCM06LfrF8os4Fn9JtZya2ON1AZ4WbgPv6Wg3hlWoILmKkZLAsxzkXo8d
8gQBD1bBuPQX6Hu9TEIxnk2wGBwCHOzXHefgr9i6/p467JXfL0i4NW+wyLEiN3BUxUrBLjzBoAr+
xn+oDY5QX/AefU9XESQBQ7X+Fhw32qkTc5z/B3O3W2PQ11NtpjO3lAfCIlAZ1tZFSnrlyTyqpZ3t
uhJL2FSQ6zxk9E4P/yZTIMdpLZJYO6jYbrRFMzLtNha+W62S6X5w88RcHm0plSWOmg+/Ksv3MZrj
msi+pOnriIyoxMJI0RoF7SRixXF0hTRts3sz+6CK33stnoGW9rys34HDNIy0iMFbFup7H1ngLpuH
Q6lEagDuhbJjZg1jw29KQ/7hr7i9sZECernXJLPwZCbor3JdW7J0/zIhx1kOACO29X0+ggAICOUy
Le3EV3+u2ZUqSOTHB2hegsPaEBKfu7c2BgSbHj09L9aqVlR1cMQ3VccufFaXpMESYPF759HPDanM
Z4YCr+0NFdP817rHJLCVdM1qMeH6RxLQ/pyEGXQM+hgp27B7mPLVrkLH5QBOmuTJDtK0dzC+ExxN
Yvsjhm8MmMX5AknBMGYT7elqTbCDMRQQFko/OV/Um8awy5L66Fs1bzC4P3qr6k5VYFRstNtaRtK6
VeR/wIZj9TPZIKFLQ5CTio5vbbLjBiCmaE45bnnHs9+bZZWxv6EOXJPqN2I13d4jNKT93RbU1FD3
Ni1t6WVU+xWvv2dZ49VA8S1OSVaXdImu2qmsnOn/vVNoVa40qIX8lC+a5rsorGHYABviIRscB09O
lyvsHuKRoCqdeXqziGbXsqoHP9Z2SQmFR80ism4/NZFVVSCt07PAFI+r/rbr30TPGLuqVx7yNzpS
Py3OS/H67/MKTdfzSnAiYlAoqoD7dNqvpH2Bko3GuDh+dJNaYk7YiGoFNJdFnROMkiCtHhQtN4Np
v7s1syixiOBiAwQt2H0EHsbcfrke5wYZY9f3KE9vmSJyickGiedfi/zGIAHNKGz+2bJMpJAsHUGo
FSUKXX+f6RqI9AAq4oU+z8Vngai7N13EDqroXr3AmCkId7bxP6zJ82ccOBQJlvTt8C7Xv0zYTVtu
Jwzs+8M19M4pYeumauF0JhNFwi61uTxT2BTAvNPIvMUL6LJ6mw8XCvHTqEUPgQbotz682pui8fom
SjxXfIZTDxny6rb2nhL46F0dVgjmiig/gTMCcL0eM/sxh/B/ABhNBO6K9ReP1Cih8UieGOqC+L7x
R1f6a/tqudj2WZpI2+9ZWEoiZ4lv1fk/Mr1fFLruB7/KVWfvxWui5gGPrUfjqL0oALHDansM3SgX
POO9NpJjDuMI/912OyFQTMuByt6CIgfHNrvhUNG3lUgcw2zp4+b/g1AZHymaxK2GCamZLRPjPSnN
RsOJ6Ex4gs57oV9/Eko49+AwRYd+5EiQiTwVag26yZLirT6ULlogIq0fMCL/ngu4uW9+2GrKCgS9
4H6yfqu9IgdutZ646QiVsAJt+0IQ4CiGeN3suJvr2Yw4aH7nhHjzwPaxlWdQk9zYseIhSF6dA8LE
EbTwWODjJjaTH/odBeRgyaXVRLuv61V4/27U9Gs+YwJxt+h4Iqsqv8aEjXOvCU7i52Bote7kI/Cv
5KVjck2PdSlNRfq8Srn7HdkCIDH5EZjnWm6NuZH235R3Hla3SnwJb7Z0vgEQWTGng6vE+NkaAsb6
C/lGpZ6HrcIls7kdKO9k0GpcFH6xthRZetpWZlVwxfienm5rdSP///Z7p60wFREHx3jM5ZkAcXkH
eULfoikl96aFyemQrxdVr0Wo3A83I3xQlI39isRwcWP/6SOYJybRGUrx2fDE4uXIVd53rGBcKKfF
85bie95MuAxhzHjHORJ+QFsGxCHyOwzhpDt8+0EKduJFtNLXgWcIQMLcv+uyukJXi72hF3r2f/TK
JSTbB8fEG1fdEsO8hhpa/UoazgZhZpIKB+Y15fd+K4zOUrPwmxyxzcbR/YHJEKrqo/ILR/604fWt
26tsQMnjDwsyVi2S77VBowyj+ONH8avSf12ek+B67BM6oFhU3VsWZTgZcUbUjqTGDjh0rRztkH6E
F/ny3gNf7Dw8CHajDPlIxVR7UaRYB+ytZ8A87gQhXYyrAQIX6hkImx8S14PF88YxdrHCMrYTgOAO
RwWDrSZ9KIzcmfFRqmICM8mySfER8Fxiz3jem5jS2goa6rBHnsvXm6bALsz0wHzk6Mx4tekud6bm
Ru0OdZv1TA3vEr9Vrm5cyX1RzkxWp0vm21uRCE2gyJ1egnSsk1bPuY6psOlseWjD/U3z1ggU4Xsg
jt5fEfRUg94iOw33OQ4Lx5jfOzvUZYzKdkvTdNTZ6cdv+eKJsYhBit3EALxGt6N4zJOesPQJqz/x
G0ppR7+fIumscaxcevzcOL2aG6He7tC3IDlZgQMcKPewsceVJIeda/yV6ls8k/TTyhzI43XbS+mp
jxE/uPlP+JR0TfPdeptgvVAmRV12wu8iPMG/DdLOXJd9lOAgVABorokPqERYL9qWn7ReiS71m+xP
yRQ06nw+HAP9PtOIAorJf6p951jpodvrSh21eF2h6vwplqNSu1IhQsyXftIm5ARXDf68E6/xA+kg
UGA/f1ny/+1ZRjImWtFK+JghmQZKynTDrER4CEpgaKeTmWWr/RsiWmNkxOSrAtbRAgQzt3oAtaWK
l/aP/bha0OVqosuGNDLyTc1V72TmrgzA8sG8fgXz41BGI/udRG9BRxb3BKTvlDq5KdNv6cZwIc9K
CLJ5I/UfkDJrhnVKAKSKpcEkhSqG43hjtA85HnvBapVoabOAplzGtDi1xbzlKrYC9jJtDS0lq/4A
jmibCC2842jXPdrLQxyTcoYaBugFIwu7EaGwLTiHeuYbDH59clNHy3sVM+w0IKvt2qQBl3TVeCGZ
HyMivcuSvqB9TkYByTCSFSPdUCZMndiFc1j5ZS8MJblR2j9eAt44NluZyF5Oz64zgVrkltYBZyCU
QWqKEaMniHJWkLjFtKDqB8/hPzujp+7Eaeh90Z4LE+zXY9q1CGBHJM+Qqh2/s6jeVPw3jIf3Gvcw
fkDC/xb4/irYTSY+rSI7MlBcexWcmhVOnhkUDFie1YEQ9jCgmwN1JaHc9t1Xg2vH9SnFAUC13lwJ
LtKWTKCXiQGuXMogmzDwkGed7s69aFsc3xgK8LMk568ey9ByWTZ4FduhzR+mILgrgh0hefIjWk0D
4GU4pU6gUa/MneCG2V6AZr8sy8qgTIm5DpQ+wPo3cN0SMJpZGLTdfwTf5QbzGK3dVNdReRaV2Uc7
cxkEhCh8BoK+XbvY+iIs3JTUNyiIWSxU9fd5Z/7xdqrnBcX0+WVIKU89432oFIzHUCcMbfqGT2oX
tGwo3XWD11xHahhBh1OE3X02YFlRaq9i8XTGrkNwr+xsGrz3RwAK0sUQYi7ybK5yzU9XSRniKmII
zqYZhnwnWOQh01FMPfwAfgeM+rYJPJo6osGw/tMHid+l37WKuwhidFNy7VF8aNnzAXPsJR4svZtY
+jtFf35aCftXyu52MYNke9mkWDdo+I2qYjAstkSD18lVvuNB71h1lNVB/0kRH2f4weKLJBEzmzTx
OhFYrk3ALj0mh8jINFVN5uaw57tEySb72R/6EMWObemYYPuwgLeP+hv6mBfwRregUEqqUXuPPKd/
O+hy74gKA56/1eyqv6EcQQwswFDfeJaXrNfEnWg7U0kZoRs8Lt+WK0TK4KV7+YPdwPXu2yjZd3uk
cO0YnuzR538IaCmEmtXgZ2lSPQtfkBzt0+AxZhVha31TGFa/RDkjc9T5Dwh1QZ5TabnDAvhGRx1s
HCvWfQVwcGwvvE4DNK2nKYb4OVuIHFRnqQ2ZikOG/hM7BLCbXqpDvpYWZAj2U4xoilcQf3pL13kR
RVOEmLmMsiA+P1BJCsCOj1Dzjph3Qyh47w5rzzYdIbPJen54YH6K0kxP+8xDYt3Q8LQiedWxjDuN
P5jULgQstkiywxODXG1IM7ZEk6l3LWgOsgs+bM+flocc6uFxiqR6pEYocmgZgabtzbeoyAUs1Wcg
kLEhCNKFZlpnJWVVLy56b4q38QMtnHgZdnpeheRLmXKq9+AYcaoawu7VwKqDRFzRk3Yge3qf4OIh
vULMgBl4ljDNHVgEyIooOCmENERUtZwrts71y6ENsVG6wrmvkpVnkXsA1Qf5Ww1CvetnxWyD7km4
4jY9Tj6xmpXqHYH89c/mkbHPllWVzkxAQ63kPMhyxYsaBbNtewfQPEaFIS8iwt9Yax8/lMw3LO8X
Qw0mjxMlUV3q5jt0pUm4p90QUFLFCTjX9yyfawMK19nE5OuQ87QhShabnKw49PMnVzst/cyTDDYc
2tSO9fn3U4VA2TrHTdJnzJ+CHS4LwCz6j5hXaaDTLxs/Vo86iRf23/k3aDWTC4tyTaE38H50zipg
43PLTOSPRvNXDQR5FI7qsptbg+kRYeVcdJ8PgE7cj1nDbk+IDX/CUk1tjsMUymN+7OvJt1uvlzGN
KNcGdmklonh/rgZ72lH7jYq7MbcAMHLTUZLKttr4g/aLiB/1zRQ1AYVT83xuUvZKG8ddbRYMMsga
8AYwl2V5X3hd//dmjXeQm3lhvSpxo4IQquq+AjMbMP7uNIJquyepxODy+OJm0K7OAU1Ms/zqzaBQ
GODy2953H3mgQCZkNMwOgrjKSX76BqJe6u4Fju5wtb5kAmeqXF4y5QryeBUcskLiJk9qyom5psAt
Hpi+rigws22y0qMP7DUo3sEYDC6DYb/v+7OwzN2dSnsa8mZSr0bTNIbFvLM+wtWqSsZQ0J42ubRz
97YHZcYTM6Ml3AnIwZ6lPxToi7oeEOmWuxQRsxYg43VZhQZJK9wlz0LxWRd0KTYWsfLg+Fsj4lVi
Cima+mrSLR2q41IWGKxBadPI/RuMpi+UYnUErZS9qfHQljPR4U4PtKkxgfCjWBiiv9GJpAlTKrDA
Qu+kC7/8HiKzYRUsYot08ookmzlDXDnUDxk0pmteVVXTA4zobjn68RbameSUOQOkZaTbjSQyzksg
9Kq2FAZFUW5rCmDL+jTOe2DSwL057xZg2VF5kNMk6XHikkdBFFtTdofYlhw5h6eQ1s5LQDG8mkUr
kvkZ/0EALG5M7P5OXX+z88MO7l07rqWnaiS+onC1+IcxIxmvp7jhLb0FSmatiqVz47KTZXwhjukD
V7G/Ewob8abcXV/OaJ8oxAPNGj6egdR8uy42vTZObn+hNZL/UrfGi1h3uIBO3YqehPEtUbqnygML
j7G1uKV9YWEn3+YJAdKfSRFsTmDflvwAg2AoDOkg2xPzq+UOpKI5TfsOIeXNEdU2I1xZi+VBnE4d
9r/OO5AInMqL4eNtIed5m443Hz9pccdVhjh6WCpStyItmCvawCMK0eID5YUCQ3jxwH9eFuzL8ATn
qYslxP7KxZPHDr4HA+C+NdLURpyQTSfFKj6UU+vaLL5vuxLkCnvt2zGluWsUz44+Nr9z9pQg5UH+
HKRQaHxasUzWHfXYTWGbYrfR2GpGTl+m86C6ym3NOKRUQbIepa0BZONAGBid/HjJGK2YE+fiEnMW
fza1lKjujTMLlC+xUSbv1K4HGz4awWDZU7xE+R+7Djri9Y+L8rWSxgxhaXIKHh1QV0FvKlhJQznP
wUmffKsyx1g2+H8f9tsv+nIC5rscq4OwT4vwg56wy5ytdYztLMQUybqNci3RWmeC6lj9JEfQ3AHB
FTav5ffcXvgpb/qDpkvIsu3hj2ufNYJjbnlF+1Cm2+yDvcv4rycQYkdf5IFsGPNnBalelrs4JFxI
P1mcW3PmOgvRCFbw3KL6lzQ6JqMapYLNCOCzdkIMUhdBxJxUc6IwIu/zYtym1ri4P9ECYiDddGLJ
BKBmIuLwu4SuvIkj3ZHSqUMtp21Y91LaMXpQx3jhY8TDPmFehlJhafwAkYm92zAoCeudEuWv3D6v
g5BO09UhNp66+Do4KvcOLcety+oRgmiEnJQDg1E7WIkB0NDBLpICd3f2YyRFT3J8scXc66lIkbQW
bBF/fZLaDLAMDm0JX07br9C5sa5k1WaL4meGpP+mwS95vu0rnbs4OaM0PByK6nDdVrWqCb3BBKMb
UlfSbBl913sbLQbnRsAMVU1/NWLR89ZOfWrrDtavqmNi7jQ+FChiZV6w9Ie8DFxUt6zs577QD9gF
wkceYw1lPPku3e/sDNwCHe7LUMY64YNQ41Fx0a9cUCO3IsdY8kKGQeB/TgPjwljPHxtXiTi1g0fg
mO6hM0wdCAGz5fQBLu7Y+ua866zy8lcuzQvHFqATnsz+y85EUfcuJhs5qfegBGOUOcH4anwAKKAw
CPocb5jkce1eHF65xr599otmWGA7I5rnyLSBhaGBaI2v51iP7rA5j75nvQv3fgOE6qNsVXhs3HSV
3YF7p8FapOnAq4NIYmq7ur45LYkv4Y/sSQo6NmYGmTYpo7nl3sX9boEcmRqmAo1uUo7mBfN5o51N
a9Gp+W8ng+kG2QiXJhMNqyXq6ll6uGuXnMv5VAqB0Ou7aBQ6qM98JqbjipColgsgXLkHwu1hjD9b
nznBBaqwtvmHBMvdIZRCsCi2dXeHteTujx2pvF8XHzQPzfBnIZIHcPEyFl04JMjDMAQrkrDHd00t
5042SLI7kQp0FkqEi3mmGEpJobL26/dUF5SjCEKh9qq32pi1yIF4VNRAcDc4hQvD1QdxMRuI7JQm
GsaK7NeyZIfIzq0W26jN2xzQ60U4VhKhz3rMiDPMIpdwWLBIpEine3deH1LCfw9b7vpUbUfMbzl2
Ruv8iNsrV0B57+VpV8SQb3qhktzrfGvHJG+pFEGxXXfdNMMs9XpVq8NLW/xEMJ2IWN9pHPKgDaQ6
9PbBzh5TbLPwcWEC5z8mMMYny5/5k/jsdfrqo35JDknSfu7n4p+fshmlXbB9nSrj5isNFxn4JQhF
Ve9fx3Frq+XyJHTBpdfQt7Cz9ckIRdK7qe2684WGsvGFmZpqglV30eCQdVUUesCi9QKRmqJmOWS+
hEb+owTkjamsodFNKQo58X4w626+2Km4VZX8PEECXK5p8uB+VBkLsrBPp+QpJV3Wnjf3nX9lL8nU
AfkzLauCgQpmnCyylkc9ZfY6FcaiO/ow4TmImX4SGw0yVGwdSpZFijeIqpt1PBFrT4+BR8ynRTNa
SfltcELZc3EpWkHMswhIP5UXkZJK152FLXgCn1dzxYttfBnhHshZsUcHB+34LybS6KpjrlzPV5Hg
3zL+jPbM4o6zia3wbvloOVXNTMshYcChnRVk9WdS7+qcqnEyuSsvZhA+EFv2VPkGG9LZGokTRVhz
d3Pip1IU0qL36a0/V2PHzDHk4KTgFTkUF0fZFfckbvbxJOkQhF9BJQXM2gn5siXkuaJn9gVNsm5b
leEa71MoHPa1XEDRAvWjgR7PO5Gi3Qipfr1EhLiW9d++Duep15QL2UWXlk1UBCu5cPuzpZR2bXeB
eV/LljI4lAPS97yh2S3wxBhmZj5HABBHnOtKQOC9S6ESEHM9wRzBN0QgZSrLJnUrmf8KHvL87WBM
LHOn4fMwNiSg9zpCtv52dFOg/Vw7Ypq5FL8BQHTxNyZ8gdTfuaYCjAide/a3kJ6F1BldtyAhnfi/
6uekmHHgwrPjIa5kx+X7S8TJ+nysneYoZIz/I17uAxBsH3kZgL3Ja5rtEoqM2vuaUkoDXt1sKY+G
ZJQQhZ5kR9O2KNMgR9mvpTPywdpGYCFjLRLLQsRoiYrIzqh+asyBlhJbL1F7D+FtO8oYPGzpepr8
HR1AD2CfTtlfbkIFsUTa8EZP8YMQmJZqYzduGdT19OqQB7vLLa7NoBYLNPX/XMmSwWkNop8olH3z
ePeEvkyIZzJEJb06TN+u6FotZHcHMSUimRQ7guBS7jqp6X5JmMn3vtpBzbBZGyeG/Iv2a1hdQ0Vn
JzdFE3iN33wqGAIgEr4OMEFSt4prSvOlK0De8gVe9U43GmYPdT8gQr6fHfkqXvIAVBR+JhmUZRtF
e6+fhNgvWgSevP+6tAYrCD7B7MTeJy71exVxaG+mvzOKmnbOc8VIC9cev6+AzfB1bn0e4jPYQmQO
yXbiSbJOvNBbHguGY4MsligvDm5GKcjT/M7TVBNkhKo2cuRQpSZRzDvFTTInM7tFiFC+tcXZ7yqM
71nVqOggZJ9QMtVHzIllrYQVkSLE53nLRZZ6b+c+MbYXtKbjdBOh82WJFO3n8TexuoBTMXvmRa5y
b/epIezjRPQVeP5s8mNY8nVJ1pXrG3TZZivm11F4eBfhlHDJBNuw/7qH8BrAZ26dzRNfOl1SpXYz
JjmNZX8jRU0t9jbncAXtaV21QwvHfJ+0y1y2yCOohRfj7goKFS0R/8HPkYs5pEJdR1IBT0BpgFX1
cWPDUI+RiR5dZoM94m/k3ZoX+hzop6emnNyYHktxVcNSk+i+ZIusHi8iHBrHQiqhStEiU8KZH/oX
kKefFv+X3C0O1cxfzUNvteqREd59d4UyCeiB+lobQGKTDuEiiGE6dm0A3d7WuBvMTQ+eyjDi5eIh
znPG/FlveCbhpx4kvlBRy5CnlB1dFsul1syKYdmKD1fGqYHcQ/QvFl9tXgWjmPXssEF0XwnCu/wZ
IW04dGOPkz4HrQSQ1XAsY93epCH9PEY2Vv8tClB0dSpJwv7zjesGG8bPzuWPNzbDulO5USBb9Uqi
PbRyr+le8F/6bYUU9lCsjEubrXJJW/Z6oizoQ41v/F+P1qdDXfF7FKHpJLeXDVoFvpg+ZijCpRvm
DMxgatQHaYZfRIjfZwB7NrAosEHCeUh/UnW9g8fZs/Fn71l1Yw30lTIkc7li46DL0bGyRz4Gywxn
U69+KXbzAEhL80NLfhxELo1/TBk36ig9S0rwbc/PxOVThFHsTgOedNNKqS5RdPVNJxEScBOtYEC4
jjelzD4J5TOqKEUrVK7PgbkEukalXPuJjpEPgbl3WEjEW+nI69e5kkVsRjMDsO+FTeOnSO/Gh7hq
4EIo/DFMs10fJciTNBfZBeNKX1OqqikMxm2SM9bHyPrG2zAmh88eS2uFGOM8tTiqddW+Ju4ZsSK7
SPJs83D8V3WbVFOJDvJ3hHhtAReQkyOkBE6j4wD/oqSqh9F3owpOhYa7PsTrhwVU69zncveNJar8
Ok9Z9lbBi1LxtMFAIW82C03CBsFmt+pMgNXYP4e1qFLsC/bU+phM/HF+Z/rQ3USaVmt/zWHiA3lF
zk6PtrKyX7gQcAqM1AvsuJ8CbwZA9lE1C2LR78zZLtUPgBuUc6z63Dnj7PmUo2C4+Zxf4k5NkAr/
hBGDtBXcdP7mZICmrSLZnrJWdC8WzTpHUb2OAIr9WDy5TUSWK+C0HOzSdMZj7FVymI7RoARMcqCx
NaqLsHiSub3naQ9+eRKqTIUpSAyMfuIvqnp6lc5puK/pvrzKpGBphhnQM4dLxTgE6NgE5j3spR/C
AXlP4PgYyhsz5OeV8uETQJheoHn/hfkn6f95hjVwVvsmiltLBgUgESVPsupAzff7zhu8vTS/aSgY
yPyAK74BvTxpyAIFiCsSmf8eMKgLPUEL8CDN0mY0FeHC3rzgfZ2Cqr+dwsgTPbEIQjUeNZVmVh2P
uOPRIZkZaYfgtH+vGN/cgLkMpIXEVipS0NTOm/ESoCNK59l7cwaZdfZ25hmbkFBCoCXCGbSyFnSh
izDnqpNYyuI7RMliPDDHNaP/ArxXD4YrnVulGyh4WnBqGUQtPT4QgifVuSoPxGgl4rPA2oiHzitO
jpnD4H5H9vRjtwYKtONR2pZECdEo7tbFPzBjSnpDH1RX99Mkzxxtl9yEoIg54rhX/7bAKm5kpEWp
QOu8egz52ng6IfJdSHlbXSIUTrxXCnZ+2J72GZ73BGFTLPUDzbQGKNU+hMPDyAAwKk2YfwhpYxIE
F2KdwNJRzYDpk3xA5iQpJMdB7epouFnnMiob/3nvMrIQwpi73tK55lEnIrsMvrAXJo7204S+VBW4
FwBJoILMl1jTIA5cNPoHj+41b1naGVxm+APNym5ynL+cFioTRYHTbgo9e9fzFu+1hQB43zJQ9nrq
cttkc181xeU/pXdBvcGq2C8ckLAJOO8MCBKRVFCon5n8RmHHL0ThYTSU/B/9oMkQqKandX2DbFk3
fqDsetFLoU0/vo+L3xm6Logi205LSd+TIfM/C4YtGiNCTK9qUO8ks3BFgyT1Wui1f1XEuTKPlsxi
LHtdBIWhQRq7NJg7MNQX0XZoTYSimgpe+7HCRpz13emz2tA+xmSa2JvlH+HELozi+HPOFotr3fm8
033JWj6swnN+inl1f0G4mC51PKXuveFQev+QBMa6HICorigXNmgcX/uBdbKdnntBTd+KIfxTnvTr
w03jvWuVMGKN0or3xNwHXGE4FNMDXrjyLN34GFciCo0AUaVHe9V9BefFGPek66eKbSfBD2E8810Y
21sdW3SExrxaKXmAMQDg8KeOC/u6nUowpF9zDsIDf1vr5icAYLu34+IN7U2/DkqBV5YY47V02mMh
vJEKL2s8UGY70pdRBcBra6bCvQStKVdzr5JsDc2MvOtv+icZYmMji0iyiM3i7oLr+AQ7J+RUXdTF
M3Gir07koGTdOOYk7pZMy6l17hBorXDIUeJjLGRLpMKKm+XvW2UvVGqxvMCtBBxQ8pX9mYsb2h2w
k3Vpo8LgbW2dPnav+BsAdiCeNmXIHeKWXXY9T69RWyvoQWX+o0GmA/Lnk6JaVNZ2OzJiMuXHgZI1
cyuWBMGJ7ZT30/iRmt02at0XsgvmGjLp6goS/YFsuwPLw07m1MCNwhR8DtGRI/Wgm0YXjxKq4TJP
4i1ACSvU9Dxp4hI0GGzlg0XnMKOSWO/ULagWO3Oe/KGHHoqyvYgogyST2HUH5E57zJopLX9UKHan
s4TzqQssb+Hu5OZdErCsdCBIKYpgCb0mOyO7nGjS/ORJwM127w/Njhi1DPih622yJuZX1iZvlxhx
Hf/lWhKllrMSvJknMchGL6Mfx/WZTSn4C7esyLBYVT64pKwRBcnVoM3j1mUAeSU2sciqKrNn5fxs
H56CV7VEdfzmRrEK4Xg09GvPtBgPT2r4v0kdpc46xVHUJZSk7sfM9VRhhkedx9mvezXaE7Ah9hn0
m2L3+mJDr0CrtC2sJ92qiKP+3lf4mTqTbPWcMMS8uXM49NrsgVjM5EBJ/GFtSvqPKS3KukUYNW0L
23xH+2Q+zDLjiMq1DToRG4JBxL032g8fq5/KyQQ0Rs+ckBxUwu0OM36Ii8WOUM68peRMR67ndDei
+yq48hsT/UryRUs8xX9J2qpp9EPzBTHXIyQ2h0ZY7kgiXcPKn2M6c8fXgpnGJ3WmzUekjWJN7Ufq
AEYBUvynmPmiUpbnY2Ik3mcMI2nFaM9kYEgiHqCCMW5YBasTZ+j6pq99OuPpSpbNHO88gfp/LlHO
ypbNp/Io5OWsamnyuIsDekFRCu1B9UFcUUIczgH7QIGlFqdLPpr2i6ASapmyMZCurFdcwXcmT94X
BWyNnXTI096k9DDD5+C0IXkuAqyDyB30Kg3Sku7glpnMaTU/JSzJtfeuk2M+yAJjogj2XbZS2UYw
QS0lItTWyBiyw6y/tRgnqVy/WN8Lfm3kxqo8wahaj4hQmgwwXU/++Uzmm55Pucurs8oOA6aLg3a+
1dndREh4D2exRufPdJCV5jfZAC8lalbEleXyALVzaIHjduK9HUqWFfS8gf2A74kTvVZAnFX42qXq
raZhl2MxQd2GLAEAgF2CCnbGGoO4pu/pS8zeutM/6Qfg+qffEUUrZQ3lWmZbNvwe7OHTOAd6BlOv
vZXsaHyM+m4emt9SMN1JJmYljtgaGCIHrC+eWSbsmbqC0sWLRnzJAZHnqzow+99f5OZwgH3hA/8i
D19LrMsfvdOPC3qvXjMN978ipIkuhfdpydwzEDR58pj6Aq/xPu4kZpoIF4Cv7o+jdeeUgSDVN5s5
S/n7rXhL/UmJuqGS2dF6tY6c9OH+yTiErxlOFCKbY9X7ecD6URtVPHllWvxonG2KoOvMjy126+kB
30pG4eFubg5NEvxx8OvJwRYHT2FdK3iBAvJ8srfQQlgKXazLmw8Hf9t93MYx6udefLwdfJICR7Iq
eAtPebijMvZKeA3GJEuDqiXtNLvMmf2rXQnaggQGi0qd1K193vVITLVDubUjN9bNTYUkLRC+Yiu9
t7rJLPyW43sBsXKXBqdmVX4nCGsKMVQSX5zdL1y+JvmsGjC6JSCbytFR6ZdSMgEFsp0MJ8pGcuQv
Hrc1t+8okFgMui86MIwvzKQvpUIgQrWJGamy9Wad3LNsDWHoom6v0aphy8POQ8JV84RReOKkGnGR
ZG1YuPf9S6I7yQU2MTp0hiMVFv221dDDkAhvZvKVplbWNL40+wzN+JCQXNFxiU2wfSlaD7RuO9f2
RxbEvK0tcalqV9E6LPyyfNEwqlh38MGZH1uMUFLJGcPYW6JCwtWTPeD56qqcJMgRPxWhQxRy0srg
QBhb45JI1jBY5+fRJPCzPp6tIUxixxUH6yQLgLzGGqFr6SNITXnA1yXnPwTYwgQKV9FEtBoWj9kj
ntZ/2guj4RrLR61HlBBs8Gd614FjYm2cI0iBX+dCyM2diaNeBGenCz/jWqBaptpfZGTtjW99DpFj
g3YvaiR5ET7pTLc60VWVDuXDvA/Y7eObiV1xjln6GSz/zVHszmPaPn204zEWlkI6sUi+ibev0sBf
Fc9YvNicFtZoxqadNJQ0QRVmrgQrC5DqoYBkz8ai5WpFvudkfZ2IN+x+01tfRRGrf5AHSFjONTfn
/MURfiDfMs733/vpNA8IaFVGN2COA500vkEwYw4DQxCd3mu7+MobTefocEX7fypHvxch1ZIQdiGs
5fAOwbAMaG0bd+rRYKgfEHEiK9MrSiBXWtZhT5NkvQVZtj3NgJV8D3r79vV98AUfMIZTz8qxQEHj
R53l8kavhT6xFlRMlNRVeLTUMpFtpWG0uN9ZfQW27V5UuvGn8FTB0/Km5tkh5UvqZQW599xqu+yd
fyt+LXUNRNeACEHu7o7mKQtyiOfaGRI8gnMy3LOyNHt2ozfEHIhkLcF0tmvJMweHuFpbwqKPgKTD
XzWnVTank+7aMbvljJcblgJRmkE8P2SWo+4CfJIz8h9C9I6umKjM3zF1iJSxagDs5f4oDdMjJegl
l+J+heFLdeAGyLydMfv2VqQYov0mP0cahZWwRuvvmJ2wGGzWJmZoQsn/delomEFC4V61VzuMb5Mw
ztmnhWPXFkHoLdDN3Vym5bZXRrNvNF7ChRvPBWPUYz++IwDlDR6CYzk6HKbe+iSpLtAVspt/Fx4H
O4A9SePboV6NB9+xIJ4ZN6GOf8Jcy/LZAnxp5TZebZLNz+NnTwT2kcNp3TdovTHbQgbgPKe4koxB
Kz7XdEhEifisAaBV7GUueO7eLBI0t1BlLPTZIpdLGu3k9O4EPbdbKrjkkCo2rIG8RAk46NgcS3tR
5eEp0TNahbkQ+9JWeS15Lkzy6fVxfVCDU9GsX63badniv55xIBGJyL+WdMH8hMG3MfuLkoCNitUc
jid8EqtmXZDq+jJgAqhPlVI3ZlyKyrOqLHFQ+f+ZpbMyslccuoEA7XI/Vw62wQklq6hVrB1G9cVL
nD1n4iHun6azkyciWaxQdeSkFIBX3I+sREGkSL6JSUjbsdFTpouKrhhDslWHdQom+LRCxYkHRZpx
FQxack5DZ5PUCE1wPkWA3R8yJ26APO/ZqxEhojZ5G2xw0kNu5j0D5D5FEjveiEpfnNknO05ne0g6
00meH/eHKq/tKb+I3E+d5gfmKO2esWqdmkwoJOgwW1lWQexFMtrjWUhHiJXHg2Gwq2WhncSvmAxH
2+Y9zyseq7kXwoxkQAOKGyVixQa8fNUXaoaEcoRCtKl7OsZ8KudBZY0oHExr45QOQ1OZKtujEqsX
bc7wAtf2vIRS+NzDHpDJwvwZ49sGYkF6Uvp+srdL8yt3S4xyn4AmP6Y85rh6EGojE1nT0Wd5OxJ6
hHrUvvindLsH0npV+9jfu8qHshM6uO9NgGiFfZ9T8zjFpXfrEce1vSjQLidREtVJ8o92o311RDit
FuuQXQ2j7thHmgvoaDlYY4GuBieFRhmGK/uC/TNJMLB8aif724VVMgmKvb0pXZopLKuif9vK0MX/
SRI4DQmPQKqknPfL/74k1hwhP5jKwde7l5c0VWGoVgkt1hRlDFmrXtU/qXfME/rPC8K+a3i+o6G5
SRzE1A9RcOZ7txa5H2v7yiZfNGEeDzbGHRzAz4KFqCDiWI/IK/M+CHgSzfMCwdaqrfm4pn3D8FNy
HRZc/GRmD8c7JWNJM3lWdsGgxZ2fql7dHTfKrTnEuoUi0VOesvoIqjX84/NEwSn6y1WaUdmB9uC4
s0vrC1CZDfDEa8meUOcQ1ZcCRvnqHvpRK5pKqjl9SS3DH759cGzpEawoq9QIDANJEgpx5d6Lc8b/
izTAWXrp6LawKtllW06qC3QQzK/s8HpA1L/MQSt4/aD9rsaakCVL1A1kL2jCAFRtlJLSk9/BA+za
PqHfZfMepfMSClnpSUnk0cQpstNqkdx3Gi8EhaA2cnTzf2e5oFzfCqC7bian07y0OBaSUyfmnh5E
Kzk0JVbY+IRbK+KpGaFmIfkqKHdPc7tU7v73S554rs3NYYfnH8QtscsGj+8xig3MxEMo445dN0as
HU2BO1doQx0I0T2ZaC+kl1VfswyBFTHYxl8YpDC1S9O2p/LzKKWP5ISpcaGTi/lqnEIgpMvY4CL9
K5EerwsPDPN2BtePi/adXnmIVqqCrAd6k+WA+xdZlQ1GkHEp63n7AfvXFCj76n5TaH/OKiBPmgbE
0YDnVTxXW1u/Nl6vgQZM92olFjttVObb65XAp0SRpvbSKTQQIZtgI5uKlP5XJDYiwNC5cx9fUN4v
8GM1IC/H22rDi5xu+2C6jwqOI83KZqWHxKWOkIMf+Mo8H3JRV1DPGmR1womCyg1dxbY8+mdHAPIF
1oLp10jpI0bN4P/U2Pheqf0lX9hPA9orkKqbnnvnQLFGdJqYvr3407vABjxu4Zkmp0+Zsa4lFakO
v+p8WnwDiyYjqvWCN3tJymL2WBWMtIvmxIZtNpsz626S0uZQalr86die3MzqJGsH6HbNUTcpiwGz
pTGSKnLGo+6OlGupY6nrgz1Rmz9tvYcvIoaRthN8UXP4/hVova64cKU7VXDbE5iKhFctzgvUwY4N
5uccfyNgXxZ9lxYErkFoEE3hKA8hiiwtkjM5d+tJMFM/3rD+tBROiV3ZhNpOFnbQIkGDa/8NA1WI
VBhsrEX8Ga9tWJMp2ywUa4ssVNSMjnPaVjFer3/RN3fPyqxe4BEhN6zwvnolUxIMAjX44B/HxbNV
Tur/WrrSWv7LDVGiJFn3U1nM5ni+H1J86zF/S83bF2IrP91ymTb0TqUrptcbUS6mqZxcjsbDgXrJ
i/Lfo3wbngWEkAQh2Isrw5dOT7e/LgcF6nXJ4xzoAh/x6YvRC+e0I05hSPT0m4y1YTanan4KBKWJ
a5DALuFU75VWR1NH97wo4o61DPw1bTRjHb0nr4JJds1+x5qBTFE85HeAwSeDmEiMIB97zQC2ZrnQ
Fg8iJv+4w3kpWa6IozqEBCrVKV1XS/0KEln0+u2nzaunYi9GbzhMPCGdJIZeJok4XeBEyGQlYRFL
V+qQXvbk+Fu69M7zhfieEn08Zq2VqjZhQoHt/59VWdeT3Hf2hPu7YZCJV3t+ZrRRPhQJuSxeRBqc
Ah0uUtlm85OmtwIUgNQCYr9Qdfnly2GBJC7TgamSejLqMIk/zDvrBaRocmcLjdkamHHh0SkB+d4E
VwKY6NyVdcZwdIV4S5Jesxure+W7JdfKCspY46s6woKwuwVk6l0wLYCO1/lsE+vx6BJK1v5YP+pl
UXZSy4gsn7XvScPKOjAR9ys2NPi7H71Cjh6Gx+vqYtkcOaDiZcu97NFngd8XX+iYW9k7CyOfUeTg
SKnjYdxpsrZBF2fz6IXAFS+y238R/GRekuZ/n3AR47G4Q5PMhFCC+soDt19Al7YnxeppCEgEBwNE
mw4HcR3ZdICZTF1kGEd6baHWKN8oqJKC4sGZLO5I52Vg2T7FKDmjN9CYaSdhZAsA+8hj8PHMtJZY
U3eyUq4oyhEmVyQCMv4zIuB0+BvQItjgmVuWGpOoAUlqa6UEyaYuqiAuv/XnU0MBgwAbCGcLPznz
0tEe5WSBOa/iiWtfOdSADXiLVG5quhVRk+N6ZpUwvcAsQoFYslgLmw582TTsyPZVSkZ5N1AOV6UW
wMgBzxT31YCIDZMfkNezKQRw/9JtXiX7gsJuJB0R+IhO6OoegtH2uA+FgpIRAx/KJH7ZhMj3SqdW
528k2hKRsUVRy60TR2UaE7lian4+x9MlUkYEzzdwm9ONRtEU6KxOPMyxcyJ0DLs9DRr/890n6pcH
ERfQLJDFWWuCtSU9qXwgx3KCmR6sAPN3aE2gaUhc0NPpu6XmIh9dZVHOW9SowYd9APMM5Q/YStJ7
+xL3IOvBQOPfj26D1L96hU5AVhm8mV7OU95Jb0UYK7ol/B1LMRyKwVqjhjxCb3YyAK8oyn48nILY
kz/JaqzZnDs9h3ELgXVWg3+LPJIP+PVhYcoxr4Uimw8dicplGpnA8hNzod81SAybJJw/JT1ur7xX
KLPxicoGsmW/cdmstSrjp8amrb0nKxzrVP93GBlcQQhyq36igR1lLjGOswB0jwa/IGBT3n/2T9oy
eiPNPQvR1zpmqdvqetIcpgap0vpaBA+yWwzDQ+Ur5Go36FXptRStZRTPF8lAv35oN7LXmVrYahOC
QhtWaqwWz95Xesz9a8mIQ03CLg8iUg8aXrH+vLEvZ1eIqmLXWqzR2z5nwlcUQaoWiUg7wL5CxRHP
+ppUB1BY3dyL5TkKQJk1a7uH72lpm2uZe/Zyd6dakZO1KSYzJGeeOX9iDcv75ey922YQKeSekWIo
XoS+zrUHs7Fj0XySEreLLN1o0GnSa6iU/sXbnR24sILS+oYY2ljqJbxKeDlcVNRqQ1Tp/6yPI4xV
oYbovRrwXKHOCgI+SqCpQBgSsF0MmpL/yMHIygWn4vCo6nGn8gkCj/0L5LhnL9RMffcYWJSjX760
fleHc+US4yilq4bsAEMgbBffMz34NR/Mk4FHFpEl3OyjPjSKRDGIeMwIOp/n+aBZyeAn15GyU4uD
ZfryNQRPanCKVz5uz5fDpf1Z2uKFySk8bTyvKtX5jnxb9WaQUK7EVFVcUu3Jd+IQjVsWkcLDXabP
FOK3GJOlDN3zRtNnwk3ZzaPOdKbt6jaFQyx9R5rXJJ+hUMHjc3sFeZLfwJDs5oUD1vUHd1x74b5H
Lz693uU/BkEcwRBaHB6f4r8gA/6Nrtrf+ItNsI2bMH0grGfeBT1vWd41bUjOYYZfecuT17AAd5OJ
cj820x9BGTrvqnsmnw4hES/w350g91Bcga2m+gOkDedkXdQa9cFLyAIwJ31/Mx7lxk6WZley0p1T
w9I5u9Z7Z5qOswDvig/i9tcuHClp5qXTDRuWlCVSHxSsgDHuc9nqKIJFOrbtu1eflzBWPt/OAgkw
9mHR9XE7HbgdFrTMNFkpu6gXcDq0U+uONQx4/p4n53YBqyoCOs2GXmYQKfBc8jFTBoDvkNSGifO1
vNP+rJ7JcnZLNEUZ/BxVCCIczC5KgYqMe2CLUKFOzxhigOn+pqaZ9UtooQW9F/16nwoALmMpVn7l
w7Pty38k5GrCLMwrt2sz0FgVZnuA00e+MMTzNvo8LofBNbLPLGtpwbR6h7o3j2NZSSs4EDnMx8sT
TdddIxEGD0UE6yi55HJcOvddj0ioXqL09Hh6KDiVTN1Wmly1pSQhCCiUVXg7kxaHwurLmn/MmlXI
9zoMjXWyJKagDEDC+48Elf+Zx4jKYYiH/Crq7sh4Drr9o2xCjoFg8fJCDa/es/WBtjzFPCGD70iS
kOjTWHoyIvgkCLDlxYd7L0NqL+gwIAH8rn14TLM9uLy2EYp7Y8hpHXPvsC915n0mjd+oqNMYDPqz
S5uLa94g9XrcSs9NiImqJcbNf6PD/0iI86AVvaJmoERPNqjddwHjeGYvywwL2bjkfMdsVID1/rxx
rfeG4E0ceXv+Z93ugyxgTQwANGISd+SvvR4dZ0WlyPFPA9QuCnNXHIbDtHyPRhmLjefZuCuVpc34
bV7Pvyz2hX0Jav4jcgluh29GlW81SHbHHsgYy8BouDia7aiR6f25hd+Gwx3uYjoAetonX0GH/KmW
40f+YsiShCSRGpMaDu2k+DZIOL1lF4mL9FewctGgQaZUbzyM1J9v+UISbXojLbMCRPE4bjT5jWi5
hMlNnY4iCrmEa4G/KJ4fy/gzNx19xcI3OxSuH+AxpjCLdjvALKwt3LJMY641xA0dLfEZ0qrl52AX
zRvj493k0VmppJeie5jMDQoPy8x9WOaYq0hyJY2C9zle5HtkwJQxwpRpP1LtMed4F5mmyKDQojbB
Nc9ZO21b5yxtbr5ojAZD/7upC9M+liaVGF73ItP0Fo000eTGPyCq49btXGWhBNSIjXg/kSvs/r3y
tnN2xCqrZdFelzN+Kc0KFSmbMqy2Cv5uoLoeXg+L2bZQp0SqaOIcUihS6Mn9FCPy5YWRmRys9i26
iYGpcHN1gn726728z31352RsNVHJFU88aodrAELrFQq2nSwOdHuCu4DyDeNFqPX//hdYrC/58ZAA
9Gy2LresI0zb2kYUJR3ppE/QX3CeAwi8k143xT2eEkfvAfw6eyNu7vzRumg4jr/2kGKYWH8ZDLBG
AMBlGIFLZNzf7qrHid2I1CeQBNLl5ydOP6v9qfJ3b79Z4qc/eopmvHGrXdTPlapE+YOVy8qVcSCF
jGcROygGEKw/NqsnUHMirpvQKkjEZtyb+UPcapKYdtilB/FCl3fjzxEDM4GwXdRDJG1sbqOjVNQv
HYcsSDuyDHj4IzDkTt7nlB3gd7j9g4jy34Aq83K4NQXfeaw5O1zP1o1+mcigz7XWDuCjml5riLPt
qwxTe6Noajd9etkQ8N3KusP+WvrCVEzzWDhG0+2Vw5szpAYg4iBQFiF5jY9kiTX7oFTmPdMPW1pB
1ANR4I44xOX35q6oBS6cgB6+eWlaKNWWJDg6PsNvaKzBmmoKgLie9wIT5QFSq5EYJ/SqtGg6OC4f
an9UAv1k9ov1XjoPFC4Y9N2/CoDMfp4XRS7GAEmFNjNric4mXgiXGDEhOyi9NVgFSbAO2yqy+zFv
NEkdmpMN7LX57q5iEnFFgWLPb/VBMxlN2nKabcre1kwtDRqMJari8+5YLSveD9R78Ghi8emQVN5X
wJM/6GlAj3jGRxevJAksF5CU7xKB4q2G557ZW3z36Vgx46/me40Cpjw8cxOKD6sAEHPoXYX9apJP
zV0B/d3RhVFqUl8r8nVkHF+oqLBUjOmzIUTGsrskqJXBEaW8H88ukNmwgQhWh5g0wmQA/bGCNbs4
wr3irgt/Tofgx0qAg7l1+lAtIQ4k8K9rUW4rkPP9FK8PTFEo6T6rWVqi/oSxe+oxJwJlaCOoXyud
ge4i/yJ0oPRaQyJIzhqTRcmbcui0Xuhzsp1mRPD4qFfAWR2AYZV+yRyB/0UVozHdKAd9cnF1GGq5
eoWEfvWX49cT3M6aDZjPh6kSoOJFlwMp9qqeNbageaATTp8Z3EASzcwqYHakD5zCc8JgNPqij9Yz
/bPNLCayxwiOLyyGskg6l4UWafyD4gqtXZbLusIaKa2lOufVYbV7W0q5J52HGnh+EWvsfQyGskvG
zak0kVtwE8GzLD9tc3oxsssHIwwxybNkZAhKHg/VDjR85LYART5Vksz3LoDZnxL6AKyLbFIkVTYR
5eL7is8/VOAV0LdIN1L8PRxSPHZ/DZyOZwUgQvEFevnQRBB1Q/AiL7gi9KuGevbOKdp7jR0L7+40
d9d18sjm8yHBexNorsYWgn0JtsgT5CiDCUUXccf/geovBVQun6EWVLaLGrB5wbQWDKB33Bixe+gx
0w/DIymOqDV13BOhDOZVLwP7qiVRSZKP4Vmt3klxDDhPXqhKw++RuKIvIGKeFCTmFXJPYXN7IGjw
aAbv2l3+bnb7zs7aYwka6TeGQLiLeRSKXlTWzkU4nwBT3XamebXG0NDO0s7P8HH9kyT9LW1t7BdI
CDzp4uccI/WnAn7tX9qSkNSKp7mX9UZpnAppZGwZjBnzgF7yivbVdRYViZt7sbHQFkd+EERCcrTq
pALZX49v7xl55oj5u6jQrI4LFmfYpKM4v52VkJBg7mEzf6Z+OIJIJGvlvQn0AOHyP/oHJB6L+GH/
3A1PSVcFU1frz5suJjjnffMbqZWjf+KOTkXu1SsGoWZ5+vWT5jMybpuhl9kIOYE6P1TOQF8dtyFe
TCKqlnSmDfMhB+sdGN9dxLJFzy6UfgNrK2bpWiccumRCmbEXv5qwf+nKMs1OxAhp/EcXPDlc92XY
qUJKCG9mmJIJkZ3SwtVdvUX20HLMC2ISwulCXRQUc6Vk9Sq9ctGhNgH8zpX5Vmtoo2K3iOP1yVFV
uC4aVkoTC4w3e8sExwjoqaZOZGvJa0nEJuC3hXbwhmOPKq61ORAh5QyKsPfdpM9IA8Vj8AVan1d5
6iJO95jB4BBpB5+zDF2XKdsxmHi6tZ0QK4ls6U0AzNWzJBUG7PzF0+l420lj6UdflwaJyAxnGOIQ
9AtchgBJQrZUYzxnrY3eE60HvLfN2aSluOHta1sHhdutJCHOI51e8oFR2hGVkWOVxKhdeJgHBsAg
FpFbTT2W6pbSZmXIjBG3RJci75ZGosiuS7bZ1zPYNN2PyUv46dSlWHiY07K3rcLj1sLCP4sPopxg
Kxm6w4avtHoXcIIv7s9cRWqo6+GcLeD92QloulUvLv8+9U0/bjbiXik9ir2h+/7lJroXEMfFjeoL
XmAQb0YsyiypJf6AqPsAUEkILtvG05cCRVY6OivZRZwjX9CZ1r6lPFqND+f5rGJlRh03D78PGkJY
XgymM3E6+kTbvqBr4cRcAfOJQSDH9YD/QRG/XESg1XjEBYUgBTqSzWgtXdOC0FhzRENbXoK2b4SY
LE6bTFZuCJl01VHMCj8iOv9k41bFM6Y1uDHzhQY442k6ahdIKxZtr0v6W21/uY4DFnoqK/TF3kjt
35EQ43unyJN19w+xUuWowW8CmeW0hSVrxFPNSbTbY4yOOWlLjLu1KvYoJtvaZeB6ITrLvOXETtoe
QRm0jUyfckEBwgjaSnuWvPd3bguTgDg3UCijJgoC2/8Am2YinaF/gZGIFu98kKT08f9aQl92Qey+
IPTzqgfIs5Hocpwa2HGGgbw640H9GFZ3pk46pyNT/ol8IZFAkijofH4hFnvOMeBsV8ft84w/KOHg
2RTtTvmSS/E4V/8gIzDqPUtR+Ch/UdjeXQkq96bB7xRwlEBSiFVy48x1oFkzvNFpVr1vvESqRmV3
uVKM5n8f8wniKd/5zD8H1kyy6fERKviAeYL7sTF4/fyYgDozA1ymJWoRS4ghhOlsG9QrQJyPfcsU
1ZQ7lIrWkEtn4O3ohkIOXVB8jYxHvZLeTIHKDHnTl3S56FRBvjFh3516wJ9G61KeLH6G6m7zqVwr
dYwcWI5TiVlAtDs7oBNCtU7ZPf3jU7TibOpj8OeDb2rHXGjQKZJFjV/U9F11jZ+lZrUuQKCV5lzT
KL4V7Kmrxneqmk5wFOisa7KNNIdTGqBRRmFYPrYy0iMdPO6lTGQLigG/LJH7Ad4JU5DEg/PgDTR8
8IZoSmsNFqqZVPJRPx6b2A3XNqOJ/WtftoDrRLErv7jO7MOvX7tUSqWM3bLMNr8Q3+mQz9wNBoT8
pe9OOLUISJCXAtuXtwY1EU4cgid289Szv3SlNw8e1a/+VeZhbVS2MqfeBIZXP0Sy26PT213yUAQH
hKJWEt3zmnd1ho6FgW1GZzWoLSNQFnrMhhlYAW52mU6G22oy4W3hwkLalDy13B6qsgHat7u9IgRi
SKqsAADFZRl0cgdLZDAVkmcZzaEqp/AZv2hr0aMynFkIwENTSC2rx4YEW9yq+9yxP7XmuoIBKO9E
OCidZGNBgN6AMGzMg2u/p0iW2iuVMQZpY344cQ9DEGcd6LuqeNINMZqnjM1YSPrMPAw4yrmciMsc
Hbw7sT9G27oFTSNyFfr1c0DQq5hCHCvKeX0ixbhQOL6XmnS7n+Pcwmm9gX5QzS+JrtZxlmxO5hO6
QKwZkzTzd38OvoU89748A2u1fan+8HeCRHIWYI/gD7xYrgH5B8wvWMERDOy9bPTEqvveK7VVOdE3
3qT/0z3RPXo+NlPeVUhe8E6O3UsYrlK4muUYw+1L4kiMXITbC2E8Pjtr98xGcDC8/M/7Pg5sv5po
ksGnkxjVa2jFt0Pv3hlBY5+IDB5gY/HIkn6+6KWcoXjNbAvhQQsh4r2y4VRzg6EUhXqWCLdvUHIp
00rGjrjtYsCaAJYTITXAd8Fmn2ORNT151GVcDvaoFOst33ZwoAvrAkPt1m0+l0wlPXxrP8Z/6Noy
P+Xqb2wYOn8xANiDNT4Y7cN0OonPlIszSLdFboYZuIBTz8r2ewMnQwQ4V3N1NXfe1GKG3YYCqft7
1i1M+RxLddkjbPzwxQNWlt3n9zZ8rhWNSPCkwqoIVihAGQNdIN8PfZyIVx94AnQ7lJhxoZvZFyky
/uCe3VLS4wt5TR/4W42iGCE3PH15CUtHf+JV7Q/2EqKYXSypKUJJVcV0i8baFqSqH4yicIMgd3k/
3sEqwXxJsxN4NrJwCHgmeytytKXXeSTEYZ/9Q1zIGfjjhRL6HIVOnixaY2ZXyJtJ4F5qUC3i3Lwn
fA79U7LR7M9AQhx+4LhOEi6YcBbOpUZfGYwpDvWNodMb+sB64tvo07QFEcVqftr/yHaqKCANqk45
vNfTmPf+B/l3/L4LzBAMrcoyznq/65OIT7Dl83/qFA3EnF+MLZnSiX6/U0pszSZbZDzPbb5sj3ZE
5VDE2Tq1q/L2TES/oQMO4+XQnUXwTxa9/YwZsCoYe3tD4NBRsTaViZHJhh2hr0234N2eS7YCj0FD
z1raQY0S8P3k+E0WbKXsXm4gjPujVx+AMLvwsgfJE618Ihe+cF7eC8gILa4dHXBdqcQQwvcCNxgy
1ETItlEzTxlGKp2tXqY4jHXFk31MdilWJ+bHZljq0UPj3Xdc6Nk93jfE0xa3Av64gMnlbLnNvEIz
tSAKgsT7wpNQciCbLZaa38/wFNzh7PJi30Vmk4TcDgJR77gKMls2LBFXYv7Z5rEJrIeRz5j6WZTY
DjX0I20CimX2O4RXi3DatPHntV5dOafQVbplxX2doMOsjHDKDfwDm0hLsnuEG35/jIoYRkzLXcKV
d/Vj85zGC4GGiXHFNgXIiQPFDxiffC81YfMLPgHCC4XMjaYyRmxCdwFbSs9ncd9R5csvZ8XM2kgs
GOlMC5whAExD8IglNNkRFWcAYh8mGGWX0I+3rwhy1YxsFS59JeDj6zh+9YR5BORPKGj6ZHz//3hv
HmIV1+xHRqfj/vcWbPcVPBMmAQNMa4zG8Z8XxJiWjSLJ34iCrnJBFXSL8ndUhC9wqO8BEHPOWubB
Q3Utyls4xf4fOQl9L4GWYhtr164tBdm1++Es7k3H4jWv/7caTErWjGnmv/cQfzVeNg/OIru0pXYt
e5xrxHxE8rB0JPXBe2wYP2CxDSEhTr+yl6r5bJBZp9BLpeJyRKzdjD994bRXNheYTZd4xmwohjPi
DBVqSbuzQXCv1KTUw5w2w+e/6o8BZY/DDJ5ZEy1JMD8y+VR/cF+uYNRo3RnXrzhuChQxnnFsmb8a
Q3So768rrQoyYUVm5M8m4TkotVB9t8j4ublTf6KGZHBJboTJE3i5XJk/28y8iidu9wYn5fKZq6Hk
awQsfQLkgLLUQNoq3+B07H3UGWjq69x+ba8PeZn8Yz35jKlIeESGgsqMZ8DuUuod8+jo6qUjQ3gm
W+6p7zWxkiK0M/mDP52DtUeSGoi0LQm5dgikYL3B6E98o/TdWxvyNLoGePPlqPYcOmBPsEqYI/Ab
ILQxauukNj8LWUuR0cl8kjBHxAj7QUe+qYlX6DCINoDwkVLpP7c0iV9+UhF0joWppcJwYUQnBmUQ
Olus1C0jBMwp4kKGMvlMq/qSznqVW2Sw3M0Gcu2PfYaOYTLAObPkbPbUWqjL6pFsrdv48NT+wDaZ
iVuGF0IIPSZ629TtFD5/VBY12rl/LWvR66WNuxRUz/StqgvB7XrjnOwuSCKUu3MJMIFUoKWJBRmP
RogE3CuXjXullCxx8j2eVXTUAXJ1N6RhXRVTrakcLTNogOYNVN8x2v7YArtV+CVBeEFa0SLdhVew
ckD6lQf00/O3+AuzjKLSMOaPuNAQv+NiUEE7uoCHVeFJ516hM18zgTgSj3tFQok9CpldVmlhuXpG
g3SubLiLz16Rrq0f/JoBx4fh5Z6xan/sa1V7/0FiA6c7Sm1MSeNPVLRrgP9DGUxPHn6F6caNCEOj
6QvmwlXBCv9mAGSY9UhS3PPkuNexVSFB1V5xck9OSzhRg3neoYInvdJkVPwJ+Oy69sg5otuTW0dh
t0ZNyfUKi0SjmvEUvxeulOKMbtPeTvVK58UcCIEiYJuFKvLyLEcmgg/Y9tzXoiJ9wUFaecy8Spy9
/Lm1FEtc0j48Wy4HfyaPb4+/9UayhDgyr4nAmb4/avxAk9+PKXhRl1pzrMh8exPDgFhfnhGIfFzu
/J/mrT/Ih1xQrEDDzF0b4x+qWcrIj3pixWopPfZmzPkRnqJC0ZJPb9cctnayq6SxnetsIiNTzSvM
+baCV8oHEaq7i5wfR6Pnx7rVDCGuJCiT8XHYgTWhLVI0PKvkK0TkVp4qbC/7OmjaDpZ/VpaAq+0D
4uWi8XYOUBBgJxE4p6fXzEgznkRr/X7OgKAKmYNbug52K+M2Mzovo1L4CamHETa3TdtGap1IPxGz
D6gT9jeTegvd1NCILuc4aNPqslWmCSiB7UC1GOwifBQmhUmvQPbRlON56/cC7Pv/PZO9Zc615zN9
uJE8124Bv8IyOtYjJ7HJMYMREkNFhaETlaVVXDLtQeUV6l3eiZfxMposzJAL/71DewJ8/5qwjG57
BnmYPPmhn5dlUdw0ZoTJr+tiR9TPMpA4O0FQ0ZGPTYj6N2K3MzLyed0IY5fDFJVn3yPi07Ga0L7i
0/yrTKAw2JuxSldUMDqV49AASxAq4Q9FinrN/497GVpYbqGfl5uLKAeVyifJarNPIsD2NS/dZ0Rl
+2DBZcNy/aGsFXmMtghWI4t+qTpbPp5AbJVpAGpCg3HOdtk5gGrDIEQD0LPBVqFgixlAMWY4CDnV
X7qvcqyerrz4gMxEAhDvwCayFfb8oWfqueXQPnlfySEdqe8ZgUFoIRq2uU7fg+UlBY7LRY/rA1LY
hOXSaSXobSzs9TXi0cp04jxdXF5EMKQ5ffsdVd3XvX/Kvh3fHUDdDwzmg5wo5vsGWbR3fct/PT0D
51C72mI4u+EU176fndXAFFJEAGKOO5ScaMr1rlia2HuGGlop4vwnpa5B76ryk4cwwv1U+ZGNRDpe
J31CAIscDKdiR8xI9BqoWQCFskpISG1R8OvX3phdFq38jeTfvhZ2hwLFkyrf+Ocb030sYBt6xZtR
tnxAcGRFDJohrMU4FvttGItWVhf34C+1otW0bJ81E5fLrl1eKAGlXW3VNl/ZJCp/gVZgzd2MzwuE
6+bQOOKbLuZ8M/EeEnrzuK9lwCunAIl+BXqGfrJiDLXuh9ehFgPNqkmq+B4r9LNDUHh80a8Ntnz2
4xcvbT/7tCdtoSHcc0eqlpH7dxmPH3JUGIxmOQZQ59bohANi6z7x+I/a84Tc5Qfi3RkkmZiR1wBo
saKxyEAJ43xSiZOiMgNx9ifZO6amy9ITQ2mU5/ti+rO3F0sfsPrLDBr8IFWzTQNz2e6Z9iXy1cWI
sTOAeDZD26zcJRL21XMxviXxKlTxbfQYef9qe7xXeEm8U5qN4lWNjZtHlx295hFwRXDGJ4gHiYyZ
itV5zGXLaNDAlG04WqPt/fbWhBHHwfHeDcf+dBWQkE9s4c0BC95VlpKCQ6rSjywmygIVZg0sAVHJ
vk9uvjBsOb33gm04CP84s5+FEuJiltNGs6/c83GTFxMSlQ9tpMjxUpqkvDn3+RYfnrUtfDvkjZ5U
tmyMnkvWC9uZK4oJmX+3HUM03FGLXwMh//4QjfDdfpUGQiudFDkpxEBC8za1bcJzarAsW8dETHyE
WrUdWq49eR3Ig3jZYMNUfogvDdZeJZOL9NFbsiS2GjCgNR3x63iw3R7v3jg4NQ7I8fzdWAYMyjp6
YTfXs7RnodqStpoyhry5ngAS5bYE36mIwvRyRBE29PF2W+hedUkgSGi8py/QuwgjqSbFdowb0MFt
x9KRiyRJUIRvEnKPwtZQwoxWMdfxROZZDOM1UQuMfgPL+Wg7ltXhP/Xgry/0YBZJ9OD+w6+wR4yU
zVytnt9wA6U2ryXxoLzGmcJhzELZT78tihGk/eTulry68WfAB+ZPE2cmMDjoOUNiOkWQfu1f92r7
vrny7JFJGJhBmK8tuWbqPKgeSg2+xjDOM0Vmgy+a9/f2BletpWdjtS34meCGrZyU6xGUXfV5jpmM
vRh6VP0MNFvAIhB9SEDQUYCXclSbsSt0oIz2DNFFlSbGhnP8WSvUfwxXhZiEDONf688l5RSnG+G4
V3QYZEJeLnC5/qkScOyDJVv0lI3CrB4osDbQTupU3RttrBbvwn6Hy4Ubx/eBFaO8ESE0eop+ywQu
D+2FS1FLctJY0NKr40t5IX2TgfuihSikLzAFoc5BFDhvwKzc4ktf4qI+VH0IckIKc6IBxQnZGXKV
DXkUO6wLdSfI0kxv4fXjH4TCFf8xOL8nlzOxecwWwxXJ98h4BZKt4zWVtcSl96CclYIW5yQX5jK1
fOdT81YZ92esr9ZbmXSrh9XjymnhKkE4GUGNqM/98ADl5KVuyF/ydfMJSx9YyCD+NTPrv5ARnaKc
/LH0ybRNv3bhU+i3nTlD0HOjjuu1H4GqRd7WEgouZuF7CU1kG9HJuQkxkIbdTrV1WFlKE+boZk9n
O3tLi800Ys/w3RUecfffQ6Lb6qLZmDz3IMhRP2tNSW4M/zOXXG1zJxP9BOS4U4lvxNJebjPdREr/
sWvb1bPGSivg+oXxV82g7iMSqrEeesIIdkzlUC7gW8PU82qA7lMZ9sqyqp1eoX6ZfYLEZBXeKCS9
Yqcr1ebcqr5tKfGHMQxG6QMoYssX8hM/vhc3ujJ281hu7fjESSFJxESjWfze7gxLqhQSCFLqIhPn
+7Rext13puz0giJac3LkwHYJ7KdmtagpEyeFl8hlQ1sOju7AWvj2qG4a1U8qMjLtLIPkWVioMFdn
eHSj1jHE3Si9PU5DQLbdSrdqlqN8xp57IAipgjSkb9St3MHBs2TTy+l820nQJOVK7tZxEffLYEEG
l89XRH4fV1A4phYVYms8GCh9SsoHPjwmEGehVaycfprke0qKxwBJL0H+4ixIdubc3Ld2TTFpMO7u
3szrG7aPiqvO2dfMtv3pLVgfLv81QORfSAwga2gcqf4Hj4pD2dTYTSQxu6n0KeggyCyV8Yd/7cuW
o2h5hih7xC0Ra2fVbh5/18gvYK37bX0DFhy6MaY/OGEXjI0KVRh5PrMYKTilVi4Db/eHaiMxDtPr
bdAQuceglT0fvZGxi3ikn8P7TqfZBem5rWfPgdLlWC7j6//1BYZj5KZ5b+CifHSwdb3Q2R1lUghH
39fIuEZ2SxyAKSIOkpmLDwGhBS8icZbTftcLS9UFGpBG9EniL20FP9os8I541SY9KATTlhBuZhxd
XTh7jqO+m2FiHghVWjslb/elIiiHA+uZBQElNEkxj7grpfgxxCwIV6XYz3v4BugkC/8QxmzkGegg
Ph6ARPulMuCozc+oi+PzA8bSZELzWEB2oWsOlJUgqy2z9B4SERLOrxzz+ICeHhuqRpgeHB9vgUn8
WQSsuxBiusNZqYCRMdRNmgkr2t81FsOCqh0oTWvt0QbMqsaC6j2EFnXNOyHh3wL7d2RaZiZULYOP
zzJgIGRkQg/hXuwE+CMaPKYuNSkhmrNn09PSE2ikSMr5wER1v1JmzZL33XtZ3rlqeyz0CnUWNFzH
4WhIH5oMn3m11fIAG/z5b/0oA8WQPsjTF3Emps+7JIJy3mWe3izq4EciFLqm/lpyFepRaTaM6dvO
wr/aylhlY3cCmp112TjCqxXM3RKxnbBcRZ6JSyCoEoP9IteqxRnkE2o+W1hWRuDVuWOFnPoQh4Ip
oqo0Jt6Xbp1nofhZPL4pLBZplh5WOKd9fuJGCLpu2TuFtiU8aIrMvxm28mmMOrzln0OBCvEmcajo
PQmOXx/PA668HRwerfL2fi6x+Fe0Fg4h3vTgJfDNx0GYlzgzWv4xuAUv4T18uA0C982j66QPfuRO
Eu59MWdS70obukYlm09VLkA1HZ+RPlB8oUz4Nu5EVB8Of0Ph3ey9VvfMSHQSLdqKJGkZSwMyz2bP
9DRdnhj/RePY+35HobAekYdWKGlKTA4zDvfmDcLHILpE4psvxwxdmQewr5/FDyu4smL+Lb1kwrK9
j8ZEewdAgZKDDJI3uMU9PSJcd4sjtA/mtJc1pbbdoOJXOMD+Sd6T9mBpRtTy/WXBtVXqyb9YFKlQ
pHTfr67TVAfFGpEp5e01fgyzrLHsICFMbGQjN/NHqIesjSTyDf2hurQmeC+FGlFfg0i12Ozl/cDm
gdmqhYWClTUQ2Wn+LZRQNru0a0d43jaVWyxR6bM8ERWu+qkSLTSLKmSxXFb8NRotesgtjPCRSwg8
8zz3OJV6qV6TwyTan4q/aAxMphNL0TBVdhnGnZFSgG/mVyaWdXmRdyeKlF4JbHAitykk81BYiDTe
X0M56ehfYhpUjmgqxq2SSPD/rjsr/LmQaW/m37M6jT1N8mVd1i+rxfUs378P20czQaNqXMpJSedu
1S6XtQc75tOiVDGd2CNrsPY1LzqKAH3QsVo2DDBVYyrgWjVBHJJ4ZzqHOzRa5OvEl1OFRi/HeAC6
UHj9wadFSGRlDP01TE1bIdVQfxcQ/M8AJM1cZxzeYkrmT3TMj57sjp4OM+ovlh3b/XlVQGQTyjsI
G/XjBJoIZkDtjXpnVE0FGDU+TUlvngxTbbN/gyfuIul1y2TYSoYdxWFUSKiMME7iOJ6wbMUhKgm6
rQc+FLk+JWO2Wveb5AuwMLKYYS1U2oqudbMutmdXAFUXCPbihpCNW39slWjDVafC9+srmmoUEZ4X
DTPLnReEJDkfTrBnC1jSuna4e+IOdR4GCQ/FE5WsCACvCft2mcaKRj2itjm0s6p5tLyp1pfGWxhs
QMvIDwO1w2Cr9ASmGGKBLriTwOtobWqVxupNeRilAqMKHqVbaVIzl/8e8gCdZXeLnHD0enLcJa8G
abty9564N9L5XXjz9hFObEo40t+DHmYFubBJra1rWKtyVyECT6f91IsYovLVLV45YL5sRrOFR5CW
ZVCIAG11oeNVqgE2nTDf4e0ONT35NiD1Sz4CkgN+Yx6w8ApgqZ2JFncDfFBYaemvkjNAqWQDkaOC
v3OnYm4DW1NuTullwHkdKDBqJdDO6j/eEzVJYEYBI0FKeFWv/8vFo0VTo4EkCCBobNAQ5RMVAt7O
iGsDGBxECG0NihjcYdngTGmMsddOACv9/wFJLzkaR0vkNxFILqoz44xxyg639F8ie9VVMsA207cu
ifvB64e2e87qyxpF7n2ndVS3V9hmENnPH2mf2B1mbewUi2Z1ZMadLo43mcQEUNNJFxdsnrDH18Gu
wyAa6O6BG9xJGwh6+MVqiYJCNZ5qDaeAwxZ5Dbrz/PeuNUxjRopS7YEUz3vWQsyYJyNags1vcfDr
P9gCTIgpSQPOsA1qU4jscnYU2Vzg8BkyxBqVJZSfjW6/Ov23B0W3bfs3R88RJAjQr3KgrXRaBQ5F
j9N5oQTbl6K2bLnpyKO4f30kLUwhSLZpxqM+frklUkTaocmmNAiyAa0rcDnC7ejg+dGfzg/qklpv
FgUu7MOf2jjPFrNABezRErnSalh/MXnz4yK19cRLGZ/hC3ephnNrStlkTe56/3gHimXUTd7ylTUG
1Jx8K/dDy5u+hleh1RnoEh1O0iCHPJ2P1B872Zqj2OG+B8u4p5C2Z3EhXzKUPWYfRH4w0WIH2esT
2l1QoKlykwBMdsonxzBwUAC/bl3lqQJbdIXFA3UJixZPlbYIrrLauY+yShJZNAEXkijEx+o5Vx3q
dfSJzCG0uaMbDiP/JgGPv3vcyTuM+cKAc2+NIkApNfVielyNq8WtE/kF1ksGFGGygOvbuCbu4xsq
LCD2wUbqdPVCIh1BTt79CA1RZwaxymShfrkGZypA4ULAtS57H7wdJmGMZjQK9DSdJR4iZBdG7A8u
wpIXBPxu3Ib/tdk8cmgsN/ggPSX2/zlG9spWxUZb1wgw8Ks9uZBuM3buwNCtXTkJZ/A8zHcjFwzk
9Q4hz+x6S8aSqX7o1ItWXxEZohkv/cUNvz94EArnCU2lsRvJ3+ggmsXG3UojgMpHppD1PLU/9YLb
71FRYkMylFvqtj8D7E7uhm3PDAdrcg1WA33gSXnaQ9HVQdZdgYCp4zqMpr+pE3UMQwi8946hFkLZ
VM5q2AgrTOIrqv7MB3IaaJDvq33/jATb6ztL9rVZIW4/NNPcasSUDYS8GDpa8G5SFrfGXxSHJ0hU
tffRITAeRVmM+d2qAqdAd2/HCANZtStFLS1ICGa6Uc0uCauSRgKgxF6aaNA5UBVV29fsc/PsRQyR
sbH0lTGu23Obj6WFIePyAA1YRYjsrJRt1taaPaZxbVCxtrOaTOd9tib+pQ3Za5Yvv/Vr305tq6yu
cydwsxjZKoErk43MAetV2Sg1q+dhOWxowWcb8SMlF/vt988PIksHw1TB7r3EE8y2ZUu2H5WXotOC
n+QNdPKulODm6qiWU+z8gM0o/SMgBRWzQVZMgChYF+AFM1DqmwK47lLGUYkEtKezGX5m/sIt0AUl
sQhloWCrpD029buPqGPQnTAb6AVQRyWo1TtgDngn5SheDnJcGumcH2ZalNykFAK8xyDHY2UBvyTZ
98Rc4wz93DnxHANs2CSVhBFUeMVy4Jxjp8yYIMMklVeByNXQQKMQmQrhg4I6VZ8M/gaXvpZ4rP2f
l3aMQpLfJZ1oYJ9GWI8sXihzfttdL1YYeUzCnXB23B5GyI1+t9VihgnylZypS+4ZmTpmgRNG/JlG
i+zItJEQomapmsQFxgRJJ8I2RJiYKiEkm/2vdfb1ZpORL+uE3UpZP4JonUfz2lKWAQg60ftFJ45W
dmLU/7GKJjOZ5McFzimXnkQAvct5e6KmhvEAZD8xIda5IgMs+Srh7BKdoNQhdHo8vCBmqos53Os6
Dh1Kd6YUANiFwlmeGHA9/VK5gTCFL6nqhH44LoT8nztYrV+nfcRJAWSnKaG9GjobYRW+FbrJQmur
jdtGQUA5Aov3AkJetTMON+m0347vH+d2RULwbIJ+dKO8uAVoPDhHhy4FAe1jw7BJ42kkOFO6O3PD
jCjpHXIM1r0kefGeDIB6sYcOokaZ+E0zdNKWTKOtLNYDRhsWMK6MsxzbYm1yP8WW0zyov2qtU92H
Kab5Mbeerlu7r/ceQyRnsYQoDz3AFJpLa1Z/lQRXd4Mh66I8SZ2wFc8xrhe94UOegao7s+1RxYSL
4teS5/pAkm1weQZgzRTqMYCdNpq8A3XYXMdyYnKYXzRbgkvfRU9vPoZk3+wZvOlWjme1MD8AFzBU
7pzwjsJarrlBfC3SSBx92cVWvSlVcEromD/O3CFDZmf8A1jsM9mePvyuZZGXrfnwobQv/+R8pjjZ
8Hn/awrg8XiSlWPQNeg56oL+mgagGlA6NcGhrUPP7D5ELc2BNpfh9VQkjkwwydJQuJNf5GcNRBD2
JRDDEaoJKIvCnYXZ9YWFXnPKR3d8qzljoQnLm30R/Lf0WDyI8W3rzlcVUwBD7ZAyNserszjKzeBI
zvaJeFCd1FPaywycPiE5g21lHms7iW13quDrp7nivc5hC0Vgju8TRMUS7QW3Ko9Dow0/fj/NX9eC
fBsEPZkJKeIm0xBWpVykbFQv+Z8fj1lgW/UeFTqszy6CfMg4tzZ/gcs4dsVFKldWwaCad5J7fZgK
iYw3acaKyZVMYDmX3ZGU7Ltb5RWHCKCAS6UOEHVFIvk6YYvYVEbfkPZPDakTNhRAdGEVb4t4DVN/
1IWIZTpgQcBr2lD+g9DgtaFJkwRwVNdJIhxYCnDhlKEevtDHvDCVS2NgjpSYbpYmKQMx2ZVRXjZZ
BQ1TN5l4p+Q4iHZu2v0JSC/ObMRNv6kQAuHZYhP4noF9jlFycKoOCrhtj+BV3tYMWbPkGNR15ylH
hU6IM4ZgSRfA24DGqrVWwIFxK+s8b+80+1bzrWnTZ45OVONK+BvR1zp/BcSGHY0bEp65l2QlyjIF
dLaKJycU+b40/51uj4gbQCfv69LsL+VMU1Ui6ur4UCl1x9MST7f8xh3YuPytsAjQPVqkbn451DOG
lCfV+e5DsDfPiIDPCw36wy/umuN1hcYNuKRAJcM8InJ6r+5LAJrpXwpa0lcyh48MH/nKPyD3WLMD
OgosNMhS/MPAXj0aUVPrOOeeUE/fiPxGLuFM8pCSpnWGccLVGxKJifZKT9u1XYNZbcfLFO199TjF
7oZnOEvCza5YGDQ1VOs2eEzhZSncsbZW4xHJs7+KOAizbc+SI3XwEpG8W1cy4DRRaFvwgraDcww9
z0JmfgfqO5rXy42SryVjha2Iv6b0k5b3RQV3+sZcmzeW6Jf88zjkIWnhLS9IDyiqp6inDvJaRYAk
DW44Y/ECD/QE+22BzjtNNC/Pf8yFexBzUoTHNu5dMnXHf7M0cAjV5yhD0M2FKkTPqRu/U/37MsUa
hdM8zBg3gGqxdBMu4gDUbGZPfVekSk9YUFFkHriyd2p0T4qW7tsVOJ4akaCXbbDBOhxSVQ4OdsKN
LsgGM0N844b3xXC59XvC7Bhu8C47aoUlthKIPpQpYbzZap/j4gH6KAEij06bQf//qCN+glQjeLIb
XyFB8eQ5dETiGCgVYekTijaVTmm0k+8sLy+YhnpfX0U+I3ocKW2smExa6oKDYGkSnJvFiqc3G5Uz
r2RH6+hN6eSKg5uoOdsZASWp5YKGhB/jlqndJJaGF4kQZxLf1mZnjTHf8Xgc5sc/DPXbMNXUBJwY
2hJ/EU7woQnSa2fRKsnPRMc2CrRjMqa0WtCqUgfIKBgFJjy/zEaHWFiMgv4sffSzxyxVzdOXfW+j
0uiQI+pzqhzdPOw17sK2rAoQqGdoD88Wmdr2QjPoVpXlY/eQyLW1/mT+JzCjjbJ55nO7x0g56VdD
U4mkhFFHJh4snwNl/BFLEuiGjhfuLr1BQ0rABIMAfsR/vSYsTBQo89yI8OBlLLKaqLw96/IdcIoD
B8xNlqDbcEXzfuICVMX4hWkcCcXYA32JP63aofJxvF55V0NRBk2A2joZHjNk2kc6srZ5xcnn5uNb
BUPuFqrCoFFujy/4xeCzEpbSDD8DpLUpULJElM/6glex+BiyDf8OiDxoAgcxVJ3pwFrxrqbM+1in
KDsUqVnD5eS9Pn08gkxcWOkrDJkujjOEGe3geIW++g0+ZsF4ODAUJedUNP0/WFeIiVvrx7d5Qwp5
Tz/0XYFvVTNEFRkH90KGnf6ez+Ou8ISq40ESOW2FMkLhdZ1I/s3pmzPJs8UcX8wbLawgW9uUsRGz
5AW9Cb0Di5//q/ij0Db4AZEBE8ZNF3PS2ET8EKC4+gufQUQz2XcvZ5S4NQrKQ+XvjGbJ3qaWEFcn
BqLFk44fZHYzrysCGKd5qiBBV7IKppKiyF/qOTnrHP09EL2SWIvbyiW52L1lqBZPonFPDXCuM+Sp
0XYRGDM3kGO0rpyNMrt1AWOCfdeuWMYVqiwHqxKBpR3Y6eaTEPeT5yYBuCuBymDcLCZ6IkxFRHVm
hJUVSjGS06UIrA0If3dJb9QGuzUUMxHj+i1tC/5wtHhyYeXqNj7GV65V+hls7F+xDIMYkVUvi4t/
Vgg7e1FPDCBNfA9Tr5e+FrUOjpTxUGniA5kEziSKRNBNNQNT94vNdSJt2L2a+Dn5YREQKF13mxIW
wm1j7cRzmQRyf3mmmewZxrtLlizXV/d4AL1SzowNqC7Yi6d/dugjDV6ZUHAf3SICc+yxWflNSbju
0Xlz5OzXcbqxB3keAv5smuvA6voIie+Ju6AZxlVXgFXUNQeGLsdlg5bidFezSUc9lPslzxMh4CwA
2aJFRiH+bJXgBYGWUAbW1K/pyRPgc3uwaVhO2nWFutsYHh/vq1rOtASOcyXGXT7jJmj/MRxe/klK
XC+kfiXLnlGpkiq3WErgnU26IL8m9HsMhb+fqQXSH6mi+h/xvFIG07eSLAgZ9VfGnW4hN2TyYi/k
XgRh857KKRWQGHEthfB+Edm8lZ2QHvsnKTnBsEKZC+mgew+bpAVPNFrDJ34HY9GKtUR51ZHmnKlD
gCs+u2YubcCj4VPVp4xpfxseRj11SMPdwaDF2K1dnIx6VqjGPSlTXarrzR0YpxN8XTfT0EhQd/fU
q2ma3BnR8UJRc/4S/oU5gH7qH7LwWbvnD2ck44Zf+ux4F/bwT/LEPELmhKcvOyb8e6HHIvW8gdbM
dpIqjG2VhRknhulB6rHzaK3Tsi0zd21iZ9/yQCdAFNym4N2dW+E5+e+2Sqoe2A+utlde9BIjdGux
uz+uQe5YiJ/nExu0cl7RbIKsU7FWzj2Wt1vMSdBxpGG3RPkwxR5McUwDpwMnmGTfwx2YvEwkRNdN
slYu4z64ND5jIIOQVhu7Xwb2yBe5lYfC7DWAoA2cogHqCr4IvvKjrYnbvp8hape1EqwKNCSXOMrS
flLVdmtbklzdbTdOoVCYuZfG7DnhRKP4lqJQus1tstSfuTMj7cmg3U/ILzehYas1QmT6s+1a6HAY
uWgF6be8LusoieOs+UxdEgJfMx0SKv5gD397NF9/v7PnPLO19JSyX58WGwuhlqh7ckp2T2xvwRbo
TBWjv9Eo//1fFExwDIXwrAXHW+CapuMr3/mAraVJUK0P3IOPr0Vos0iGIwPG58C5hK1Iy+KkgC3M
YAWtXE0d0cZuJ6GCPdlVZ0rWhVdXyzQkDPivJw9CMgK+vWPRUP/IP7scxtkvZefpdJGzOjXgFJ8U
RMdIWBiR69SoIX8PUmuXTJGPQtTvCyxv/9uhag/gGhM0VQKtVP1Y7Z5s0qzdLE8wK9U2CgJ2e6Eh
y+1/ZpR2ybtPt16TMZ88ydRWx4awvMiMX4e2yQV5YnKlPquLeJq5zE7UQJnW6HMXz9jKd//auPG+
+xzqiiOEcr/7OwTp03i0hC5Vp22jnXBxWXdQy5ONnSrN3JrOMumAQB/gmVU1MIaViSuYsAg7G6k8
yzErtXw2i/mD4FMqdCibhU+3OM4Jp70Qlv5TFwFDpE0WVY9KazwTZrZ9R235/E9V2oeBU4oyrzDh
Log/L1xwGjCK4zVCC+c2nnyF5M4qWB3iKZeDr0ugipdCaYpNK+BI1Tcf2lKWTYI3DmfXCJ241/R5
lbP/8VKsJ1CTio5o0YiPni9IB3/VY/fZbnPG6zHz/vSYeLWpoSB2Mj6eTg1SGB/92uCgU+r1jujW
CgWPwwvGVvtdZIYr2mWSmZxtSr+63TVX7nD8nqtjA3ui+Ciuqr6NYnLlOuGr3Aq+j7MmhhyYYxQT
6kYHwDYcte8qcELFjM5aY2i1nMjEcIQiGo3a67NXfsW77seOxm78IREzKaNvZPOVPVFW4lOQdqRn
FVVzaR90ZNT0AcS77kkg9jYHfdxiXuOXFQfPxiMH+YTO+6nAz1m0rOrSJP6eIIpD8l7gIHzdyOFT
29/3p6LvTu8bcueJ9HDX1WoIuFTfsVK8KYqbb4Tv60qxsLu+9BKvYEG/Ddyvb1winuq91aJZGsGq
dB4dvRR1fWEMRINWAxlzjrXXm1R6aKQp6VoIYizN24gykNTmyiBr9nyw9phV+8MgGnsBX4ueqIfZ
4tvlPQC+96SjCIYsW17LMq2PhB88x1CwOnVoBng6cscY1GYCRQIc1xy1KUF3+6qUb+fR4NqwSQkM
bQZFvtVwtUqfseXS8F2+DzR6BGzc0GezdBx0Ny4oGoZXOeTmpIxGAET0CMH918tKEztxj/i1Tgjb
5NWgFt2cg9eqxMYq59sIiR7IEl3/NyFjV9svId6QvHwyvpcLea0q+kPI5srXk6RE5VVEJ6l+PXZJ
YmEXbrPC4KgCjEhoAhdsMEIw4dgAuFXGZzung8k3Ixk1RCs1S6oVrDJ6KsyT3kuOSwZ1JYILMPeF
0u4iWe0fPAZlbpK/X3zWPHyii5Z1OG8CEiw/rUE1evkttcth8nfjPg61EMjtrQzirwp4zXhRpJuB
baTHUQ2oTjMUR6Rp/2cwmbGznEocPlPzpxejQE0V53n0DLzMJo3gy29X5C2hSnFthcQsk23fVRsm
uAYZYS4cpSXoEvW7OZbIj6HGUCrPOX3xgOnmifA4Aq95pu7BQSroMkwaUB3gvfOFDGqtFt1EP4tL
pvxpBagoFS6LBPjI6ebMgpVd5Utbd3WpZSNO1/pSXNJOpt2IztF4tG6WlR4RzJ/PM0vpjiZ2gMiY
bmKXWivuO7wdXSL84xMKrLwFzOvP6TvysLCDL5hCbGkRXu5hFHIbhjeDB1nKPKeE5UfgEg6JPE6P
ORmWrida/3H5rXhd0kHFwBsom4FgcfvDHmGYx6ol0kNSTiFqb5b40qGTA+X1/jcSc/PIyKtze7Mr
VdAuAzb/HaUcwpFV/bQ3JAuA74CEuNB5uqHxOQ0CjIkTKzy5dMb/a3THkJbMFo1x9gYZNpdx6o1c
0j4DclWi8K2HMi0AnxPwfU/an2huOdUT45pBuqiByTZ8n8JBK6eDUe6GDft7N4JtfB9sErU8YS37
0Ww72Er5+Kwil3ZSxCtE3iKEtI2Xj76yuhsiXzrJPOJ/bTkN5UZ6MI4rd2rbq4MFRzyTAB/efGkO
VSu9Uo9mwuPziHKxsnwCGm/JpLmq/OQKmRblrVGSn9OKKMAxnvZGNYHo216/oAsptFbiyo67NFvX
Wd2ze645pqWEz2SpJq5idTKLIYVzplxWrDXPEpZp/smDBJqX0NU4uDERE0kQhNue2FlpkDHOMSXo
SUtGlllk5Ow4dvkXwZueAAmryoJOW/VpnJk9MTRJyEpmfycbPtPp3b4Fjpg1de4jFyaD9G84DP2d
5gAKxzDmqOwdAexlh+iAzLsMEpp6ZRa5crDwszvwerj1RcJRhBkJmGiVjnkSWrNsoV4VRdqT2mGZ
+EZx3BwNCCtJ31yEwVSeKxu8C6ZuwZMZTw5XQvAbjuWwx1AngywXLjNFbdUQt2KYepvEABMHwr7u
QCi9BM5cdo2pm8I921moY1slZoI98PgXSwxEPHoQJdsAzZMo4TdGz51mdoECtGbiipHRnyY40AO8
t+v8d+LjGZpNSh/U23r42CKAa6hRDhBKP4akJoCWUxosVA69xG3yYgRCxN9GwBjO+zOuOvJV3sYP
I8NOURL+Pr+xqg4qfnzKbB3WDVC6xUqZyeNqb2wIGufWljUqUkca0Cgsui4luOCNFnV+tQMf/kDW
thT4QOZ+JNOx5OP9GPu+dxbbGZeVrdC47n9yfElEJKfskBMGPVhf6MDE/ouxSQSOXX/hTBLpXC0A
E60ggN6o95RA9rsaZIsUUisBCJuMoZ+UhumAuKsiDNUbw8Cup6JflPmJy9W9VJZmvwXfSJOx8fxS
bwRF9wXPxZbGGIfuLvWb8GlM/ivtJVXRnnup13J6BM6r0UQn3obdyWiG95AnpiFQ3l97XQBp+0YW
7WWwNdbwmlEUWme9h5piF8kwGxoj/Ret72dWUx9kFCL1v7NKFi+GmCs0PVdiXumMU4xe340H2o2W
ODdDhpECdEi9Eyh7OYhNYL50qi15MqmOyx8DPnlblXpCaJ75Spb4W0T7SSdGBwxVhTPYyjsuhI9z
a3IMNVivpEd/GRI6sBtl7m8iGAQZe7kkEYyGCOLXJK9UGun67k+oDuywkMY6nVL3kVNYGPVRe6Mm
0q4L7aog5RqKfimG4ahn4EK0X4Jf8l6Hf5vfTiI+yq59jsKXDo1vz1ThY+4NGz5luo7kpv682MvB
E78x2fImBb1yoOgdyCYvJLixmRwkHVUVOWrLXCmYNmrbGzJBLKz1UDQR65SvVnacwqKxIG104gSs
UMDeuKf8koD2ugpLEW+dLGtHfboA/9c1wnjplMVCqQsf3pwqoOqjSY2bA4ZOrDNqO/Gcxenrl+fx
uzrf8Rp6fOXdzZfDisMk0jAjWY+SV9/zLBfoHF7Q14wTsyvEXrubi2CadSrFPM2IwwH2HQvZ1yMh
ekZCq30Lys6huDPwQWqKuzbNZ2vb3pUrYACvx2L+95BGODU/yB8Jzi2bNXSR1N0rM1b8wun/dg8S
bHsfc19aUb3SeoNX0rIR4rp8AxFnThFBFSc5LE6r6ii76PLEyU5/p32K9CAnl/co+RELQZmFnxuN
5RYIJFOtwUQStMvqjtbv/BVsmObFBpKdJ+TaOExYHi6y2Ouo4ffNbOvtaURNRmUZq8MAwEPy9eP5
A3JRHGCaU3uuiZ+4tqfU/j98H/4/2jqysyKgGpHVIGCaBL0BkHERVdEcXZmLrN7ePpzS7AMl/kBR
33R8uzql9Q1dFO9ZWB+Xe9agYsSs2OAHN4s7IzjECZ6X/fjkVb1D5wl5jYrQkUBvzWy9ejvzrDaF
tQN7588domBWCTor1psLVdiFogBeLfxtnAQ7mNZItAeWWigHbsq7ZBUTAxWZltSXmv7ucxcMURxr
KnGcQ8pJ8i2OkdboA4wViE/5Pc9tFd1V6LrGlpJPCQjRY4FGJxOYj8amvDmFLHfrl+pUpd07u9KW
bco7XB9vUA4hkalKQFFZNbBjo8Mt5bQsqqbWTOV1gaoFjZGnSG4VqrubnMtTv9cq/Qnt+2OQFY2j
TVBnsh8U7p1rm6IPKp1I2yNbuBryP/1WaCvjrwMq4ohXD0EH0ZDzC0NTxaZJzrGJ9QJS2O/2uSkn
LnVBLvBnCN2Txc0ZYdD5cRS5cbSN0mdfLybEJQ2D6B5xdaZ/IifNDoHQ6BghKz2kXbOL37q9U76/
NVO4OiesxN2TP9WSvMHfm9CChJK19oOsD4CS5TXDra1VJ+Hgv+/KWJ/ACovl1xMEDTD1iSDCQRo0
cTEMYmtUDIo+wtnGJ6n/B9i6U3joGPMxYQMrq6U5n+ZVq+eyEtSHwxNUQ5LXY3QEQavcoC3HqakC
7kJijhYxvpayqg2WjzryZe2XzuvivYaDWAq9e4NCLrVOuu57TFzhZj0imcE29W4Cy7PLlWYIHAuv
Ba4DVoGQUwKVw/Dq8bt+qxECoZ83R8WLmd53sFgT1FLzuXchVqXJ1i2cQ0Y14jmpIoeiy7Zjm6it
YGkZxKkTX9wkv5bGfxNG89TtXlQ2G9bITBE9k28DzEYpT6V9kBzf8y5xUfjFXJmZb4unfvwNhAl9
tZwt3AItF3l651SzSCkOACInXMa8TpOms7XxVMtsaJWSPRvWhawOMuFNabevGIHb/Kv9DRLBNf1Y
nIskvvjzMYs6tHh4Zti862hJGoCA5Oul4+qMz/Up6pVj0UD4E+Cl7LrAKD8VQsjD+SvV3eTiRs/f
wC3LrDCAq4vK2Lt0Od2Mdkz64UQZtSGIqT8M/yFMPwaiOC5V7fmIZ3T7QnhXJiPGAWGBHXoHy0tm
7UwAuK8CoJFukUDr47c3LW9fyKuH+oMr5ds4F7KZ/9GuqmCYLCb4/f0rXBbKtV1nMI44tlgR6cQp
lmVtKyHKYT73eJY8woriYrvBBOA7kxkcpJ7builnPFXgg98Qq2j5193CcSgZosL8GPm/5As58AoR
+jYod0bHqStJ438DWoLphOMkErfCkyY2cVpTnrybYsmPzaUAmktwquJ7rRim/LurLzlP0S+J6X8Y
rc+h07ojSurdrqd2wFaN1PvUmhOEpfB1gFHafFmBUTeDCS3muMJU2ok1KTj8GGSasVPgJojgZ2Vq
0YFASn3PGHdGaHb9VRQlrMBQ64J09lA9KeL1WnlTG3b6iumYALlpHmqm16D1QOu/ht2fGqUpErxZ
YX6INPbgGXpCCx5H4EsWEUyDWEiTQsjSy/34bJK19AqC3nR65HBRKqlJdDyQCG78pnC35l+bpVue
l2RF6BH9upwOMU3XGovdL15VJY4N29cpBbdIXnEoBiYQVJAbFFojk29xH7DXXEwNPvC5ua4YbUck
EHY+KMAsHg/pNvYc+IJZ6KTSXG6inRZw9gmCtN3m0BHxcQQcapAKq06YmOGtva1S2Kg0mPDBPFLd
vKzD/AQ51b1eGGj0I8i7ND2hNU0XyR58AgdHn4k6XybOy/LR9foKfbplAZtGPh270meHZIQVXC9E
F7cfIg9cdLrVHWnqfdwjy75kz4I8KpduvARVuCPhPCMLfZ1rxTYJ41Es/8f7eXHX7dbBKdbp2oeM
Or3EVvLzphRYQhtbnzC/am2vAQJ/e5N0N4M+kwe0U2M9DQnqNIYDjiiG3L3jnQ4U4iDwda7Qp+Ec
SeYeX7xpRLS3a5o53dzaP1Zo62q9TYPjWnWO15SE60TNLsQjqrur9zuTVxr4afbV0/iJc+1o0xaQ
rE3htZUkT/mwUaXrxF22vDxJGj9kmuHposkSqKH7gcsfuBahkcdSUXJSWsS/lvVJOs7Jjf6V/5kH
4/blEvsvkAInn8vCBm/thhynuQYdN0O4XyMpqGGKGTAvQczRPajFVg+Y0v+glAZQhm7iJ6/0zMpN
3D6MrZhVMX8WumQEteowUXygbfrSH8+4biWZTIl2ZrUMle6anQu6Ga50393QtL/cZ1h6kjxo3JKi
WdLTsFJTneNlkn5frTIUSaHxQD6hHxvQ+hXaZlUKmK9DqrILePGsQvM8yKVVvnqBsrbfj5LPH0kh
R/0XN0p1biigt7FR40wlm0/z0D2W0GlYZ7FdU87nTiEdARwyqyEnq3poHlEefOf1KLJS80FJbl8H
FAaRUXvGbISQBO0Po2TG3XGryMTE2s3qSP33XX0d7+voW5HDt1t4yyJbTAMXr4k8td4hAk+KBn5q
zFLje2BMrf2nUdO2gOWsDSgL9vKv1jBOeWnMoYVtjh0aW0lnj5OwK88wLHgtpc8KutPFEkmcrnQ1
FKYdzKflr/T2feV3aAZvNuIQVeVpx7CCnNtKIrXnnNltflLA6X/4ut5Yttatk/5uxIw9ZC7sSmzE
uvup7lHtAz7+wgYQJAv1HyT1AWRkjWrB8/WGMXFtH1IA5rOuNhpB0IGNAxcU/c+9nNvuknJskLAU
WqkQgMfFVLr/yOxEswvDKAL7rjU5qUxLbOfWj8qFRTCkTEVCrnmTG2dGET51jV/7q2zbaaFLA102
GCrO/jf0wEl+DbrE6F74CaTUYYWKMT4QSq+6MZ771sErKjIvIhvORQDBnNUE/mncklwFGcAtmaNA
P7rNts3wN6RxyvxCSOg2VZimMWyAjqO88fnSwAnfdk8Zq6XIblUHF0JpEsfle88utFgBAuV1MpN4
JakC8eWcaWAjSpGjNa8W5J9leW9pvhjDfwZR52jP9N6okFQ2WrDxu1081wns/Vpyu7Vx8jhf6w3J
GEVkqcGWBfsN2zP6nd8TFmi+w0XtjFX4bMfCQFYBLjT/bZdtqLTfJCLyMJv5AFMqy+x+w1v0RWSQ
HFdSFHZVVx3HpV2R1cHyLTTkWmpK9tj32y+qtQL4mjQcVVhHEshvLWtDN1Ozngh0ynEByoiVQy+x
Jlo79v/qDvrSlVI3s2XMVa1Mqzb1HdsTYKYxhDyTe1eQ7iuv3VvJzlsnTBs328YdHy1oAzQHcOWD
R2xWLIsB3+YNt+AWIhxlu0jYt5u8goNxDZdPSn5qpA81XZZdvbniXz0V9AlGoclnSZAVP8YsYBPG
9Kmd/wA+W0o1rt0yBqsV3wRTHP9OvlmNMFegSKA8HYZ2quJZ5wJD7ARSm7jwUOPvUd0gmLXmTrE+
98AQ/J7bbaSGG9D2b7DXst3QsVTvGGJlO8ZIMYS+gVaIF+ODNZnU6W36oJ27a9RRkLsAv5TvYekI
gCmEkUwo8gNjVEV+/X88VpYJuEgPx9L1HJWR2W6i2dbOH+UzYsHmx8CFpZKvCCJAuGoEMau1GnHI
/0uzfyxxNQ04Oh9oXH6NRkotRc73lXZqQm3ebKAzJZoFwDzJNZ8eelTljAtlNLzrBJgruVpDJdOI
O6GHZRmwxItNVIoXo77r1UVglRupCZ8Cs56DosAyRxkUBAHNJfaOj5G3eQSeWbRAD7c6PRIy4V1a
PNvn+BJ9DiEDyXy3232Ae/2TE0rK66FxrIKGx7A9Ux+XjQcvIbBl88JE+tZfTJfSV9AOS+GlJexO
VD+xZB73NzxRyhp0umBoZYAE0fZZEYNj6ZWtBrvJBwRUWMI6/js36LlERYCzXIWAEaXoCI91jgXv
puniC0d+YrgjPqu0bwr0r8rHgnSbik71HW6I1gGnrlaGAe1PdfXqIp3PwmfU5b+Gli2tylFa16Va
DV3bw1iW+1uDlnvpF5so5yNawrg1wdQNMVJj6LdUi8IIPz4SmXj21lycuoPSYhiAW+Wiph2ydI20
3pKZiREZTcR6SVI7idb7HQANUp5ZUpgLYkMRjIhpfmkVC+hbJNgnCW5XAU/F8Sj1zyFXfeInjJfr
s/UfQBJd+4UtOHrJgRqMpgdWqgIBSktFED3KECh+IIiEqljjxL3ZeAPNuvw+cDPunm6nPfODDt94
OxOnrEku5XEla6ko3t+VwNpR5qdpSmweMPC6ouuZXcWNfROCZJq0UukKFNmYu4aH0lvXnafecjJD
0Ir7Wb+3SElITWoOKF9vv6j24nwX6K0hJEvL+AnMp9KpARXSqcbaxeOVF1bfo8ZcL8xxkM3z7tjz
XCQceI1np9zpSt67JcZNikIxNExYLL2zgYCiytEKDJT95ZZhOgspr5b/H5VFptaWruVZsHcwqqZ4
+Sv7gXiYN+6cdWdhX2oEI2FQSPfnALDQ5aSGDNZa5LOFSG9fAd+xIRAunjEpWN7iSM4+kRo6YZEj
qwR483Qv1Nzoo7/zzFThz4sZNKoUUs/qkou9pTvQ+1ynO4eFPmjPVC5yqtpX+SaHft8o6jgbEje5
1ey2Zx8SrIin9k3BZ07L5sDtaDISKADQw4zjNNo8iY3H/Rr8UJOkzEeOYfni59FfA6PRh3x9mteV
9A7P8I43eeMAnFyk70bFe2f4UX2LVu5ROBkdUXkQueyWIF0nO7Hat8KcGc2yhNxIeY+1C/VZdaO9
NYveJhsksOm7jYRg85J9MrOSzIvZUBQbKJUCRk+A9R6SGXByVmu8LjZke3j7cb1yViubqllIyPcU
A2PN4D6JKNm9FIACOrQSK8ouKkVQWwC0nd20VyNgIJCinXOfrLylZRMfGq8D0sap3h5qrhEm0wYS
uDyuJBLVbY9yGrdqObsEnift6KFYAMS4BAcPV8cUdl85nPSt5ff0lmFOYcMjgpNmsVGOOyCMRExG
sYLqHX3rgKZrx0M5HJPNM1wU5sYaIhxLDbCOI2eEsrJ8pbNU+tHpHYypWLwayTEPtSxogd7NodFl
Z/dc+9UnCTsqjmfuukrqeKUjL/5Pr+q+dXVeu63G3xD6RAhu284weshFiOmDu/QHrqZQONq7Liwi
CQDDEJbtxY98fhMT6RydKvL7hGhfj33peHItPjV3cEgWsBqc29dqYUY5qnLUENl6rOyLDUQGI0Mo
FVrenFtUOEDTrd+0zojlJAkvzkYgpmCzwEdV1WEf4mXPp7nsFq5t89MqQBRpHVLRZac4I0UmUXEx
U/ycqitYdoCWQlRBvWG0JiFcqsYJpmwWoDWp6J+ty/Yop5LQ2p5EKy6Gt9TUfgAeG6wi9j7FtRi4
DrkZjPJgNHAy3nzMbIalgwPMPKjJSVt+fFXXcnQGmKM+iTpsDGSPdH6siYRgCY5erStyXQhdUeuH
aVmtBoh6qTwyxMx1efUrOLR/beO8TF80kZ8rTwy6wgsRG4DSzpagQCJodhnhjGQ54mrC9i/ZljJj
lniJ2qHl04NhjlIqmVU+1+2v7CapyQFFeUX8PMfO0KJwjX7b7IqV23spHgQt2EAz9wRM/tYY6ocn
F4ofOd2/0rBsJFWldK5232zAyaxiuFo9LCPmgS2m86XTSRG9ROzYYn0axT/BDZ6CKDfEfxg8DFPz
Xmkm4V4/TJWmfDpGIB6pAk7Wfjar1LPfPkikFenhtXcfE0HWMugFQNwxGBqhJYGLVJuCpzEow1Dr
JuxCLwNPS9jO4u9XFHtIgZ9HLjs3D1109GXYJu5vcnNtnP5YRWC4MA5U9y1eECmlvatuo/gsuYM7
fvP00o8vn0Rvm0e/HxodmpuyNbz4SsAoDlxb0B62sejVsKAjEfMRBhva4xDUNlocLkaQJi1R4scR
kRSq6Ng/ZPUZuD3iMUQJCiXynMdmtMdbkcLalKY1TWWnTHEasdEKfqg7VjKxZ8rOu3+U57B8xaL1
nD5hhDyofwPTmNG2qFPB87UZeYLfuEuo2fuxGwpZk7JFCn9gaIhmR1bw3yo37Paw9a1Ky/9YIGdm
P1qnwMenEFv29a5q4K2F0LbjYxsNZ8gBCO/H1bPdwoBsVeNOk3v1KJa85nkkWvNQ32tzYBQCXq1E
ikfpKdjhluDIfCiLzl6yBHxx7EdCrp64DpPLMrbT675RdzG7qljhEVskZo6+QnZLFdIE4k9Ma0Pg
73CXwQ8UtF3CcN1pmd/Yi545ULmB0RMjqetOIZskKVexYOUK6meigOk3OzUiicA1TwljEkFi6JLw
1aQqeYMlj5Mh5UKQLDpv2dtTsxczm11AsqZH6T8M6C03VvGGLxLL3D3WnwJ8i4ZygwSAWEMw1uX4
XB+xHdu4T81UpxFthQ4hSrcdhFa1CiBMIzbcanwhRUj4iG1H/GsGqQu4ZJV6ax2oLKv0vjaRYlNe
Qs6/U6vlaxerMvLyX57X4+YQigKfM9FI0Js2wKczm7smeCuq36T2CCe71O5NsFnV0+Jtdl118ErW
7IVdjNMWqeXWZlx7xL9wbn1uy/Vy9YQms2wieTBaPP29SlIihPJtSvVtBJ4KsaAU5HtWD5FiQDFJ
Ij8vx2tpLYPQHjWF0N04IdCb/her+xEOswarMjBrKpcaBbgxG6R8hHmMILNClBhjAR78ZFpAVRyg
TvN1NGSSm0UvQVsX2kx70Mz9A/19jkgJggDbHlzRB1SfgszE+TGX382PoLXmgbDMN4XCvMPdp+fL
3bfxlxK+NDOtubx5nwy8wYoh0ScLnOgpCcJIG4zOPcQ4MeNT+L79KasXuu6O20IlrIqy0CnrUhZF
tgMUMGwcFIrbk2+4AL00B9E1o7ZDkq8+6U6j1pQjMKrQ7tY9YWNkDa39ZG8MR4kr0QfyZUMZVUCN
AfHdQwIT5ePN34RMIie3OJ1m6KB1hB38mhWxWGlfcZl6eew+4bgBPHANGeFfznm8qh2UXO1q+4EA
N+Cpkwl1A3zZ/qy5b44GEKJNXUr8rRZ3zkqxBtJ/rBWUyPYeRD6Vzx1Fdu0+77AZ68EcplPLHQ9T
YOJVUtOeCmWDgUndSgeeRYcSkaa7gGonKrneDchyy2JNcmLGAaFQQK4i7agKkrbeHSyVi/7+3grH
WwEuGTjrCIbi/PgRweU2c35SERidiD2dsGeY7WDgBltEUXlx1KdbwN8NuhtmzoVcvJj0bfzzF6b/
g9A9bcRr4DzAYCbM/vvGKkDpfEYt5EGABlIvNAt+1zeBS6mjYBvy93nPoeV3Ji5QBbvP3OOMTOmu
3lXrqys9aaA2XGE6PlqTtSKyriLgm1abRk8UQHJaOGI6/j0YxLNqXuZQSPP1q/jzkV2KzMoIdSWa
JoMlReIygz2AnQjvanyAV1HlJaaVZvB3VZi61mfjUGCF8zdEQvUPW4iRUXHFmQMqv7bTd6JCSn6Y
X9uBM2QyqUh4hJjC/KF9TxTXzjPjsZNh/h/lBxCxo7+Evog/dv5SOkpD/NC49yWxxsplp7L0bvCU
le0dLC4llSgJajt3VXt1OwP7G3V+VcMTVo7k4yUY5KxjDrlbzm0/vMJt/Jgmr/iXLuv1e5cgkikv
EhWa3xCM0GsEypMNeM7jq4lbgTItix/NKAdSHxgKGyrvcHO0LOmzFjKZwbWGClhk5LgVHIjW494f
VlIHow+xFMzTUuA7pXS+EQRl38lqazduAwwsZCeTeShAQ85i7Ithfw4UYXzziX5M6eeldfEtPqsT
fZdgXnPEz2DZFcs/BUWjuVFTHxHkQ2SC0EUU+koWTXUJ6MGZU9w/++f9uJyx7N5zc61wHMi4f38m
4v38qbIGwrTN49xeqdkmpuQu5+qqP1Kax+qkxNpBuUwUG5jFXNrKeXPxxqZIBbvZtPYbQ6i5itKI
U6DOGpoDz3ggyUdIK5f2ACpmNHW+Y/K7QkMr2TxZ9GgUiqWNDcnj4L+bCujwLsvw5ouNoQCJMWia
3rbEZw87nAXAcWb06H63Bbvjy1GtR4MGzKqXSksAXlVwwpVFdiVqx5xWrlvu1zcT/zEqBROU0JJf
byvZP42ZIMZNXisG8mwY+0LuvQPyfWsGN4NhrOF+xelZDO3/8r4j8IGga/HSbv5TMlQcEhf1pNvb
A0XDYSKMrfBOM96Tue/QwoGM5t8S3vOki7c3CbQtHUEPk86HG7JVjCVoC4w/Jl8QVwWzmS1z211i
NGq1ZWc+mjNEDSJxXrnitLyVlLL0WBT2xsh+GcunMyBPmNIq0WI/WN82baMEXkFqZ7D0xedAx+eT
8iEhZmURo9SKP64exz9/zixrM8cdsnin6YEMn/T5wxnNF7GskoL4OEqjIvwDCvdZONn5g3c1dBEu
+fsmNF+Vuz2mHREzFd035CsR8vWapMzW4To51vQTACtOWX0+gtofqSQKSEZW8H/bRe3GaVG4nykT
4WLO8wFW2WNbqSuZ0lmBJEGVxDQ3cFTcpHA5K6SipDcjeb0ej5lxdoZ+9nuWP9ptrp4r3BBJZmyH
JvTfthrtWjKz0AjFou5apwDuMvdNtv4snPwa7gcH0WZ/9PAgj/Y1OeHCIfrCgFgkvHmNXz2Pzh2b
2i7csQnJcPJpTQNGTk3/mbvdMgXUCcfSboSiEbE5/jPibJ098o46gqx6MbyxmFbSayNl6+fJ7ZNM
BvuiXMCIL6/bWAueAilG3+Gs6bXlFX6UF+26ZvWl/5Yto75xuo+XRYWfa/R7OUFagdNiGpEvMz79
3Wx+J4TgAR8aiTphv/LWjHQiFwGKHwb1NDYSnjITQChwS3X9S6Dfk4bHw19hmSCwaKqCzWlPyCsk
768TeEsYfg59Zfac0mie62Pdwg1GvYdrTbPmVZbwMFV0OghJH3d8ziZY5JnGHcGnTqTgD+T388Zf
/tNZ3/q8HAoz/iW37Y0c94RXKXb4Kwv68ZDpVfXGPvIsLB4FVwbkkct5PUWsSjWKUd2J0AIz2Ewv
LrJn4ELVviCLoXSJYXRe66EKrpdskpVYFhsk5pKJ0Y5ttpbLpkLqKzxnNXvZULnqlt/iBlOupVy3
nBnU6hPqnmLpNVInznj4RSrprMbd42oamHZ47KBp7QX+BR/66zxL1gNwhLeWB+o3mnOR1fULL1mZ
JFEy1tYoRktWIyrLUHoKkv2OAduAu7UFah3OU98ZjWhJKCmMqNT8an4BTQZUrsxPHiO99WwU5/Rv
o/8zqxztcfzwkBrulVEv28vcteYBQ+6GEOd3cebPDSwSKlJDyxn9RETR1wc6s8t+fcukWNXnh7es
HUg2YViujzcyUdrvHg2o8UyjNymS+px8moNJD7eo1UhtCRFNIuvySiLfv4ztGn3BSNPbf4FO4bc1
KSrbNO538uf8x2b8IPKTCCnMxhbtj1koC+h/4OipVne9DvY6RQQNjrENWHZMMQHruBV6YvDra9wD
UHpnKJh0mJOUj4CQaC0AKZw4ekAbL780sfUDtP33+8TOPSQfThe52El/JmAlE6fxDc0cFC9SxOu0
0larHFn2LB+gMqMu5DWJYPh3BbJdompNQeeImExUhPck0a451x1LY1ky5V8SqQNGjl8Bn5J7Xler
NoN/P4/G30Td6zuk1h4wsHRDM2xwHujqx6CHO2OufxtWF/bVQ7Glzzo7w6dI+ekVpyhY1kmDAX/Z
kEahlZrE6o8oPbQVKkp51gdSF0ZgDzGXZMTLycMHQFaNhCPs34NoeKbL1x4viBbR9OpKWZHd7nGG
eY4VT8RUUGxArLD9Iebz2oB4KfTsgxV8l1n8QB7n0cgWhdr8hY8yHBHqY2RiLk90i9pbpwNYKBuj
Hc1ul9oE1j0GVPidh614+sNPaOCw47jnIoY1QNkrlo7seru4RbPesBKimno9m+yDYSWbC6p2EPoc
w7spC7G+Wv9RPo+ZF7ShTPjvSvwtKTjVT5p49HQhGH02PH+gpVnaqQM6F9p4yjUhoCMV4OphESnt
ALCrFUGZwj3wB3+1VA+2IMhZQoIewlgzM4WdPvHhHTWyQmpRCm3lI+s51wkJCBtoRcPhbB3Q62gQ
FmGNGxRyQVeGGGgApq9P7d8LFpoYWDHXZmSdtZLE966jLG2FySmC3R0zVAgSnke+EmkXABVUSTPu
uFK10ok6xMo7220nfdogLq9NXq9F3vuHnHykLClf/sv+9/loETCXS4bk8iVFsQqtrUqRnMd+7HXY
/oRK8SmUCqo2BCQi+cBHjwbVOwR81gBfj9dtYZ1f1QgCFzElqnxIYej8IEraTw5ovpw4946VMtyS
uiZN6tFimNo5UJijXmN8AYsdPz2NXq5roeX8nRBizJg+FY2aJUqkILErjaLXl1RPTV4fjYwDMeaR
rFsosaD/QWCMip2tSrGF0WPo3LTpGzrYOR/DTL+N/mLL4sr8YAaXKuLlTLB+tMB2F8tIqSNgEy1s
TD3R44lq3kZDIOJT1TVHLI+SGqRhvlWGrX7+pnbpSnWriwT8gx7AZ8JIySDOvlsFHmoXo9fGVSXk
cCUbmIDKbAw6FYGz4Cgu9JqVUCQXFDxzy8d4S50z3+FsS5GdNhee7vJUOemh16K2yEzbsPQFuLDz
CGQ+WNGWRSa3KJtGB6ohwfOArugZ08hdYHXrsn9oeaIp1UIe5FQQmtiZWtsTsTyS53nQyACCIewa
C22n9tA4dzaQ3gtEbUsffxaIMxCrHRsnpb8WJh+2M/9ghANjDUOyix/MkMG7ASN0UbC61GwkiUTk
SgQ5+FT3gj8uxm9wZTZ3xx/sEO2trwBzOKlYLGZhwq4gTxLhdzXImIzds2IwP/YmM/9gYarjYAFC
Gm+lwRjxCvj51I9UWbnaZ+fFBeT0M6Mo2k6PwcRW2WuhTsNpfsYXNnjebZehsFqjQ5FmMf1kTiUB
STJnPxJAusYtA1GZjatFxT6Roqa0hMyVFyZOuWIeT2we/gVCuS0G0iPo3faLaAbQCyyR9Phd9ngQ
WoM1RLKXHUBNoK0Rdm+8TGYqSEh5MtM+IFmDCq9P3kamEwWiRNMMSZJHGRDrhc1QZ/UPy815Xq1/
TahYjC1CUg3cQ4vgMuFdiqCMPket8F8i/1qawJBL51yktnEMf6N+BLP5RcmuXkL9wTD4ZFb4RKYv
ZZ8JlS2cMD0LFLzK255irmf1qkKUyqCdzPIukenAYbcnKCRwIXNMPC7/x7xIP5UqBn3zz79CJ0N9
6EGXos7rmVh1aCtDKxPq8zLf0pBXOQqxW7qTzi11stzAzui1DboV8ay72P/K5hAU0u5nLGKlhN+F
ixmSDPHiFFPQrqsa1F6FB410/1PP4FYVAfv5n+m80tNjD808n/FwYexFfBcpOO2mFX3bI8xy1bEs
9i9Y39/3N4ERMdd9SPqkIazEvNEyDeAzGuq1nt6+gz3TOIljZ2xnMsK8wQQkWvVof7I7YXM5t4eE
G59+0P9fAlNy+kieu//7I4uQFwp5HyDNPay80LHbP9Vkwr0BR/7E2R46PZKUTM7eoqd+xZCqz6rb
gV/1wzY8iaIiGHy8XRMwtowFDQgqUuuTXm/RvJ/h/XHhm1Iprbh5nYpFSwS1/E2Df+rXMl/7lW1b
ukad4kwYFE7QxUHdH6itOF7UoOpwebhf55KvgaVkWfKlzC5ZDgu6AlUDQS1liz6t/p2Ohz5aymml
SAZBoCssJgwgBm4JXcC7ErektzWjyYm1MxS9vZAHP7J49Ip/U1PFMYerL6ETKwJ92qNmGGDt8eU3
Iz0yCxC1R3nMjn6N3/FGyFffZ/DGAmsLKAN4RP5vaCc4OJCqkG0taLUA6fe7fn15f4AJuh0eQH5z
P+csM8HEA17xq7xoeXU++QT5GlMqN4WmZ6/QkgKwmAf2156rmi6MaFmCPvhd98oouZ1mOEDzEnmC
kDlk6SGygqBCQQQ3spsc7AnZ31i7WNsjSaoaopdR0vnzX+sx4XGbH31a8Oo5p7YSN+4ji8pR8Fa+
ZIXCzi5EqqPh+gxukhJ0U55ADX//qmXDVPDBU0YCsswn5iP1YvP7p8ZNm3LnBEJGVXSu/9WCxnCG
XCscrwslTcHAcFMXCFVpTebExJpjZV6O99q2FQRlxD0biOufJEbmWJLwZ3T7Kx2R7KMkBEcjpzuk
57s1qDoo5QLsMFVZ9zcsBRhAQEd3joN4mlCXzQnqErGaRYQtMxxTy0hKd9fwnBEgYEPdoMZXuiXu
FYOW+XESDcdsW/2hxDI3VIkj4hhDxvx9yoj+U0czqcTZgO7thF40Yo7msUlFIwSHpFu5aeQ0jyje
0rwbKKpadnbYBzq/qlPLKVush4VXVckYshlZL1vyeeFfBPPmlccEZ057GEl8LYIds/yAaVpUxnX+
Av5swLZgfQ0HjdebdPDteV5+LNXFCNFHN6bOVnGbM0+sAquByNU80ESi3v0Ftpszg0srPCiv/tBO
yqMsBSkyTQY7+veGjC9ML3x6GXpBy/M2vf3SZfnVT1rjiUQkKeCbkaSLEeKlIC0L2AB5a7ItE2FM
CIyR/yLmHcJeJh/JKcfxzG9kxk26btQQvNQS28t+a8FDgiozGM34dRUP3MAVp1UQKWpPHewDCHbD
HTwc8sPaKiQvcPjxuhv53ODhSo+zDazRE76wwzoY3jdJwgMeEgkNDtAw/yeVo1DYfLYGMRJ2hf+I
ePnkThdQwP3wgCHDk9dir9dzGVtrC41mWJIDqPxuOaHBoyhLHSS/wCKMCXsTQGp8g1fMv6wn32Fv
fwywtp3tKBEjnXxBXC8n6Kbl3PlRvhFUgzPy9zJqU67YiWO17IAvQSbRniU8WVbEnk8W0a614q5o
4DAAxe4H3Zy7DL6k1F9JMPeYOQ6FTrHq+H9DStB5SRpzgeGjyL3w8VeY9uqGQVd5MsxMqWQZp+/Z
cxHhAqvb7KAY6RwJSymaHtarTZsJkymBTx3jnsb59D0jfrS2XDaeZqE5wkBlUSQIP0IO2T006FOi
4YGa7zRD+8qMb9jHe1InVBa79sJpXFyCvh9ZB5KiZZKvN+PmD8ay3lQI0/DtQYxUBJwBDosEMB5h
0MX7nbLi3hQlbE4Y78xm6ChvCJOjW9oq183u3qQ/GMUKyDr8lLH7FJJAG4LOx2uqf2jPK2iSkUQ6
mz7gOdXX2xOqnXXMvDFrcnq6Ed9fk1fcsfqrG+V5BbIDXTxPagkTfgdo/HiQ0KFWAGh/cUCOAGJZ
cLeb2iWVYKZGf/OA65Ir5nhq67NG/BYJVRBxrDZei3UPHiQLNvXMTs41GxWLnq0nNXGZMNDdGfVA
PJ6klJplKUMGmnbQC8yy42jrosJ1EEvkvxelf994WyBTqj6wdjpuAh3QAVYIQCziIIVnnhKuVx71
6VYAvX3yMjHYCOE9m1a1kV4QI0/y6VPsxlRg9UeNgFrw9/Gpq6k/MIErHtE8b8NOFQR6wlJTG+uO
BXhhw7AOL3kLX+IynZm75FhCqMPm3xycrKlzqZdfOAg/JHkiTFt4ltGdVQuzzU3oAkqCq7W1QFe9
ufj9KXUyupiPRQ755J4W4iMyN2JYfP16Iqvol35gSbo1flCjJA8npsSDDe2WS5sHX1nuCK0sNOUk
E2MsAHAiMSV+4XXaN1r0rYQVwIfcE1OEvANEvx5agGUVsAHPbFKdxzYbUAGYmU1+nu06jRoiMBYa
q10FxM4s+bPlx0WL3UBrAhV9mA/fIYBHxgizWr7gKroM3MVA4/ykVurxWCD14cFrViaeb7weVkm+
hkxCk2/vrYO9z6R1qYdQ3WALwLq9CC/heITgGI3k9wzdxm7+PWMt503cTqgod+m6Teq9n0a/X6UG
5T9FH4TatNUz0jNgd5PAvplpiybwwcI0vpMPhcVuB0dqt3j4BgCuPtBIHNA7QrDCk0az+JCPcdB3
DPqFNKILOdGldZEHcaakMrF3Jp/zuYK0uKy1yS9/lfY0gAWrgFF5JIo1w/g5Ld+/iD6gBpIT/Vbt
utgEnSwYPvQqe8AZgc+Epy9q3gmnFPROLZCynqv6OUYLQb6s8ahDaH5QbS8AgUVRSBNxmXQFlfee
vhqiFftBxK/nj6XPMGcF6Znxiniss8t7t7ooiDXl4wEMrVxXmV1/VhBaPq4nIXJB56pxEqAK6+gf
J/CJtuApV/0YRe8i0qZYX3Sk2U+pos6NS5P5WqCU6k8DUI158UoNnfARVjF4IBKjD9XOGZtOi+I/
OF1pbB3+wmJgEqDy3QJJ0xiORN9j5CN8bn3vXZ6N++8qc1ZXzWm+j0S2nLtfHBR/ggTkzR4GBN2h
dtdnI8LrNvsaiv9F2tAsfPlvhJFkD/6X9Ik1tjbIKuB7zCRK3fpfIyqLF5h0gip0m7CyxZdmRw4e
zFqJa2X4TxFZb/HCCtu8OfhYzrHu3vsqheemvoGGdWc5EZtb+XptARl1BUuOtq0AqCzOnbl3nRGP
5m83Gp8OAdX2qbg0DLB2pa38jdlOTHRLm837bmqy2QtUvMn7RoCmUme5rJ70pVOzkzjZNKE9+izl
kkocJZPytp0JosKoiNdURx7mOe/UgwmfvgN0XW+tO92GCL13ClfSskeX0MN2HWZlcX7tbtUaYWNT
Qh6fIAtDfzP0QVtERNg/UMgoEnajhbW/5abFzpMKwJaCXoGv4WNCJUlTgDb5wyuFFM37HC1+sReG
FPHsgGaiQMTtqblaMaik3vhtcPtdNaIfTbIz2LwVPDMIGxsjOjUwb1t+nsqT+WeCv18mB0CsSR3b
7/Kx4NkSe4vWL7h/4aHwhiiUXpN3E4MkJOZlKMoBwcavcIWuE74Z0mmbygInmpozM7rwF2mqi6En
ySOU8nO0RZs/wFztEO1tfJWw044PHBefuMhYugCrU3piWhhg2K4EISfBs38V9EVyzY7fEZsnzwV7
q9EfQluPVzDmxi0L2OyZB4QJAXUCYp1PtHexySx2S6i9micVlqyXVpOls9p2P+3xhgZVfTIIhz36
qQkiX98RFF43O3ipBasruzkbms9wwF8Jgh1ARFi/oSHaE1zTs3FtxoDnTR0DP7uu0TwMPi+y6Y23
idEwOAKn6/J4Mk1br6ILolDHQnbIcztEQ4WNdb5TmFw1D7kjJwNqibnqjtcKcxfq0+/wCxX9nqBT
5nEod8ocQZ0JNszpDxxGZE+tdUCHa6gPwDC0pYdxfWkxml+v3BKXMiSFoVfn3Ew+x/09znz9bMVY
uqTek9C1cF2D5nRv2Ts/XqhKyZYH3RZw2102cNL5eyhCQZ5R89kOBKd/oN8fq53dASCxQ2U8f+ub
3XmAKHNrP00NHX/C3FqrGJYI+q1HsDBlBS0fl5helLTVEiHKM0J5cr6s1ERYxS0uIHJKQ/JpE7Hv
ZofUAwiNOPIVoIh65uUrsUo99fexPgSe+EW4ooCnVFHNBip+TmyqZUaE6Dte4hJ80pxoExZhJ25J
Dhx1QktCQiQyYH48Ht1Prgj5c9SZSJgEhLaT9X7Bgpnn6bIMF+jo6w9jrYSfQQA1qY2+7jxotBnN
+CheLzzf8eEb6nTcGEq16LoTlUaZNZlyY/JJfh3722ucxCqaHJU+yN6JwTxt8ifcrA5xprM9hArI
XhLyZ6hS+rcxZpw2p4gHgfQA8rWypYjWQUnwxMMkMc3t2qJlW7E7/1MT7JucD3jkV1tSCyaLs5tH
bR9JFE/krdM9cd1cPQKsmwOCXHIlVOtIsjLZeUXYt+OECfuqX3LUUrFdKDk6Dni9Dn6RDC6T4klP
zZZygK5hPkthR8GuSgRVbkL8Q9mN3qRmV8eOUzmP7QCdo0FNwfyp6eKObjL0QPw10gxVhFHRp4Qp
EXU9f2V9/YeihfP49/x/lQbuVcto6etifaMQzBAsUAOitbTK9tFbQqRaTwnskpC2OhnjsiKF+YT7
38d/vnoW5I7OpFW3Xm9J+nZMhYKnp0MF9kR36+kRCqoi+8ArEaTEKk3HQSZnKCjnI+o4dONhI+3X
DK+255MA0qfgI/dxV+b5cygfJRGLa1GQhvrWiD7EL7L9xEnLml4hNs+FAjFE1YUKAq2FsXErpuxm
X1UuKAcw5LDN0X5MR+m1ErySui7HFdTYLV4AJQ+YrGD+Vr8W1NAVCngUHNk8BtXaWoAnLB34b0pl
qgkJ9a6u0QafKjNpXX+af7C95NtmOiCI4ha+oWZpJsINdOH1OhqsKmabc3VGfKOpQmRagXLqLqWS
PsgTt0XeWTD5FsfXYkOPhALlO8uN0yWX/XoQ0xZpr0hS6QNk7jA5ln2qylUvaFULaoUBo2h+tkug
dQwRH6wxwtxQqlPujwITrTHJv38mUoGZFDRA4c50XL7/WNRkew1JtAqzJ3/tpx1tmMExu/ZDddh/
hssL/YQTg3RhVxSt4AGKhtfAmtWJCl18W3LouwL3Y7QLWmXH7Iv8LqFwc0Nf8kaJzpaDh9GG/PQp
yXAVpncvDc8ADoCUkXomge3bbqOEyr4UeZMr5DUvrgnfDW5HcyMScuklcyLaN2jpswhCLvw+t9wx
zHwzL+43r3zYsFVY+S/FWFed3AXb56FqiLM7MXra7/DGDcAzR5zXpGGC8nwaW5Mmi54IvA6UKoyU
hS7pLQ5GSeWias7WOwIoM5wJOH9Wwq6zpuSD6RyA+veogqCK8sBxHA9aLYwd+lGj+Zuvgfdjg9gT
BhYtderOSy9bnEUk3lAwoJ41Fp2F0At5M/id5x89EHZcQy0uGlbPqZB5UYMaLDuhfqYgn6bRfVKJ
/xdgvw1V8LJb27t3L8fnmUwbfajmDs5jP2L9EZvLRxWkYRkCLu6uo/F9Vr80dZgQpotEBsAY4KmS
4G7ZdAEppxgSwj0giRhLIysk3xLTvDz00hGH/Hvo00ph4v1gAN7c6rbh3W6G1zUG/z8BHXBOHhqt
uy8gdKw9smTUIlBmoBLGEHYTa46c4aU52VVE73Q05qWahfdIum49+f0sNm92G29bMWGcC17BiDMa
0RC6Lj8tDy4k0zGhAHY3/TGSH/AxDoN8jYcTcfC4ZV5MlJ0ouVwFdnaUeANLf3mDsgYa+OLpIZHR
wy9SLIkR1y/UPm7GpNO4QtHoOpsr7PGtF1/tK0PA/ymE8wEvy+HjLWuBCDChpoiuq0j+TItB6qkP
RX5YRGlSGRJbXnl6KX3nnzPrVsl1rqc0bp1Kl+1C0JGiL4BtiraKQSn2uTidk4Nl9rwIimWTJEgX
733tmqIwaJ1lJ+725bmbOyAp4t8QN4PsS0pJttE21vlJ0aznzyKH984JzG2uFfhXYsTwkCw8S3nt
Rx1oFZml5Skg7yp3g0NnAulGclQjEmZeysLnBkmhE1TnbfD6DjyQy4FsXGozV+BOVZPhC2hxL9Co
6H5zqwaltilZ4r46VdMePcHxLpKGcACD3SHSTAR1eZzwlLBJjelfCTjMu7QxlV6aXn+tNOrr2a0L
DAyEiC90zqadLooDRWX0dlLSJjewLawh506QZz6M3kXDLZjqDoXICdBpfyJ9Npip52cT7IgtHIvd
sqjV9pevE0YX8JTBdkJ72BEzZyuIUU+Wy9aGvcVwnm6WftZA7fs/w45x7BttPDFCbvTK3F8tepuQ
+EEqrRILxcIVW3kzGv3ZpIKvK4uMPq5fm7noKLTkZh9aJZ385gftjTFKAVXxdZkDrvCSZvInZx0O
6rVa/fdAwHG6PaGtfGkeQJprq6o+edlDFYf4NxHF7yUhgU2XNFr/lQSkFGglbaklJ8z+ZrI/wIJl
1Las/FcF90aUuIoi8cPX/Fa1rX+0wYlyXdphJNt2w77KRAKTLmTnTxUGcqAJKlgJsu7+PwZKUeV6
xKBAjbJej/i4/jlen5CzurUlH3T707vY9hIO0jnRrt3eV4xUu76dHH+mOaVU+8w8uxNea0uhK5X6
EpwmI/4CP+yTF07DIHwBGRXo9DTMBN3VeLltSCV9xKxgMB4aeGygbfPRcvwp1yoWvrgJ/vtFjCdx
7Xg4P2FiJ7tQtxO11Jf85ZoJ6r2v1QteJRObdrBsQfiupTO6ORqgOSCzw0PiAX72IZE1Cf/YUJmA
/CnVON9GLbUVdrvlt9mG/6HbnXCRVoAHr3AFPi13S3Zg95/EOVu4bqP2p+JtEqdewWnSKIHwwbmV
+f4OIl5L0heHk9g4wwrwzB7AP5sDqqRLHpqF4JhMw+UvvbEDEUSytD75+ZoVzV2+lWOUoB/ZHuuk
EebfWCkehk09VsY7EjrBZWMb5GHqPUykjg13Xyluz5X8UniTXi/Wmoet7SfDrBUSLYMyAc7yLdoP
Ag6jz+c4aksrFn4TCfqxCIVRJYev8gFqZPlKAvAjXkRDQgKYwBx2t2mM7o1Wr5qH6aqi32EnGm5V
ioxNbijyQBR50OXVLI7b+MOX2JBtRnQY8MJOuK34PTCL/U9lQbW8+SMbEqx8dTwkl0J6itxLyjQd
dg35FRq1Dvv5yBFGLIDXbePPDg6yt04YxDBMQ0UF6tpf5NRFApvHCoBQBiQSj2BVFquzTK0eeLIo
2RKwMJfCVb3pskkdLgetqz1CO3AQqgg3wN/fVwUj4BJdlpIheLJjNAfDf0IqlkAPgJQIFDdXz5Jx
U4hZNO26v9ZB3yX3eBm76Aai9oWi3i+ypE10gu6f7p+5+KPMS3sXkL+Gw3mk6JDYSpV6ie1lKBoC
sCYAqXGXkq33oFUNjZAFBlghan7CMbyW9KUHCFliLZXIEIPvL26XPKgcUiHGUMOQGJ7v8RCZO1CP
YgequgQ96rOHeFR9ZZv++VZpkQWNhjlFVFITEhgtvjopLS0AF2cCOKblAetyUqlNAoEPYRJoA+T9
hWG53ypUAEQe/GNPKM4jRz2SUw0io0+kyxkEf7ezM9XcrMnVS/o1BZUru7Vz1RnzfbU8LCTpwzBG
XH5k4BRLm45oNbcbxFPEF3EN8UEU4vr8U/pXhzjlV7u8RL0kmOkJjumI2VVPHs+b8VZtHDuXZlv2
McgEiT3HofmMpuE15rbjMcdGscIl/I8Ix7h9a9DKlZlV2Oq2NKPJUwl72jcwq/hx45ngHJnPZGLO
9fDdIp2f2IKR7eMzYTemDGTilbEperYFYLBgV//OfsLjyVNnPizDDtSIRUoklbJBxWNwalQOHn8Z
ro6694NbtRILCAV4EWKwZg9PbypzXyifO5FTp1g3MnBSCR1Odm2EQ9KSvK30fjERJei+gKKFWQiw
PEpw1EUfZT9Oj/ZH8prcVFzqB8k8FO4hevM/HDe6wqXSCvaRlnQFPSpcdb/2zSKV3pCD9B5CGY09
tFnwtQc84+hzH8KmsYwUpBFv8/BaEZ2EoGHlDO1nVITUMRBd2mbPwGQ+br5/X8vTTTcXY5IcG0HB
c4Wp5c3B66Xi2mZIlFEoCxUTIibjTmeG1Aat1noFYDih5/RbtOjhS4u3JxbCyUujCVNZEC0ii9kT
XHNUOErJEd6N635rvL3oEshkKZNDo+tfMLnv80ZSUlxUdMIoUOwZ/Psb4Wf++6/Bi4Vd7q03a/Rq
aaoyCH6bpIGKEETum1n/oNkHc1ikk72ezJp9T522C9qWbuY2pZ9pD/UOM/owZVRSsCcXXPv6yJKZ
47LEjsbcmhugpJN4Sa9oJmw8dwo/enpWuRXu+FSZxeO30l+rciJobPyXA/Gnk5OaF0VL1vQ4hYu5
eNSwp/G+tOpScqp+5JDwU4t+LJqcxhGDMk8XkHpUijveE46/frRWscIxGhZfLsLRXuqpyv0S9Lc0
UGf/kdStlLlsCtllz8ORb3RVEY1XJbiU7Ixb688J5+C1gZB6HqKnKAN5hccP5EyLuw6kRrfS6dLE
DMSG72MEeZvBqzb0ldyKfIQCuAGbAWRismtCHNKVc8Djyup5uTpkHZF2CgpgGX/Mn28CjIwGNsIO
4J7KKtIQG+LpOWINBcXE5ByQwc19Zuf0LVmI5EMEMbaKYTWKGFbaQF7GRmedNCMmt4fTVDHPFbWA
874wR4Jg1qR3gdopeKSFIxTuVg1A5Kctu1PkcU6JYkD3z4jgidld/UQbMs2BYmsqNBtuxBdZ7wta
2kHv68fQbGD22brS+U8z+Sp+gtPZJkBb55ulbKCqQ2/xSbLtnvxSoEYC3noqgyqzmgqLhCX8sIZj
keNwBCHrJ4NWZJASOsz2OnPetYx414HmCJmgQpqQ/14VZdJFwyrDJNclmvKYZjAdMtQ79rI+3bf6
mkOuHNjb3w/KRJDTmv61zg6kTdsTlzThlryu4qDxXeR5gGG+eb9PngOA6c/BREto78ADZvPaF9Xy
2IhabbXHpeCY8B8h3Lvu+hBsy0fmpJU/fW2a2bjH6zFxRRU5jBixwHFWZLFb4UzEw06bOWPYKJ4c
l92eN54PObHvL4Hbq47cVAhlctmyeuT6LEEtZKZSxNEfqWJWONLtzaznlgt4KlYRoa+/05cKr+Ch
oVjQP2W7K0WEry2otuT2qclzTCYNPnWuKjTmu2ZL1aTSSgJMlGOKBvBWeFPcVFNfonlzXBB3DtE0
vtn50LkwfqUUV7OvVUFw2nd65PI1J79GIcqCBydbYZ9/aVVlMjW2Ny3oAt0Hi9lklBdIeorqzoJ6
8Z/HcyJSIDl6jVQyWzMqhb0VK66tHssCuFW1RNsN4oyafq4NfVVGUFohFLGJ9QCRPGb1xTG7Sqxz
GqXa3TgYMxQ8mm5LBSODsjW7aS2hJwAG2cX5zrgfILKVQEIEihB8OUgjryfU0Fks0fhZEWkOBAs4
Kq/Yni5d2sHztWG+nWpJRKBUkDAn3Aqa/jFNoA7ufuOA6Bi+5oxPtnwnOJgaORQnVtel718i/B/a
WYmHL6oUZP9955kN4HbVWFSasbIW2NxPjNXCJd96L6A12nSOuV+EcI5MZw6jtuf9aLzhpsSIAlm1
/XHDR7FpmnC/8Z8q4/n0C/Xnq0gAr+JhNZOGOUwvj6F2Ewi2FU5s9xINV6gXQlwo2s9tJwLsFIBU
Wr8y15CjllZQY2ryjpbvz+pdg9N2+a/FySqza+lC22lFH8e/hK2+o++Y0YZvmvmLY8Hz46bMNylP
d9C5zLke0orfnCNMNv3SFu2ZbWG7oCqGI5wJSjVaAVyL3CvNXZCkPV/acVOytolkCD4QlV6yrpuM
hXkm21YGWBV7mgGBYTgvBZ0rPWh9g6bK7ew8PfWNyd+xGN1rLGzgEFc7Yv5mpqdaq6Dawj9xNi+V
yVWt4c3Q4d/iyPb/M46svWc1NhIUvqx2/a5hKcMFOjIUpl9t0TlqRR1YFfsgcpCDnkid+oGxeHAd
k+YpelQSp6sxcVYaFDEZDew0piomfDJbaUIY1HO+ij3yk0IWnKlpRPlFPIOYeOvr5cGLGq+PoKlz
AbusmcDN1bhEgqF0ZfxPRDlm+ntdGwUJ+2a/1g6ripVE8kp4NwiZrO1dcqz4C0FK3szTa2tEqQF8
JtZeji5a8SSN7y74sTaWgbiQ4+lsoHVvmDJh8bXjiDDV8fDNriXpTsgD0N/Eui0hblh9RoZvweRU
j+VgsRs0PVoKmrJdjhmao2N0vymJV4hMftJyj7uWkQtIcoB2BqicWDMKy9s6dqY3n5nmPlgwnMxf
NHXokg95aq8WeL3SOtgxPSzNE2IND0a+LUP1ZShp7yEQLX5/+PZjjSSyIMO6mn1DLBsJ1JpH+SpR
LYiGmAT155p4EMmyEV/HjjvKe7xRWeZqgOjVnh8qoevKQ/8JD6GV1J258yRqWqHeGoU+3gn3evYH
3a/vndmMgvZlZQMWyZ+rpZxFwvN0lM3Y0y0nqpHk/8g/MUDN1ax9F/PN0PDRYGVIbA6FbKvMpGBf
8f6J/B6yoWAiPi99uLFxaF4j3OukgCaKW6y4NwvbrXQupd5ZfSh7ywlD31d4DpFwjyPc7vaykBdu
6A569LPbYC4l7XcR6frffIF84DQ2Wf9an1C4Ii5CuhQw4mMADL0VHCUB8f0J1utIFpLnk/wZKZ8/
Ob72XViPwZjvMR/19wt9ewwWwfpUmyEESXXd2qJ8AjbLScAfKTIt/erBedOTQ40k2t7NrP1YAlqB
BfQ55kuH4M0NG6Dy8x4ijrAxcXeN8enAU/AOfyvm2KTEy6DMcNB+btpnNWAoe7XrHOKehZ5bAmv6
CyfJ9IqWNjdjZ+Re/4UsP4QAsbmaHUaHjZBg1vFoYsXPEI9FUh23POq5hZXt/VEiTgAUQ1HcWXR2
GW/ftujTcjRFn1n1zpmCrIFBekl+MipQ0zBko/BqnaXidn9lBwXrqeHpNVt97FpP64+LLrxWPbEX
MVh8u+PNNIHjiMcMSfRBzLNn45BndtFtLmxrmedxiLTMqyIkyiK5Bl4xQj7Y3AUW7bBNNpjS3ZSr
Z4IR4/9pgmaunThahfyBOu58UD6GBf75r4z4U6FsG7AgP/HzKgRMGwtR1fXECfCjCoD4FZO4ZpDr
aq/HAQr5Toee6033y2YUUuK5EQD5eUt+1zAuhUmzERJdng2EzPcJZKiG1tWAdwVV9LaIz+87R/jL
Tsev5iwRw5F22vkexEF31k/V179LO+jN+qp+yQ+4nwNzdhcJyv8GQe3KMsUrmBBRJICDklh5iVJs
RgH/7afNhX8yMINAHCmjMM7US0xz0xcHth25wTudGF55M+iY9ELD1Xxj9rwth6nFbnx4SexB1xe1
/HcrBKn05wvJnTcno8nIaqlX9yhLwTIftB1Z6gd2jAl70b2vUT9DoD0L5IyARdbew5mFEhtLQInd
DF4gYZCI6H7NQBBpxfEPN5h6GwDidUjPnboo6ws1giOu0udHhbhy5QbSlga9jlRjmvjmWa1Jrie9
8TQSJUO/WkIRu0aW2JN8z8VlSbsk4efxUiUe3xCNoeQ8PZ7qVM8xcPKzcV8pWWq/J/ymoIJUJ6rv
KK/pn7GOyI9gVfVh0xdapoOTDL8AAnZOa2LRuXryhxM1UuBzWA/hppslYMzmKDyYZpKgeSHNxNfN
6VjC9mMdVOTY530qewGgB8oaZyDv9WB7jj9lW4psesIRnJ/Z+H2MKswIcYiFfHXI1DZWLZeA9ukN
49APc+2+UV4KeoPBaVvYeF07qIApHNUBovqvKRqM55dgECOloxAHSNirBc8It4eKHTxUmpkaWiji
u5LyAX98o8ATu1a75f+ZluAbSr94zD2QNqvjwbOoPgAhxXHWWA5W1YKrEore8Z2coD5+nhAWNpSz
ERKRHAA0s3xM4VwO7ZEcMW1LxDT8LxVeV6zaUyQVAxpGjg5MOfha4RD4jJ65hK0feEXF5a+G3MRU
Z5PmN4wQpmJgZbf8+G1rWlg0IUsY82W2VEMob/YwZSKjYR1++l8kZdsO3RjC7a1DA9NJVhv7N+E5
n+ofB0SvucSFYKTtxn+tm6EilKYfkQsxvm1taInEB6HL4ITP0ESWZ9AIWLCXIsSzkuy9MmVjUMou
Tcv9RnaZ5KVF0t83Qd5gN1IbMVt+0fxueCl9VNjVPOG+BEsGVC60KPW4cNpHucYM9I9ENdaUMJHE
CQdpZoHj9FvET5WJp/tOuzE6UbwqbirunaxLDmyxyVgco82I8pWCn2kkjHrPTYRsgjd3Euj5WwMh
IlhPGrV8lap9O9PdmMHEIRzXNV7X3vZBNtF/BxOh6PMk1XNFI3PLuWMYdxpOUPb5TydU0Tt69wAf
jlF4EFY0IfLaRDUmnFT4DpcvdYpsnUQo4g8TFSa22aWErwu44zZWlePadfKp+kCtr9dtaxPBgjxV
2W2vw1vq2jOKIskebmWGIN3uiMgEwlgTf4Y24o9+uDXYFXvPjvubMeTsZyc/tzJge9IJDvlW9um4
wI/B8R6TDjtmN5BDIeAR6sO1sEyJiHD9RIgFQQbJldJ+U46G8MDRxZ3Lh6n4THWB2KVI+2I9uyg0
SSovAZhza9ZP+ZZD4DsTIHiQSNxKQzzZdFKMTZMUfz3e2XOswQ103uL6JwNgM1/26Ju0BSRH6sP9
RjbW4CKUh+GdhhMyvwWFNzlWfUDogioR7ZbZfgCkBWGGIoBApUdNCmIFEX51rnCL+wBGHyWkkPa/
LFMbmXaM4eXt1W4LxBtdcJ8dIM/g1b5u6JYILPRlQhylzT7A/f14AqX96BBMU5yZMarphPV9zkAK
+p51e84w3fsFqUQ2/ESUj0sIusxKei8oXk6lhSmNIjSlGlCAv5GT7hIj4iOe5H/1UF5SLiWOV7fb
oTl4EHkW/DgeND5BOcP11FS9wSx+bTnlZ0uPl46Jx4vslWb9A3fekHjw1imqpJdQamiawmfH/Yqw
ZtOWSjdma0Au0SR5E6aIgnMja+iWrDhpGsFFLHiLAqJGK1+PArjg+RSdBInEkyLSktisGLy3/05v
2s8Bph8DKbBFCm3HFtfCJcfon3Ea7NehUoKJlpwNbTfcf0hx9mWbBI8qtI23IJcuq9NcT80Xiq/S
n1U3JA8I0PIaccWPKywZAihuMJFyGknxg24Tvh/v+iNstFZvfqdJLbzz30PU1zkqMtftFDk4Vv/K
gUe06LolzZWYsgrZgT8BtRLfb/yxhl9ZcTpmT1vz6bdAaMbQ6TdRCdUQ72PDZ3hELkR0rK2xd6tS
mP8NVCQnewn0PSYQwuinn8JoAqLN1lKd2AKa6nEqxLd4LRED3wh+hSw5oIQa8cRVdkl32RrnBNGS
8mF00e2Vx2rKnQEUCJDnb6eAoy0wR6VdPWOFo/4Hu/dHydfFgtXOX62yHxFSZgFpigVRH9UudADH
58gtKG1aCeqE2EAAoqU1pS81fYpBdwgRI4oRxx4N8rxJz7CM9+WtCsfUpmCELI0Oy1ePEcT9oaBV
/s4rqVaVo4zLJGJBoDLuiebLgckqWiPyu8Pj9h1YOch5/naAFMS7LEu4CrWWTe/LFVIy40j+15qC
QZtrku6sNSi+ubplaaoooquWdVc7ZbGJpBBz923sE8js7Q1+z7DqTT5sIcq3ESoATLzShMwyqF+P
VmrgGJqLpag29W5xdXcVZ7g1NTmJOzReHXcH2KwnqppONEoozVjAzn0MRO9pUBe9F3L+RNjirO7M
X2mlURGoMAf3pKCeRkR+fPs0D7FKXBsEowZTqvTvRKeqkJRWLhReb6Mp5Fbmu48Wu+jSaBGyYVBW
Lv1zPMTu7LFbeM/p2xvg+iUdhsnIe3ikqVH0oT4CKgB3ygTpkdQUQWplfHRe47lRzE1iDmceLKdl
XwoO0zcbKbPDAZag/3KWB4WpXrKvSRFybsnKM5o9a0aFpdTAj7X3I636MlbCW7NVWriXTf0XrDQ1
ph4Ey/wcKgbutsyMQiNMlp7mXc5xV6yZrrTLJJMiv3Y0AaiAiEmBo5q839hrheHoGEGxNa+O9kko
UilDE5DpB3+wB+Xlh0e8H/Fz6cjzBYe4mWQitPEbRIy5P+PnpOMhuHzWF/asUFJ20FRcfKgSvruA
phKvgGX/v83KwJXFykkTVy8xZDCGjraNx9fEBNMPb/IsdrlxftMu2n/e2OEvqSb/JKIPfnpfmOW+
ZPAA6sp33ZaGhj1ka4DDIHgHvIdhE1EA3Hp72qJpvjoKraeCMKdhdB3mJCBHVhjuH+/M6dFAWADi
8O3YmQs8wddRi5ZLPkvxAnhu1jzQu+qqnscHWKuabECT7x8FTeYqGo/P2yxNjvUf2Gmhafejs46J
o5c5mvoAKV1l4c8HSGqzdcXm6QNbomiFnEgHkb815gcBjthH6ac7T4QabO/e0FzwAdLva1gYC6i3
ZZcYZGm8Qw/q46r0RNCrTFjTTdjgBy5MVLc+WQSWPfYHlQIXgGj3V0ybBTpWvBpc7FYdB23oeZ27
rJXDUt8zFvSn8kqqpuY7CP13i32rYXjfb0zEjQVtf8oKrFO5fs4KlUfRviMzYj4Tvtw/b+dpRwQy
UlRob7apTl65WUB/5cK4qWxajg1eeXWQVxGNGWo8Ax6HVzZe3vDZskyUJpcLAFRgbqMq434V1yJP
ij61puSkmquB9dnFVgCSyhqYJlnIKsrzGRO/R0n54h7VneynvZCjUOCqXdO3RcVU6UDPzNjeS4e9
oevGorkcQDfcgvZUKMyMtQcccBZjEJWXPrxLQ58Mb9X6S5XQQBcxhMbmNC/wV73VWCQyCF7MOyj2
SceFADLlx4vTHfaXzul0bOiGJ2PwyTyJZWLv5kpW4stmA0QTRIIFVAD6R+Tq+2IVKTzP1ogdGkrF
ETc0zaQQYsv1ivrfR4xyRks3SG+sbKtGGHrZSes9mA4ff06tgATVq+xWcZXCvZSU1VQ9O2B6k3We
POWpOg8UIp2+mjVTEeZohmOMtwGY0pxlh2+mf28QmIBEAgka1QsYYmqckBQ6aIbiGaiYdHoeq76y
MRowNoXXjeTMwGwoZou99gE+5Gp+J7zb1eDHpCaEfj9kmU1CebqiT9kzXYHvX7+2e/wzPutsxGC1
IUCe+G9VaDBf7XjLKGsDtHshYG8VrIxzb1a9yAfR3VkR0/TuSBMSGTV+dKg5W7rtVyowjQxZR6sV
3c7IYlqlqzvRuZAnawq+732b4HCxIwXPOyuHi3S+wSFDJEOj6rf2G8nhIpL1gmjL0gcKoDEOmQcw
rE1FMKLP5Dvf5PWB3O6gVudyHYGefTK8DV31bk9BUV9+fpATv7ZKaOSWjOkf7hCaaQgPsGIps4Y+
+UTEr9sO8wqdZ50BnMXE+0Ly0nppFRSg25hCjwM+t8fWQ+IOttY7xOMA8IUlCfzWC4/Rl7H2bSeK
F6Z4YpS9m4IJv/9LR25kWEk/ofPF4a65uaARCvPazSxra2+3YPPuwkhpV8REQifkhqZD3bDOSpSw
fJfuC6BEPoytw7vyNaDu6B7aftbZhA114rkzRiETF00pSqnBExl8rPF68tP2EkbMAtB/0dO2AU3o
Yc729So7d5yOxk2AzS2Zm9WQvXMnpqGPN713DOoxUEP5wym6oTulVHH1xtQaQbvwvTW6tWnHNUzv
GYp30pst38O7ma+atGqLu9bZxrzS/tRtVDX7ShgDbQ3pARrfluglf4ErYoe2lK0/qilxSuuvCSmN
sUkHyvqRAU+58ptxo1W30HoOO0v1+DlqldzFATkgp+Kn7y/Uked55zP96Y+VebxZFIfNOsHANPCr
CGXhl1WLe3pv8zb+iMNEVINrExzfzyeL9HKtTgbz1wdsqLOq7GipY7lSxSRAq53JeSlpvXyY6sMy
iIqKrEXL0NtUKLL+jDm6yF6Skk9rRT/BhcSp7Ljx36EU3Sy83kmC3KFpMwN/N8MXZ3woz5bx4ib/
p0U9dDM+XFnawjabvFzeYvRw2nOWPHga58g6HdU9sIKmOU9j7Ruig+Z153v0nNQ/GHIAOj0TtrCE
y4n1VC67cVz1E4zbVlr3w55cq7dc1kN/FU41VkfTCmfQVWikthlzKxnqfB3qIDnC0bciR6w5z2rt
3ub9U/cqdOcCo5FD0LpCD+7pqO57IR4EEcgxCttsDzefg6Nz4PUBCnJ03tWoYtFr8xV7ujeUMFcD
SOhNqRptBwrpYMw0AKAuunKcZq+NsATh3y6mC1CkH84dvbmyqHieemEvRl5nE8RaIiQo6ficfQye
9zGnPci7MRIZaRjQVdTpIKB94mOZwT0HOn1V3CF8eFJqQKQ2oD/tAY75nRYSR7B54UFjBWsgkia8
vOpank4lfFyl2Owjx4l0vvRchnhbLZGD6L2mZcZSNlb/rHVK5PbpofwKm/1dT+eE2zcfMf9YBtJn
/OeNwfYvB4wnDvZgQ7+wQbyGV6tq2jgw13Tu0K8YwCAUzVIZHE4gEI7Qnum7APjpNighZ/SnY2GA
FgxVJFMaJOSDeV6WL0QGcWmxj5k8kvfqlLxoUlIEpHbtpj5ks8uKPdXZcjT5TgTj382BLeB1QHrM
JrQoQICQnQXWT0HkYVlVXMSPY892VNWRVJbZ3KtZYYorXdr6C6UyA53pWNbNUT/IoZCgGYwa3vvN
Q6iWTXLOzexmue/xeCz3gi0THzYYGKBF/Hqk55wxofAg3xVZ16lzGXCVTZpz+XBs4XEMRrpKzN+D
dd+46Ca1rUu4FwdsDYy0hEJowe/feWCmXQqWbG2R378jrWiUGeRmHbtIKhI/Vgt58LlgnPNtD4hd
XNZAEbQG7Thxjjia8fk+ARrYzfHbL6e+ZjOkrIFC4U4L9Fpw9cvjIGlPRp4xtHLEbtWs65GcSEft
2IF2a/BBNxODr/pr6uaszlqKKlM9e0itWMaA1zOxweYSR7VZB3tnIPnSqvr5AzbZFiD7qB3ErNQT
OzWdpKQ2aW3GQqr4RqZioM3x0ARwKZ61fQFsMlKduS8k9ITqnyFKZ8Ogqzfhw06p88qa+71sDj2x
eVWz6bcsb9yeLLiM24TP/HIO8MYp8nQ21in3UwgwcbVlOhKldbpqSm5Q4l36Gu5gbieY6OuWDro6
w/5M14gK/eRnWvxJq2lAU98hWMCHgFw9Fs2IlcRrsp5tGmG8uHNw7v+AqvjbA8VJgIgBBi3s44XN
efHxiL0ZFBQj8yBgs8t8rq3l3MQZ/4XGoA7SpMJ5P836XS0HI0n9fawZgCJ7qRkN3buRq9bGxwVJ
hwXRskNJ5cxY2oH/7xCXx/1hORbEr97Wb6b4tLrpZxRuZonwRjhVSF/OjROnwjnm+WATPVBJYAYI
7jF+rDAIu3cxWPxhnZEmLNkuTQg9KTYARKfapF4pImhllwo6FAgFmfMoUjM+L/tGZ+nhOwtxPVU6
OQcaA4VPzmCzLeTzYX0cr6YhBw6R+ayz2V+DtZayD2NrzR30TatC5UzEwbBogZHS4Q/NzPDSewER
qMVGVnNENI7wS5FdcyH9uRu29Jt6DUgniXE+LSA+OjGfvZpVQMjab1wulR3h6mKWV0gKgHZICuCF
l6NQyvXKC5B/CIDF2gE/m2CP2tcHQXRqwhRSKl2IlY5ndf9wMPeJy9BoSjt0CANe0ki2m2qQPrCG
egZsraoDlTvdAT+75hGkP2+JEGPes5J05O3hjxzmwcsH87arcyCMJywGBSYQwFcVtD+Rz4eEKuVn
XSwuFar3rvyQ2WBKk58UfljLquT2YRO3eP98i68ye1/cb/e+OoeAParUDulaYD/5cypa3ifZU12e
qKpBAOWhGM4zENonbdXANYKwW9ThPN48V6JuqB5Tyl1Gk7lrcGEv17zxpXZRn7ouAQXzH3Wr+u29
A8Z9s6d9xgS5SCf16u4WWa4dW9R7FAA0mBZL6j9smV+QH4nyv5ZJ1YsemcT+Z0g/HU8SJFxdFH+z
OONvqY7vBeTU+Hhhw7beJAxv36R+jAqyqDTcJyhmFYkzK2CKL6heItfzGGQmnKjjOs4xqMaQvi/J
1S1Xr9e8XRDNjAlEiMMfQzD+j3y0gXOC91T2gSJY91vPHgJRX4iqKfOshaUzjiaUBkzK/UFkdMG/
IXQChup0uTdZv3ukUG4mwZSFrC28R8l7nRb7etjCYB15yJ0QWP8EKmsl7ouucJ8rR0YXstfzTaBw
a0rRTic/CqL9uxjqMjJRpYSFTHbnsEH7EzTooX6JPBiAw5SbDPpj82xmFrV/dugk3dgXLxnTdQZs
K85Ntx5zPqfoeq8bmKgTJtNx76xlh8E1m1DYD3uui/4e3j8cSMTuPhzikD7x/oFWWdOMG7PfGNHh
Z8PoHLvzF2AsuUir5fzCDxQbrnoMJ6eala/za8t+YMILvZH15NWaOKKNuiTJQGEQPNOh11zV5RgA
9F0R5oT0/ly9og3AuA4S6s5BK9STDBTFGcuEWrOUc5NlqPm7bGcOjFVzISXc1HGrtyjsL6ayQ6a7
RuOf6VdvbyAXs4CjK2qg20ClvPZOt1f5geSjknomtiEVwU2t5DBw5oQoCQ3xmlsDjsRZHFDqd81o
Vf0nS67el6suxZiZC4nHu0gPqk53isAGKag0sbbzFHkGixZGUk5oBqz/+Fvx9GDpvrJiuNfFeP99
NllifxWN/Fe+KdMqPhUndG+sy3SiRIQHwnUUikB0QCJ+jUszLE0B2sQcPSsHLaH7Njtf8xLKx86d
XyF0JgGETFcVZVTkPvfgcBScvoQneOS0cW8DcUhmz89FEGF0053FBhjcO084bTdcKcXi+kdKMxqP
WlVIifC7OoCdB/qNXrklC08P4w7IREuKHm/M6BRnwRk5PyCd7hESctDoBvRCtUUWrPs/y08C4SWO
UMt1CXoq82D7kh+d6qNlmP9cYu7Vt80WqJa+05GX89oDatykd7AOfQSQrEq9xvMHSBgKU82gdWtc
BEwWDXyLSczzJshUxk5l00Sq3K7GAMIz50XftlBq4eSvVIFHxVPG7pic/1J9qyJaF7U4zN1udc0J
HQ8mKPseitdOzw9Oe8huYFUnhOIUgcCwEZWLjWVWspsFZVR5ofi7IlLD0LhxWSnM5yR7pX3o+qJ1
P0vdedIZ/mbZswlGnRCE8LYdTjGb3zQXJZymjhLxMVUcJqsE8gGWWPEdNCi8fPxU6MdSTtEF9BHE
6UsCejA+7VpmlAgzAs3azgvD0wgzUy0fELk1l++aBAZZfPWjEL+CFQTPUDgutQHqpU2n1t13V1em
6tarPrZXmjRq+osnFBrQD9rLzCi5l3TyEreuz1qe0HjOxTnZ/cOpcAXIqAGNIqxkgQZc0iFWfgDr
Mv0rD9kfRWnlpxJGOEcReeOvdjiNJtScc/BFvqx3fmo6+i+zXIOso3OfhJGOHIye1+p4pRulT4Sm
yRUyyVaLWCoIyRwL8S96oE7RaP3FeyOPwIzQxSg6AIVS3Cp8MN5ZABoS37ibvBnmtsO70zRce1D+
hzMkaImnq5nHNd589Cvth/9u82y/vyUPOdgv+I4v0bZkj/bV1pZ0rUDOyJGgfMf12ssp5VJ+dtpV
MYs2FYZbCgRQlCnlqjPjqBuvVhi8UsJOsm7oPR9MFfpRWToS/2fbVp71yM7ZcWyJP4f7n+RMsvS1
1FGfXYRj5K3naQUgD5KppVcefJwZArQMzboNGoDhH2/jhbVDXPlFb3iv4M3WA81xnNCAv58spkaW
Yox6K5jVy8EvMK5rxsYWVzXMG1Vi7j1cIOPNbaPErrQ13atw6TMQkwGy1o4VRwBa4PXtgPYOGfSU
Gq2FMXx0H25GwwpON3e/ApcOopUu5l/PlfaA5G6QQI72QgvYiYX4aQLHP6TvdMaY+qmLQhvmjWT+
sveMRzUCCK2NRc96779Bo6USEqkqq2sJnNNPy7jisHA77cK6q36eWEwtn6woyIyP5OpzeaAG/Ufp
K5luN8dwwLmjejBWZ14xZLmkVhvYanY4lp/EmuTc+jjmFTni9nE8wtBpQeExxqzM3yYK+hwbbT+0
PTPZoTXBf3Xjbt7beaSKg1xL4ZZ3kI30GN+P7MUsO+hrwlWbJVtOekKxNyxeQUI3Sov+Qf+3EtW2
y1+XzlWYzL1eWeZMLHfZ98qku1N3wUeLUP2fFVPvNR9AN+X438btOoxI5OrVbWzzIjIFeqHKs2qk
Oo8/4O9Ju3UafHGXQo7WeUYvgOllF0dWNYjmiIszdNpWHZoCSIG5T2DZax6KNKKhx5PVdmBoDSkm
wPgWa6NiMAzkOF0E4kIlBY5FKSTD7veQ3kt2ssPVx2WNs6X0BfXmvSv1epI4185fm7ocPq3nffHj
pXlwXxHWAoiplLvFQctzX6awQ6PdgMQSbeBzwDJp+cj+wtPNg/tYlyWvpFMCkhVfxS3CfTWt71UB
mlPvX2u5q9QS3cJO/nnpqthqokCyP9mWMcxHbDcqZ55Z8XOXD4Si2YgGEACZ8lO3ZhTZfs0krMTL
HytiatMfDd+pu2TmzE7RbN53J7Bf37ZUBxATzCte5mGyaYm9FuqCBE0h40YrQwA8GK+ttkExb8cu
eVrdTH8htQmPKlLGKGlrdEw6fPRtJ5UUtQf4agEqM7UuIcjFXmkOlKtBs9Z/Jr+vPli8ZGdlg2qo
+rxRi5gz12ViGL9rYQxJNuLxky/X5qcdn7jUOWlGjsezdnet5OMMsJ8+o1+H+TL2nLItC3D9gCMq
9Tp3vHICbvWRjMJ0jv5+SQW2TpkYgH8by1TaPrKWSBlcl0RAdUSxHAYNkYyWSquTLfvbBz73sVlZ
5WC3XLl21G++7JdFxKQEYRDCyi4ja3xdJxlOIg6Glj526rMk9FOG06cKNguaU8ZFq6byBZumJhJh
bwXDCs/k9FvzV2NdEMLY9lWGM76yl/lOmy8XEKleO4Z3W4tzmFnWNkDr+7g2npzqlcqvsQq0GkNt
eZSlE2uvcByL9PqftQ6vBLmSElrDk0PDr+qdgUHCPlGxbj4jYU2mCGwhmIDffrFNZfGtxiq0EO3h
w5EZLszZJuBXmFT6qaa96hgEJdh1RhiSjG4LcC3e7UZdoa6h283xZsoCOptpnhWa0AoN9kX5H1w+
CgF25Z0xKHP9rauf/l/krdaAQsrI3xjEWVg23yWpWFJ5c1TabdP5+J2QDEhF0zlQh6BilX8Xb9cD
2NAJ2J9ocQ2pSuuE3LmM2B7tJaMoi91jdspbyAXdQU6QB1EoXMVyTixAbMK3TE90dtcKDmFVhWFn
QR8cPwDigwMTzMxq458y4oCg+EgflB8EfZO4YSA/xTHDnpypRHqr+kq2xwjpwgSqHEizMMAHVl8q
mKdg2+s5LOHCLLefUZ9kV1VBmsoE8zhSH2vQ3dMaWgh0CLeHPZBQKMNq/6JCqvokWjmv+sTtecua
97qAMuY+e54wo0D17Po9prFMiccQ5atRJlfTpnGj+gLYLQ67Q9ifY8ioDfyjYfxOcbTF14+dQ1uz
9YHC+wHDDkbJrYdMkejYtR3f7JHYPmiQabKS9YcztoSpz95GgAfWi86Dv6xZhmvM2gEmBOWlNQ3D
sDlj45AWI9H3AmTbnEbxvIC/Z/JnI6R9QaBRQbQgZ0iA2JKvBfJ3hzL5d4bEIMqkS6Aawa2gpwH2
wRIWGbzDu0JE7q9WQx6EpOiV1p92mZyHT/qnlK2NWeVp/KT6/pGwJ6jQK3iBNpCwiOjAM0ubaWzj
8f9z2lKBACncY+nHDSzlI0/tZtci/kDIAtxbGD9uKEoyAFHBbSZtmPm0ESBA1EFvmSnatCrW0UY6
6TqK4dksY8G52QKLn61IDYOZLSxqQ7K1IhF6JP1c4BLCMz3E9cPLglLseGfTicr/HYlMj3EGQxQs
9JbUQ+ueBoBYDXR+sK3lO6I92bF870QVuxw6xEtm+w1WQrK+y/jzBGwkhpmphqQWugVVgu74pawM
ID9E9VaDzyIuAVFDET2WZylXc9ZY3wizPrkGQFivsxREYfX8yiEiDm32w0gbFlbNs/JdQnTWJ8W6
tQrIqEHoDCD3gRXuDbHJH8nkGrP3dHo8x61WIri61aL/P3q/byvaOmKLh3i1u/70ANkzwyLPQuuk
t3fD/mMpm4zQKEjWDrX+EjP+p2GkMvVWFuS0YwpfFFSJoyP0P3dreOuodUl79wfDbGhQ+mp0Qnlz
eDX8Dx5JTEtfA9kms/1uXBa5gOIoEKaMW3zgm+D2vuH/mvzx9RLSZQekZzoeDfHv/9+T16vSUGpQ
YYG80K+WxZcALSxh4FnNTwZ8XhQEzqpK9oomxpsBoikTvG8C1g6sz/Xs/iTWkanXb4wmfxq3njxM
sJwn1/i5kndzV1/JSffSAafDTcu9YHnj4/zJjQZ73b2M9wMqnQJWiB7bXZ+TVk6HjJo9FAwMIurj
03qnbk4gBLy+qU/7yUqJ6MKCIhFwCSNh2/vU6+r4N0qcs2iTgHyiqvDod8LfUi7TOd37AS7yjHbp
0gL4B9/evtWOCXb34dMhQyND1GgVmP09t9uZPVPV7gl7wCERNObiTGkJyY6oBLwVW52oGM5qHRBT
tU7VcDkeuDtjAGOIjUJAN6550eRMEH+l3rbFdi2be/xHLJ1qHamNkeNeWRTRoObiEDN9VPZQ/mOJ
Flqtz4o9QErDBQ+c8CWxFY8qEcFLuOBq8sCiptlzOY6IJcDbL8MUREH5j7B3oDIZ5JQiZKhwwK8e
DBD7fusE2S2ca+FpQtGZ3GC4xnPKgHhxwOStFHkZpb6TGwOyc0b4iKoXWjWgoFe8+iv3b+eOmE57
x7YA12zy8qlJxSm4DsWBacD7tuOADrtxiP3tLjHZxIQfPEjZM/O8/+tFXxtFr6C5xzPw0CDbs1JJ
lsW7g84x6CYI507Q3hvougN/j4en43y2x7MFByDGzxNwYLzKz2DAPl851lWMp1+0pWTB0nAtT9DD
p0isX8vt07Gt/9+65/V21YFuGuqOEbIbJa/EgePJc7HOzwGJ/hlMa68fRTgygtdk64ResvPmDdD2
rVMqpyJjtlQlpYTkHHywK0OiPGNwUO4Vwmvaa6dvQWfPcUFjejOH6Gdw1PF9iuNy8VtFpdULHG3m
NtP1NJQ7tFF62FUEEyGZStdYwzVvgLlh8vSkVQWdYj2/P1aUbdIKvj0sB9vY05xVXBO5fcEKGSsN
ziXKPy5y5SyvMzCDcRJxnUOwxRSVZ5vsjfDBYG3bX/gNoBVF7ofvFqePxxTlSqvkuDQWfLuftMRP
o2u3uXsDETu8QV0lQA9NxEIZGa4N4dQuy4fhDm1qNZ02nwCNvu1mpHThbTaQ/l9lAVLb+MCRbrzH
oAf5ts7BcUYs9KIa0tNH3xlgw8e7/85NTu3wg8MfEX+DxZUpM0QpyJ1mkSglaUxyACxXRkRCQQ/5
yASqQmfBTw2br4iZg82qjs77a2qvUyuh3P7ouI1JiIKMK1nf39u1Sr2Y8lvBmm7XwEEoYWmWJLsa
+JidwHarPfvevBsO4R6KJBV+0pDJE9+b6S5di21QYYRo5CXN/jBw8FLHgwiT3gLw4CNELAbolPNA
rgHnFgh3e0bbw6zJgS5RjIyH5iCtbkvi2Oq76+JOm02UpjMIRgPfLDkAqpZfTLOWNsA7FoL6M+bB
2nWbMg5q4NL3R/mO40XXMNUgV+82j1KneoPvFuGc1a3JDDfvblRkYb+txTj+4hRP09qKBc2Lz8DF
OfGemZgy6qIfLcoxjoFuNTmy236gOYSGp8Y5u0Z1bixTYJcbnTAW5vwEk7WJYz3gn+IEBT3/0nFD
OIROFktsspxuIAubmQzBI6fruKXGvEr6lLJAOo7syy+CncuJoXU80asH7tFSSuKt/ziNLrTR9iV6
i551F7qYpwoo/K8vV+2o2NDpow+3nES1ACoUHUnrw1AInpsdpKOwXXK5NGbW/lZQ4MtUGS1/q4yB
GnRgKJUcDfgDuIV7eJW25pvN7nej+WBT+itMbN6WKB72M7F1wlOBiecJewTf7a7SgEt404XGT35e
3bZxTdwi9Hz0OlC8K19HP7USw8vaNtkJuUfsnv+UQqklr3zUnfsNpv9RzE4gUcbXAJAbHujJ6ZGB
BpZdhSc5U/11pT2I/cIuD7HruHIJYzjy+As6LAQuFt6ogzm1PF6xXezeohUjARHf88roHs65adjt
RXq3MGY2SeD0XhoPExp2cbpnd44RCotyzUc80nJji8k274okc4ULjojuAS5BPvzCt8tCNtZnXVWc
vTnTfbvEOqUkbLFp6V8Igkdhnk4+8GI4Gq/0EeQUZ9FkFU09LspsYDyQFsRJCcVKmbmfLEn1YvYC
gR8PP4wx/wE9bPC93cnT1eG6Nclh9OBZnaYeUNlGvbaBl7NOw93cTEjw9mm8TmuQxERc8yCimpHb
CJQO48RUV8/+T0Y6YtcbnC5ASNKtTEj10pdMFMrLapCT4BpeovhD5pJrMm6rWCCSK33LCqXcgi7d
wWj47wpIAes0uJRrOHzqkmmkiA2eSDc521ePW3DqrglDq6KpYx4eA1oBMbn5RisfQGcC1FDTyCyP
ox032zh4erjKPL/c9TyomNcvxk07TeIm53ytnDG6gRBV10M0SZ+Cv4SoNuJ0KX1jWTxTfTs+I/op
FjHGaGxV3MJhzaJL/sYLw05DXOGQCH3HPd7oFdIU6zKX/w9GZ0C3/UXlYmBHthMKEEVJ+XiyPdKk
NxR57yIXJjbMx/VkLTlH3x4n/7eZ+SWSFNVGAncSVLsh81OqDXdN2eTpkeRfj0jitxw/fgefY0Ld
Zb6aoV2OtNSNp6oMa5EgzLk+PUdfdYeJS0w99gvtxdY57KJawuKvNNSUuq744PIXIjO+Z090/9f6
3/pz+wv4Pz0JCJrN3h5rdRTPgUuxkr7Ktq0oSjYonhvQ48mBfOgi1E3W9iIUj14WAfpl5zBmFv/u
KRDmsksocXpxtK3YIWwmreZmD90C2aWll/5wSVLIAorpNfvGcq03DWlK2zA6ZsrafJJ/Lq/xT/bR
Q8PYLDXMgd2q5nu8n9UU8SAgYdzALbkNO4/rJi1PVLG4DzJjDwAKTbVBaaLhquONBICSKwl4BDLP
nA+GU5DWro0VzMfP6CslTSPiDe2DyWPT2nu2RkcWepdnb3mRcwBc2PqP2Fm9hScLM9JAbd1avzV9
l3ZxxHPHpmsQY56NWG+iE+3x/NlGWuQk2BXVtZ4fsSlmUEaVgr4HfjCdRDCjkCJ/IVFV9zMWN+zv
akYgOsMasIa0qa5BECTbUEp336CU4V1pK9feYxexLEnmdJvEOywL+8p8OPM/rR112fQSnqHc5XbK
wAOZWNuQYJ0oSCWIZxoLBsC5yMuQHc9labnP1h4oOSMSKG7qUCSIIVv4oxW/9jRss0SgjuHvHwgL
GXNW0zDwY7CUhPFxseSo/yPtlBbBbBtlyNdgR0Gjmlzorb3SK/WbpkiAnTwTs+clF6QzGjuR9DAW
1twJCmejkBQHFpUJLM2ew8ShivHkAvR8UBh5dCGVNm57sODvIwGV4sYQMXUb6M0LeAN8e7zGfpns
Hm9zyW+TT0xGLEwJjOqfhW2XIYKHspAhJvZJFDtNsVCucPIjuy05AG1nCE7MqPcw3YWzRUVlvr4L
h8g55KvFzgKRQihf56t4ivSavi5tPokpRhIVBx43X+MGZe97xz+nK/8KjhzcH0AiddvJbecmVpDu
9CZR4bbSsmWgN4ku4zhsbwMu61fcDXAxLtroAoeER5nbPyo+V/91qtOuAxq1c4Azy8VvnoM3SOYu
31MZ+8SCi8lA9dyV5imjL8w/5IZL/dLJs/c3+SMtBOzD1h1nnkaBmrMTrkrZtw40UITOntH/iM8b
wexdLCl2l7vSNzDVYJ6zVZEfT4ga7nTkZoDwNaS6g6xLofCGkzRvH2xaTogUG4KKXjA8Ixin0O9K
XJIuSclvUH8TYv2n2U9TuuY98fqBAlEFDZRF+4KZsoRqkOaoX5dNXabFec27gcMGdVgYju8Hizb+
HQ5olFvkHNNfX5rsbUx0on6v6XaNdI67dsR37FA1scL8WlAL5xtb27NHlHpDoNwZrlod2vC2Da6K
N2qSdPqbbx/xO4bPfOpQrOMkP8h9JHGVDN4Wnu32vPHPsZ4lOmp/X4keOmk4jCdxc6Kk1krvgt9i
N/8BUo4Hai7KSbWQP3ww+ONsU71UJDycfR/48YYyczPe9OI4Ds3Jsz9GHYl1I5JHKVWwgkWYerqP
FF1hU84OTHyVPu+xZitmp28yf914mK9nyf1eVJm3Kl9SU4+/vqlRr/6RBHYns71Q4BRB/ocxLCpK
ptk+o/rgFlsMRSYmHfhC5EjFxRWHECbwmREjwqX0ni1aGZzuPwStxDK+fDQPL/m+DmxQ4+6Z9Hqt
4Wlwk2RikUpeSBPtay19Vy2g3vErF+LJ0yReBJi+pbsFos9FfC1xBZeZfTdXrsLXmfr3TwtM1Y3P
Nb3CkrVXSZvN7nbUxBCz7o0wy7jpuFpB7YjXOTUNxjDnABWwIonVZztG0H/P8zR24AlUqEn6rDPL
UXG7Y4PhXKKmaBUerpZx6J4NXMLGCXTLje46ITfYoXQn3SCS9oxggeNNhHlUK0Fy7rfVlOFTQS0G
uP4m/SkwzEvQpSetUXbdNixznQnR5GwTBiZhGZ3ZQV2cz2jVw0aoDPlIYJMerT+wKhzdpZ9DKG37
7mglfj2DdSw6cT9zS7GzPhaNF/waZXdNmDiXqrK+h7vUWqt3XAtbLt91I1ARCT3Lq3ZfJeXa0Z1R
gfQoAC6oxX8uix9tmrogCbwdqpjEOiMkyVX2huAsf9sANGCNUNY+WVggj/tV4VeEbJXlrnwBVN+V
T2i+j4AOe0sbMwZkgdQOr6tVU5jcHos0t1ygZdDiMZ6klGFcFOwML5hmy0qEYO6c82KOg3tvt0Qh
7DztUfWJ0YlVdt6z4WGK28gzd20GQEdhmbmCfFRJSFnhmirylPQsBIsUlktmoe2kI8TMAqOdzVbA
eUwe79jZUw+fkUI3Z+ygLWjy3G+8vswZUuNfLedL+O6Zl66+ILdp3VjB8HngEtDROqLmAHckJ7ak
zeH7ayEZ3qy2jAp+pAaE+5tD6W58zRIRU49jHJz9HOxoH89FAnDDF5fL6Roo7DP9WJ8yxZu9D8JQ
gOw1jA2cK3ULCmZ6gup8rvzLEthCESt5i0d8CpIqSUkquE0/5xRfHko4XnMGm0vGZJC+m1KpDt/Y
WANUiUlkKUlUjSTMGS9lZcr2eHW8VF0iV+4jyUwX1PCLtKgRH1ub9Vrqa8qKLlzbXakWP8FV3yso
efy5BYFd8XVA1jm5xGnxfdR7w7MPJYT7hFPHl6MRjFQA6hX7Olx5W+75gpstDXh9QUDBsS/f99up
vUXGvEpPTmdzJpJGMFWXU8ZElhiaLm6LLSSZLcOesLb1MBCtl19TfIeEpD06GR4tfu5e17aG+aBR
KiOTTPsguKS/jnLNm6naR4lp3OYFP3lcVoOw/znaN6dGVApBT+tn8Hhxy6GMDaBKdMN7Pgs/nPJJ
P/s22k2sj62Nvg6XCP4lkagXuLmCM2t7Eh8cvHgUKD+CSzcLgJSrfkHGB15Hg8BZxPSZn3Y0UCzD
GoljuhJQdyZUCD2amqypD444MELRICu0GclT/AIN52pITJWlH22j5LSoj/1X1ml9FhHUXUktWZq9
oIcbR7NO6/u9Mnz+im37g4oCwfjh4aO6BcxpZYV7GCTdorVQM/H7zuWthT/bhXh+fE7DCyyACzkG
f6BrGIG4NLMX5q5HMT+BGymLJ20vRkmkljZq++R0GMXJPZjF33jyG1DEGjuCgW4MDhSiMpcMcwaI
GCvUBQG8juh0Xj+aEgFe4rBJmZwSkKwJj3yNYx+M/759UR/redU9GCO/tCzAZgvle5QijIrzZFN0
qWDcqkSePdon3dH5PBps8jlUD2oBNIw7YnMswh+jms1NJFygJ7gi2nkeZzLcHpj7xkcLEPjzsjt7
ZHO2edl6H9dOuxYsJ5xqsXIRGqluq0F55RQr6B2unZelRp9uS99mSeFIqosfqkfkjYtk6pfZX+vN
uHjYzOCY6zrTBBuC0zKbBE+yw6UXUDigXelH1G1Z1w/UsFzqLvQZTTNjEG9WzlZ7X8MxlqmLTVYK
ZBTKp5k+Or2cYOXEMWiXTBU/ZHfSMKtuIaq/7VZTwof6gEx0F4TvHc6zVZvqrZoy3eTzHVDmOSJK
CmceMuZr3R0cCzRUkLSVrVudEFN68H1mKZF+0GUOD+nZiDpF0VhvzRIT3ECST2l0WuVQhwMmWvzR
h3/rqao2GG83H6Q8oeSvAF70lUeJO3gR/jqX6nBaBfci8buC/FGa39qU0trZQpYFuMcH8AxUcUuM
qyGTI6UG9TIDZtc71pDlkR2g8QwcEK/qhXHk1fiBYhg30OK4iCWZg4VOCbMD2YLIfiJGOtnlYYtp
N2imMDA4HjZafrZZZJ+/Hlo9XjmcmqoiedQtn+e+kDQ/g1y+AWzRe1rb8Lp5P82ejTVfU/XNJwEi
X55uky+FQEiNMZ+5LTgwMUZAOEiNc0Edz8SRFNhQvIhyjreReSr8pTJjKxJpDN7yfrgmpODZlcF0
L7NROF45R1FpgaMPKOxytBdcezOfjGz6oCpnmqG2Y2jEj7Aix82SduuREKqt6H5fSQ2v1z0G9L0R
zNZ/D+KiL3h6O+uK2WlB72gf78A7PCcCMOzhnVHiH9r0MgB79ejtyOI6pbDcCAoAMpH3Jq1yGUMn
/aRUcKC+jBTVRCMdDrBBbzPwjKF05biljJyj8brrBc+GonGb8zcdL85j6XBn7AR53uy0x8dGvyW7
ZpnEYmy7YkbARdhXO0mo1VQnfTzt+jZ+aHPu3hE+G221aZEBY7GzP+Bp6WWkbs3wbql2YSQU0H4Z
Wa/qkp8HYbsk4WSo4f37sykNG3dxb1tpOt4RihUqo2PjaDJ6e+5ExnpMp5W0RaGNwh9I1ZxlJAHK
hNU6efa+zhnw/XNHIdx8NEjZBdLzSHwwrtQyBJuMML3C/+cZAvw2OD/tmE2yFzhP/BhGvJaL5MdS
SbM0UX/nS8q+D8JU4U1dKPSXu9U2/Yx8u5TuGhigtNDQvwDTwvaxqfLVGejIdFaGssmeeIEQXi//
5iTPQ1BJBOIPoFghQPgCxisX8zEMRLECc0F8DMGX/PE/PFIMseqswfJWyO80U1645vfjqW33Cmrg
8cTwNA32/YakHRsAooBp2GF41fnx4Os8IEfMx1wvztCmd9gm5C1j0nTV1CYf1G2/2rdR2CpBkILS
70QB1XpSZRrjpA2/CUcQVk+2utdcjgYhld8I3tt8iet5R6NmGIKB02U43JML8+H+yh3jE171h1rc
NGsHDVtHu6ybYs75IG0N+mHs/6l4RTas57uF9pF8TltCQemTgDQ+UwbKLVWfHFqW+o8m8OyJd/4t
2v45fWWImJXnuOIqOmsYgS+RUun7WMFRKBUJXGC1IBjwlsWxqkwINNMQaFzTCSXaWPpPU4ot+w6T
NmgENATClkSebrxQrDJ8Q6uAcKw1K5niS2cKUfTiYVmbahsFEpQrtPRIGoQ/tw0rQYBesU1X+xbF
fJByIJe0065+uuqVSTU7ZPa4MzW+VEiE0m8uc9kKG/kEZKgItbZ7Ku3hn50evt0v7bye3JBBxKf4
lrdP/F8bdXWedOaS2HTO45rI1/EKfYW0cL2ElJtLee/JizvLpjoGu62dQ8YFW4ylyCJJCrpxiPlu
lfsqEPEyF2/qpT86oLiMsTnTPPBMKIYK74nC8LgNSuUzf4zE6ronZcTdblwl57zgsvzQ8vuEYfnQ
O7jKLH1pq2cGO+0JtnMFdPryTnWGgzWsc6Gfdds/XeOUmRzgCcAdjwxckcj5SD8Shz5AmOEOSuqK
FP5j767gKrVxGhLO8AtADy0Rl0lvdrcjPfeHPIGEip2Ynz55uojQaGhjm/axEJyfwmfpw9keXYF/
mnBy7HVaTIgbBQqk+IE7QIWTTokmJ7tpIcjZR25mOvj4eCYVc1Xo6cx44zwTFNAo7ofWoCnzGLmo
D1nXE6+q0JGYYLorq2xgmjf9cUat14r0b4B2hJwZA1xWjLrDomeAYSn5pkf7aeLqKCLRss+llixn
yFU9GTrVUl1PREcEqxu3L5gelpEDyIJxGcgyjNkSZ+0yuwRh2NdnwvNE1HoqJAdrStyhFe/QbHiI
YfKhazbeJyxdMPtjoF/7rvk0DOhcw3/wCGSWN4JGNFuY4N7k33kbBkfEq1qSVzvt4ae7GAACQbxL
8IjZ0l4L/nZHcd4Lz98J9htGNs7h5bh3qTCZsIxxj6Z3ok/SlI5QyJ9cg/LO0CggsADe9YJPr7ib
EYgBDaFcjc+uF/qkFfz3MzmftyWMwWTdPBCkLpsNJLZAOtBWAlCEOubQwupcsl1ozUk8qloBHRG+
9lWhYoQsdQ+yz88j4YaeiBZPUetIyEdQ5/dA+Emt82+vPoiUIPHG3iiIXgg2SJdL4Pr8yZJ7i0lK
RfmNT9K5INoeaLZwXpKlx9NFoLOfdYatrAsdtWxlDI1OSSY2vPl7e0r+RF8Uh5jtk4sfpZAVafAK
WB2R/aQqqpOPXn6990GJnDjQv7nAh51YBdbVOc+XRL35xEQKO3O3zJehmNr5pSRRGIq9g4zBQM6y
oZJhoo0L7P++cCDi4Odq9m5sLM81bDN80N62jLsozJPcxgPVGLVLX52hyc9gdFfVXcpxmxY/YxrI
WUnxVbhghBiRw7Q9QrdNqv+OwM0LyMJqNEOTuxilC5OPXjIQAgqtnlEzU0dxpPcGkU1k1zdRa1Gc
gmhVUcuMjF2IIC/y+Hi/TgVCfHJb+qVecgW3z+M+zNWaOHSw+52ual6pKxkU+6sL+V6EE3UUJ9Ev
5fthxeLXTid6lJQbrD7FhOtevPl/RPXr2AdQElzg3KD1gtu6hQsB3dw6oJSG3XgYC8pcfET2dh/Z
TclpsI14+EDfskmdAIt4r5UsnqH0IYKa8DBoO/xQslXyRvgH4cBV4mnXBH3PNb7wyDSuUMbq65aN
bYaPiNpX2VpV35kTo4l3efHWLhs4KuODK0NzAzvdLHba/uDOYFwnkX3VeCTFsO7W7QbGf2otGs1+
ZyKXorls8tXsaEZQGLVSH8XE6raAWSNvNDSemzvfFUwYw/IGZYoeHUVgyvem50+oaNbsx0v4dzhN
JLoJNh2hQrXBR2Fc/6ObaZsbHW10I2B3UTY/6KcGqZ6gWxmfziehRyEt3bdvD8vT7oR3Caz5SbEJ
1+wFuF41JALJ0JIisTSlHVyMnYtA9rJaG4SKSr2jO/4whTRQmbHA3doEChIIQJQE4psXPbHzWs7n
93b+z7oVva0QEvf7drZqmxxEtNjuG3QIRPduDU8LZfLTvQHVFlDICKVpCF53dHHQTEjVSNi5mD8k
gux8wR4J6HotB3FHAdbjrNxvSPf8CTI5//0kanPHVAe2gSKG+MqFiUKbVJ96zxlwWLJfjZJkKob0
bHJ9DkQ4XfJI8g6KHkiG9U/BHHaN+Gcy3whi3YhUtELwKMrgv0JVsSiBNmOVAqOEzfmeccRfT+dL
Wri/X7X40CEYsjUsAxWeRoIuwOxEL+1pTGnwe+7S6EoC+VJSvthIOaTDduse+jFd24abf9LogG8l
RmS6BpbVRc1w/tBqgopKCPmMG7muJGrwulwDhhcW4pw64M6kqyAm5+6Dp9SPtrHX5HCZ1Wyb2GOJ
IjjLxls0SyNlTyF/p5R9Vm6LWZoGXFaItKdGoH5s6mGL2Tc59V422aO02BXcBA0dfQhEWmvpLPU2
CtUW8a3+ehQ/lWhC4ltI2igvBxQIzH4t/RMueN6IKzOaffhCqPuLGljvHWJmfLQ8anMXE4BEXnLT
iGbOcSme5aI8+idTP+wwD0CbwfxzG5hBhdXQTXKAJVLeenEcZu13Y2THY3CJ5DVB50wv1787oy0H
rLAFUFwxU2ZO8kSVelVamowiXp6uE/oU7gFI+kFEa9MC+ZuMTjK65CHNsc93sfPnTbX1KmR4xSYy
mET3fdn16OXoYR2g5eEpuMTJV6eANBwhfv7CMQkralPX+sWPtUfrtu71sgm4r9zh7Rs5XK9MtvKH
0LPaSVTFtRqAd02z460dSZheTuK/+/OMilaos2kwh4XBh1Nw/JWOB5xymhHsw5s5nbC+h73/cNKP
T7SJc+hPsy6yOoKJd5/NcWAmW5IdHZgnxGKmfXZikAy7hPjoTY8Z/kaZeJ8jwtvM3mnIfHW+0vOU
ez0l3rk3Yxp52zXKn5YrsZhgtmci+sF+B32ICteMmqLNfZ2ftrUHjqtWpSaZdN6iZSvWhfIKKou7
ctzRG27zIqDcqqYq+NZQx9l4e2812bYGZoBRaFxw6/u1FRQl/aJ9itwk50WCucNyHnjmzVVOrvaX
IOfPAKD1DVrRnncKUUwT4PKaqfpc4N+QIKrt5VAnnCAUARUpDjHlEbj/bJpXsqQmOEaUtH3iuWIK
C8Bz38dki1wjoL46TVRpqyB0gBr0sDlasZbJhcp4b6Fbp/wdn1oE/Kq39R57kZlXOQ96U1IPhdhm
RcTP6MgctiU76xg8EsJCRuPyEaNbvA3K6z9bjyKFOnLwCZ8yvlgOih6E8jGezS2pY52hribz+lJr
/Lqot86CE4DwRcKolPmjyZa4ER+gFtWjF0EA8ua8SJL9MiQ/7rWQxJbCYAZmpKZusYAmeQypcfKY
HcaRpPvSllP4JudM/ENHJK3SlT2MYiDkAUtgItDBSPL8zDajb7x+BRr9uvgYKgjzAFGiqQTI+ZPS
XPjoZtQm653BRPo4x3Cku3sD47g7RWL//7QMzLNa2VhBk6gSl2tVaH+erbahIHwMMQGGrbN2WVjB
fc0jCV8ktdgfqd912ndTRZ8KOek8qo0p1jcAtgnTUU1GpB2zlQd5jzXcF0Myb8pDfRq2yIliem5x
V9XpQRMl9/Ds8z1kyrrn9MbqKH0M2xqSvIvS5qKlZuXJubDnYU3XM/uNM6+1+ipApbBHC25CcO0R
PM9CLjNPQ+rgOx9wRq5v2br9E8Vp6lCUuHvwO8jp4dlz/AfM8o5KlPUfTyUN8v56ZJIPtjQnq5LS
ShNkFTt+ICVL+OgmG5eMBUho5SuZhlk4sMBHNperXPWVhjD/vV0cv4cKAq39z8hLiVdyBFccX+6e
GL0hnR9fbcojJyNV5+rWnxh1oAokqEj2KkoSmgj/BJq1Dx/5nFfLAXpsvu4XPO2IOUDZu/btbhGe
ZNkDTn/801uzPC0sfWWlk9gJYZ7bdwn+p8GmsOs9de+53X5D4yhaQdod0suSGfCeskXxTdGJFQHL
s4M6eL1j6YEA0u5jdynMna0/WYWWzCFXCcCWjUY92RISdBmlV/WyxzkMzolVjOgVUu7fCiO9YLow
181tmVrBXZ8xdDqQsxyiFzdZ411SJj6BA9HU/PM7jf/FJ15g8oNnkhFFlCm5LapbS3bTvr9KOzVA
ASu56HryVYqODGLRzt+46wsbqvncRVRMBzWKK1Ft6FqvcJ6u9+uQNuDgVeRp2In3rJmqgygPOjhN
l98OGg0YVFv/ocdJlGTYxCb4WCmpAspY0iPi+xl1PiDJUnPPyivDx5eOP2xaAARvXGhYx7Ihp5Ta
XboDYsHiGO8IqaiRnn11KVQZqJwhxArYkAFCkEmG6Se75aZkciQHGhu2Q0Gjh3KQVc/YiXDG3IxV
I6QmtBjM3I+KHwoe2yBH3XqH1Jn/K2XYJHNALrXijvmixCZcGq1JsQIMckzKlDCAoQUB6z+WXrx/
bZi7JSFwRmebG2wMrJgJiS3PHBtO1lC0NNUcpYkajzpDs7clth6Blb3FgaVgMdx1BV/q8GooCGL2
FBU7z7HB+VtQIghwrW/L+DVgI/7tbcKzkR76+HNe75YpA2JhyBvZuNybXuLXfw+2BQca6SgqDHJv
Wk05wZ70IFTj0aNThJRiW502HG+gpmnxQiOpnmuc3NXdOzwgT21XHtFeZZCfcJki4XdV5Z7clm1L
yXA+Zs42rZ6lIIV2a6E9u3jcPY7DnYMxC/s4jKsJkkdH8oDAyiNlTcPD1Ow43HnGSD1MdV80tOpI
RCA+6AywMRQQuuEVQ0iH3QQ0wwOhz7KzR7gSTWLgjArJmajBjxwhCdcyLHUq9lTkpxmBZ/lcOEil
U2y5RhkmrUneLjndsRaegtmPv3lYxl72NrZLCiQeZ3xug/lenYDZRwHnBY99NxblIq8UVLIXS91x
xDbnJwXiU3T6ahTjdoFC0cfLjalQkp0nwJELO8vqfXAMzQfdlnxlRnsX1wzDEuFEUBcoCOOxOuqF
69N6AyXLCMhViJopfAePKgwPPwwaKFclkMZ7/+f9q4vZBJpkksjmE4FjrLQmbtnQJWCTzVcXNv1T
lOZF5C37NJ8U98QYsqUuXs6LjaayFdqF0Davurcd/EoAuS0shOapODSh5t3etp63DFmhR/qttuLG
h7q4sELAYTrAbU+kEUFbT6+pSikTV6FCCJ4HGkhlJNz3dgciTlHpR/N0PxEspsSb5l9qUtKYRqk0
ZnqsXHKR/1L2TaeVTYfcvYn/MkUqj2M0A66CwRG3CYcegRMESzWHCc3ZvjDQGvn6VJ2R9SbEbwPm
RQFuWXImUNGl0x/fbkzuwayt8c8U3Lt5rVSbdVaD23YsCzVCGIM2hmoD0AkdZ6cJWYu2K3ujZ6tu
d1oYG359+4Tx5I0rF0Dau0lJ1nrtoyxGXuiHS8NzYooc6BqazlV75AuPf6yNvNDfmPG2lZbGf5HZ
4Qc2bpkS0miCNnbTFr+rENPEiqxWWjycLVfQte7ZrD+cPiykx9a9t7BSl57vUJJmgdyK3tbMQ7MK
t2zwK9wQFzv7Ny3l7worbJoThhkWXSjjMCsGHKVeUSG/OP5WbDi9skwPL6EevXDLGHVx4UaHtwar
1/KlGC/mN7iFVgPm2tf4ENLlFFeZ0ItP8QyUzDMB0vJHdttjJRt/Cw5RC3Fc09V3MopeWLhjX4ip
SCyh7X86CtTJtJvQf2ca52m6O5UFszlBfePorA8zFyxFET56C4v9CBSss9iDEhPi8SRs86IWBMWs
2owz1I76PlswQCTKYITl1J0z6Ft+NZUC2ECwMxNafpQneeQaUyZ6qCX6jFUxSMn88cpBf10wVKlT
Em6nJGlMmavJ8NjlRr+PxcjixoVl9Fjib7hJcoCFWK1e7tK/RGu0uqzwzNkvE0BD+KYp9X7AW8fT
ZlFbqGVnkiX4b6n2dLiPkuJzkdSj/aMTyHl6r2cOtW9Pbn2T8Z0FxrJ7pVrZ619308p+AfoKRiP5
qWg5IGNXX+EiBMoAjrklLaUxNiuH5KmVIO8N4kw6hfBx3iXXMWv3sGh6IY2ozGF+0a/8S83/jGKh
9F7zqK3uCBgHUyaRVxTBPHV17RHksFnxb3M7XuyQgJaZYq3fRBhSfW/j0gvB3IDxUXE9xGX2bXGH
VI+FwpLAZoUOg8Lcmp8Eacy/2Bxf20ArissyIxsj8paJQQCjNifak1p6rXPbIBqAFR2AOUJY1nCK
OI/69hxzpn56xazczjeTt03qydOh871nlJyIK5AJzVOvtZv6vp5aaHoaDnDpFSPupJsGyExwVQuW
qT3G03pu+Op4ZpNeqMJ6NSVhl9/tBc78p45KGl0kq2Rnrb2UTFmutCyGOjHXiS2C12/S9SBpXXKN
47bVU/5J1LbfgtxGej5u1PDFbOwKbWUfFlKqWpNCBf1FJZUobmbZOncvjc2Xqrw3eVs3/FxwwjpV
KCRQv5RJQy8ffATBItqKZfN18RleWxb9QmlHdheZjXAE1NCN/Ao1AIPTvh69y/ppf2Q0qJkizUiv
ala+01kCiskfJoJ/reA1hathW6Pvd88WgbzyAMEFR88C9sRe67imthph6Z9oKobZTC8yea8g/get
OjTNIs5wf4fgXRo5Mf5GRkkChQeb2LlGRDFgc3A4ujbxMgvDia0vlOTyMXTh23SyhPJPFB2fAlL8
Q8YlgXY5ZlYidNfJ8jDxG6N16uc8J3OfZvXrIdInGUFiDRcjcYxZ4HQqtXT0OMoo0FhwgzKhM/qx
3vpFsufQr4HYtctD+ApWITYyaIUaCOpXIJd6ZRu7SHeyhn8E0pOX+K/idCmXZ4OvNKf160ds4aQL
4ZCDwdgS5qDm7xgsnrHAv0PHhnKK/d2c06lf8AzCBNBiVGJJf1lC4lZeCUJV/E5JWvAj3+p2ZWWs
mZRnYIxey87tUPrsczIonh3aZsdgebQDwegxS/QJpXjkO5cZGoMkp3IB+f/169gm0bIFmSeI0gI+
odwQuLZwXRWTMRkish9wCtICRrcI4pESRztQ4aq9cwNTUV77Aj9ji2qSmwb1vnwshSSrOUu/HXE2
2Kx5Er6OhWgdVxt0i7WcslvfnOT4ekZNIv1eULHm8H34iW7M7QYeGDh5Cumy8OQuqJU57WF2+Y7N
nA9z1IphkIVwquZuaVz0DOtdfxNgs+xLU3kEM5IOUl3JUcYBnrpu8jMgvzEhH9sZJcz/H7cojpiI
TWDM/VFEcanHG1HYMv4n3U88CmsO4InvMEy3U8RwV+dBurBDBwK/9ugEbw4J66yyVc1nW9xcZ3y2
MASLAqVcSUzu7dUkpuR8eI0LUTbscnXIDYXao1EqFb5wOKkf6RCo3fuIZvalYuy5jx82yXX5x3YW
JpnwhyRkd428Aitp0YKa/UTTgPTbMQw9Bj632UVe0gEChmAUj950gPw5p9Ki4QvOzyp8lEX6k2VP
dRexo0rqgaqlUDWbaTJdGelwLkwRrvLv5Oxp9KLSTXeBXGWanjY6YNya40z37Kjrgz4VrxXZY3OU
gsHDqKtbK/kDgKuNu1GhyZi6+9v1jp+Pd4jvlpM1sBD4BCFo+t/SKvCBZ0vYUuqRp+IxI0GS+74r
uf/zz/Iy0+K/Sut/Q+kgYozL0NxXdROeA0Cnat2mwLq66XxRpSBTrKdIbUpGY0M1WBiMMsRPcJHk
tXN4ptCvxb2PIDXAVAKLGsN9jo/34PzHJv3N/OY5JoBvYPICaAm74jH5OJWhiWUL4ltGjZN8KGKJ
7nwbHXADazWdwHPqGTLO8ZkqPXo49FpUkGyRNK3G7bh2Ru6CNehGtGC8GaQVPw6vFGowEs4w1T+t
hhL8njf+52JvdA4sv8kFXAkNoOAuku4imQoZMsFh+ZDTVEbubjgIo3YSKIqDcnGwCcQiQzCzgyvd
c9JBm3oogZJoLBsqZ5/FMlKCPGaqbXoS1jOqum4Tt5a2TIys4Q1N4bDaF67+cDFLFf846o8fMkTv
IV9wXaMAEw4kQ9/gB/0uQXNvXId+njlSOaC+QZGxiSFljR+DUljDJheS5u2MPRknLdTxcxGmtgK1
5za/J/9G4g+B9umUMKMQ8r03n1LEJpqeyLzvjS3SYL3sm2wO3zUD2cWq/pj0mkSwTsvZsmlk97t8
IPbtE7JiJlXKssFFSwXqie6qed6WiYaXarsfH2jK2ZzqxQT9NjvsytA0AI/DGmtJzbj9EyouBHzM
gOVxoV7iobdcuWtGM4ASHKXX/yQiJfxvfA9WGbUPYjUivompAAbxTXh6+ksHuJaNROvOQyGgoru7
QtE1psN+W64fCDWr13XP4EERnAm6idcYFzoN7sIvkFkmQAe7X5ab0Ysx8jn3qPKQXfZQmeu/F0bu
E6q4tdIHWppwOE7x606NKH/mWa3ak8jvxU2XRtKbZTuKdFJr9PXD6uT4UA3OpEtrRUbRtTCxHn4C
X2t2jFsnoRsnWrzM6WZKsbS/Pg24E6uMmmLZ3DHegKX7uGAbhOveLxU2vdIzv7aRlAUdvvJWm2Yg
hv0ZSat3GfpU86VPhqR/Oks5ok9wQp+I5XikWCY1JFjuOdJMEfBYJv3j+mwacNt+nlHaZwqRVdL5
5JERBZdG6nsfeC0S5gB3PcKVAj+QVWhjoovXaJ/G88BHS+7d/yVsc5nmhdcNlb9fYZUOkDM/P/Jt
3Ya5VdVI2U9u86bbOBeu48rtuVxSv6Z7d/Vyt/M3nlaB9HG5VQKdjzRHWaHJbUF6j8p2ujbroKU4
9yiOJY1fZBRHQm1HggaSZjb+pECN4j6aLYUzZaIpD7EO+XTG9jMRfdlmVmnlue9f+POoZOOZw5t/
peO/d0e6oNYNhnsuNAknzTJxSK66sn2BsNJiRpch/MiS/tt/7/I4A0Y+hVcaABp+JSrxzofXdv8v
wOB0KA7yPeeMx/h8rMyyN6/j3VBoMTJcMYmKKGvaopqvEpmcKUYkQZ8za2YbwaAxW3YhJyYw5iIH
jg+9JpUBBiqL1t04GVMxLrUCVO5DaNFEaE567bXTZ9KDb1UPRbdQSQ61LXq0v8UQFKjgTaU7Y0UR
7ltKLlRXDSIT+f1ThJw7gLX27qIKcYY9U+I4hzbgqDqhfvX3WPlmqwllBrcc/ZNPxreXsLiz4jKh
HHvNwdmtKJ3pTujmaSwOH54hftQBXpDG/HIxAo7c/VQGydg8F7I+Ije9qJ9Smqqp2i0NQVfkUBD9
EwTMMwSc8vCT1DLXTtAsB1N+AZ1rLc9reR46z+FtNYt8yA+3r7gXEoL1kRkwfh5xAlVvyhv3f9qo
9n7hTdOHR5hggdIEwl+4nAiE35C98KcxVyeAbdHZkwZE9CU1txGDOtn3SJlO2Q+3kvEImkapqLL9
tCXYuvgxRVWV6HfhHKRjsQQ2dd1SqkzlXErx8kefeEoAwaeATyS8Xx87OcDevFiPvFr4OVqjHRCz
rANOeB62E73aNeng1bAF5qVlpVSA5txHywjo+aHYEtqGokLgK388gh6Ov/kiXA9IPEpaMZ82En4s
ZnlhWDn/coZzaDRU+h3uVSrhyy99Umildq6M3TXxxxuVE3BjUppsGTNZOhRRdgR6g+kOEe9rxyED
CKm5juNQqTwjikOjH4AtNfsZIWt5q1Tfqo0yV1xnT67nNl830vBVOYnqoid8IajvwbtXMBBjf88D
3XQysw+mBe5KeviYGi32dtjDd8ms6e+1qqxAgH9tVEqomClY0gQJpX490VU4jB0s/tHi6XX6YHLJ
wZx+U1OX4VXeHm2MzOs+r4qBYMVx73I1TypWlJcHqc/nJC4sTfNhx2MG3w9fT4kjQeMpSLmBlENp
vkDebF++3P+SwnRs6ticlUYCiZkA2XDnoT0szrRqV036+Cjd8pTZO6z9qSHcRjzw81LPQG8L1tCF
yrr7gp9tlg+FgBQ8eDDDd+BOHjHS4ujLWWMv/BK+KCnhoVz8P5aY9P8fZ+FYAAUvY7gYusNFAymg
K/mVQHuCgsu6st3JwntJ6fzOqdrGAj1aBDe+DtzGAK0tb6H6WtMabV1VJYEevpLtgekBkhu9xPfI
oga9YvLdhe0QYcBrtR0Z1HnqfebA9qNJ1J2B0sXbxw+f+/q8wAw2hyWnlZVgrmH8Bw5S15OV+Ikp
Ex3rRvWA0MC4LzlltoyUQXD5IDjRGsRfPhyob3EAewkM8cO4D0JrT7fPjaG5CcxbMXEu/Dv5OPtZ
98tqK9hQo+nkYzU27gapF7GbvkxvVLFC/ch2juiVf4UsEb1tJ8YL4BdWZ62aLuavDC43kfGgmhP5
lhrJk6f4AmVKT5VVg+22qqOlcxq0woD2NdGTptnOsvOGip9jyKHdM2SNwEpn61cYEIQ0zZfKEGFg
IvHHaSWezaIPmYPd+V4/OquD8EnWRIVScVygijEWPs4QyeFvzodEEqi7zrQ/IMsqcK52TayjkpgT
ShMtcxdFBHB/6dRwd0+lFBhMaYhr6blBQgF+kt7j74HXq+BrQr5LlzLj5vgyyKCC2kdUJ4S3CGKY
OIqXub6jH7I3TjASDXp3t9J0Fubh4gy8qXYOVcCzAVcmHjKIyN5f/n3sXXxP7MYMgyMOmBMkF0fA
6eaeNWstUUxa2LdSqekwHBdSIqipSYBW/5Zki+WLkNhP6Bt5oBtYNIVJOiOFqjvbapNnRvQloFDC
9it5sxiwa9gIl7X+ePJh8xM25vvx3smgWtipMJa6gFJhErRis8hWwASnbkJHF1v6Ue0CxBIYIsX1
dgKcjlyXy2X5iqAgPWWzlonwgoP6vgWleJUA/HLefLR4odSyV5GWg/+j5R1gX7SYDAtqJlgRjdAb
tQFO0iVzD8jagPxeeizLDrWBZ0Wib1ebrQ00SKbhjnoP8Ov6prvC1ikoJ5BwFy5yNhkkgoJcU2/Z
09V505HA08Ohf3TJHV549sK2mcEOvlETKwfGVCwoey6sMWuBMkapZ+yPxXfPvlAALvZTQhJexVe3
UlgnQElzcqB01OhoMjT0uJwTljeTOURNsv8PPJ3YUg5da/fKIY5+77ixLlKJ9bmelvGrN/PyZtFw
zlEmra5KiV4uV2c/ww4ekj5j0qHe0Cztwt6dGDnQ3Gjy2wSFofVUPy/EShIshTOLAcxNil7/xsLT
RvzdwwFuSid30r74w+ufw8hi7xmM0A3nWW0uSy08wdHp8iHO5OnppFcMpo1Dq+yn4PV/Fb0p9UaW
cxtq4Yv3S6h+TSrzKuNcnFcbuhkqfoOW/MurJqn78mnVVPjzhSHpoWMvznWSeKkBEWjZIrYdtjUK
r3dTDTmPRDkb/6CMqMEi+a/jMh9RpK2Nuwhztfu44YkIiqCflewsk9iPZUtalq8fgVBNgQkF0goI
OaB9bMm7KgXVtgwGF4fld0lBbqbqd9WLhH+e+JBZ++6wXWSylZAdDq7qCvse7nzvNVQLId92yqT/
zytL6FPfN/+QC2qC6joK9nQUq10FTsBGIqnIf3O08eaR2pK1VMEgf9khZNHHIMLMfGppndaUGHL+
hxEE/v7Z0zKDZ/Ac/Uo8i+Kw6EEO0Iud5Vq+vc0vLGuNIxRTAiuE1smXXu9+pXvcdUEpHBWR9MoL
vI+mlF6U4LBhBnHj7FW1iCYvywlAbRk6UqgWbkOgVtqkHrPP4ud5c25Bicf2NeYZPwPUkyDny8Qd
/MFjyfUYVFV17PCaRyAsBD8QsFh91V/RKBjXxQXImdefb8XbI9F6x2zPdwZY9cKrGyIVjMl40R+B
ZaljsSjvhlwNAlGFlYkp7SRXK1vOi44vRLOEWUNx1uJD1qqpHfDB+RTaL71HnShmLHQnBbz/3wCG
fhEizN9uY3Fqv+YQb9UeKJ4ELmdBMnqQ/mclvWvhcWG5cfJJ4SnJRkstcPgVfRfTXY+b4xA3hDsQ
6R7yn6ZqiQaJ1HX63DVl4k2Nt7h/ZxgY675G/OUL54ZJbB7/cgqvVoswhr9TTenkej62tyLcCP8s
67Lr9t5Dau9EPBHr26GRWIJ9cqtiQu91GB6Z16JCYw06MA1yMcA43zRUn2u4X9rsFX02Sr0uJ7vQ
KXhEg18HgmuNfJiB2e+iyASXgtCq+fJjw10c4XXZV/wOSXtSC8abNMhUq88UCd0FiOii2uzW8PBQ
mXA1b7C0lF1u5kRWkSCRago35LVhgXsWDIyNkFDUU5omwouBS6hEdNrptDemlENJ6kvZOKjKbftw
NjGD3ckC78XIy+LaLHPurge6BXHYL1uQ/ApyiyUpAiAszLzp6iB6IY5K0nCYeoaPXvZ9l/prNfUR
V2DR6Cl11XVckXfAOnxQOuwGv88VulvGRmq20SjtyDX/2n0JttVDGJKHo3jdsZQFUuClXcLg/ekE
Jf5sBP/J8MhfG4GaAxqB9kwDDhpKT0RHMEVV18glqwJegpB0fOX48uRzO2HiMh4lFsj5MVgrpnRp
GMB+xUWhZ5KW1Hl5SMdOXyLrIqFqBbDlMEbZvTkGqHeSYoP7xtdKWd3W870JW1/Hula3dKhFiebL
HaFH4gtNENkpMdeamY4UFmbLggS50W1jjji04JUR762h74qFNEJlgUr20YqSDhm33viHksrs2/vb
5nNbY4Ynb3feaRoiq2g9Zk88fxoyg8S1CKoW7em4/O6Ac/xrwgt3f+N+ZH8DYsSDvyiwuyoP+pBW
xjergjUkRjYvIrY21CNQdHGP6K7htMdKbsGcEATPcEFtNvrqou8LASKcc8BvejXbx7Gaa+uwckJG
XeSwegiW6YbYt8yPayQ/Pl2qo7DSb/gSRti7nYnn0cg7FGgAphN6tNwBvn2Sm9430xKUvxw2L+sk
yyLn0BBHj41nR1pHAgaGrukLN6gjFqegi1La14lhvhq5nVU8thSclXpcy7DtZflVI7o+nwzlu7I/
qPyZrvudJqjETx9OnkYg/SWfM1CiEfgnIQc9ICTSIlZHFCephGH0h9tw6XqVUNbr2BiF3h2Bpqhp
xcoD+4Ri9s5hvmCEUV9FhsGdp2Cnz1qafa9njEuM6p5TSf2/05EKnr98n0d58i9GLhZyEc/x8pKq
G+/SX7FDLxNnOYSB0sjBoEQcgIkfLthjPFIOy//X7R9ur1yHnLq9XGEgMscjPhYoMPTSBHWTNNuV
5aPHTgKy37lkrJzfzHtYCynNPfc3dFUJBT6LZ1/ZyCr8/n7MuMe66SGDcm29HaXKFWLp7PNBTtQ0
VCZ+5v6JQatI2s+qL/cPNRdi8MA366t9m0tSnk7ljxUbCFBOiAk59G1OaUKhBHghJOTjz0YANZUa
mO8jbXd6FeZCz5mNp6h+BQIlFsC8Y6ByfM25iLtJvUnLwJkb2ZwFl7HixXPvZ19VRdLTLO2Dw8n8
cfK7DpBAlbq4BrLHGGqo+9MhwqTlvIR05IeU/9diSD5E8/BJ/EiJF0j41Fh+P2VHdItHboJqYaYd
3B8Q09Htt0e6GlN0J3wjlnMa500lhhzeTy4LRZwGh/RXERyk2RdUUV21RpnFI9vy/g7Ag0pAIhuS
M/dyiLsFqBmpxpP3uAnz2xVv/TBsapyalAyU15InkWLBRMJ6SLwr2ukSepbWnpwdqQDvCzLztnLk
lj/28JWVnHeefI2jJ3dSPNoI11nzFHqWAZLejkLBEvBzslsysBEJk3Zc7y/EAegPFqxS4vjFaU8/
ygCrOHOj4ZmqkajhqyN0pyHXGQvmLVHoQL1VqRf3kUZqSGExnHTmeVS5vpAyaKCjf4x5Edyr1gkV
ZDaMujEylBYNehsrs6Ou1WU8Ekv2aMyhPBjUn83fUZ2uKpIRVnJSrkFW7aa3+faHeBkdZa3XtYUF
p12STUEY31G+Tf25KSb9x3JKL0NBEFWWuphGEnw4EqqtpiTITOKldRd0BlHNyr4U7mnUoW6dXrHf
An0wvPBV7ehXqN2xxph6v65kEgHq8/6eBTBpqK503eUHPvzYurJfuivuUBGOsFFUeEUkFXQC+jG5
3UIDy64Wqztayc3Oqi6ssR99HJRnT7QeeMlkh45gvcj1/TO66s4x72YYXiKdELsMK9FHP+lzvKMl
jYzUze3pQ3ZC0NhmZIkd0C7lV3UgunkaaSR9jwQy6UYpie6ZLvsiBv4Kt6xz+4Lemxrm9DeWI6EK
Kc84sw5GdwwMZ7BUgSyCjHFwKczAaD4y7ItvykmB6TrqDmLCVR5Mqy6Tbd7aXWAV64Rau/vKMhbO
SQ4TKMFNzZKlapVWG8/hnQCgYREnCQMJH8Hqyc/9bXFsmrK63wvslRrASjRdWMSx0zzTxEyu3IRR
u9NhRhpGi6sjBIzmwDjkCxMXGMI+KxfSK33ihFy+1jHSkdfvRYZaKHtbq2dgGY+6StJxrcsCgnTY
Hjjaw3uzyQGh/DyDmG3qYvtfewnMfmAOe2m+9QZQ9RCLoJ4x6FoUiQDr0lVIYsr5AR+3MEgcjyo9
bSjPi/R1PCNn1XiNiV2A04bSJiUSP10ynBm8bFuTpf/DSudKFkQxlEUTJXov/IPw8hEZMyZE7p3H
8f/vKcO1ZZs1GmbzaaR7ziluhJkgM8PSYr70zK5RW4Mpwklb0UMXJUVpyMeMloHCmXvi9FxAPn1Q
F4X7oSmcvjTAED2V47GbQHCR9ss91SNrhWU4PqmI9l1urpwsuDyH3IjDQZ+IRpJ3ns6VjxQ7W90q
Kh86U8t4nI7owJY4BZLoxmffy7ZnnViCp819fg2HOPvKWUf6aeeRsRGPGCTUlVuwliOtit620/f9
XQTINLCiePFPJV/H54XiKM0JTxczAsaC/xja0US2Oa/Ay3Yzxc7UVA17TtfxJnCoqFn3lw/gSg+z
byoeW+Sx0K12IDnq7IuUyOuJWz52q5mJgtc/iPyleoHxOVhNHeC1qFK3H4AbJwlWVYSgyAYYW+3m
cy7VfUgyduIlw318A76b55ZGWYCnXqaFPT8wkXFm4ZdiIbc4cFPWYj5zqt/DsLqgNKNCbM7UfVWy
IXKp1qocgcGLV10HFluVGhYKz1BhcchpMPm/LIH9sohYaxV/L9woxzeXr/rNi1vm7P6AlWhPXiQq
bB16c6+zKbYirznZEzMKTnzEbgASW6Swm0Chp1n28N0hAS4aN7PoaXCxq4QmDVVozSqGG3Dgak3V
hnFzQpH6lIgEMEOP4vS4n51K47szv6nj7oMYcMLZrbR470qzs1z/huJz5/qmxMKaSE1cX+jytWmj
xYmjdRvV8vt0HM1O4an5dHpnXVESlIRaNft3tyA+Jx69nE5ph5HfJb7rnz7byyiW+/Kx3QvSWsu/
rUVCcAus+r0ZmbCs+h69ux9guU6W34Za4F89PJyn7cNkPvdrxIMcBAiJ0aVYkmm8Fc49Ama5zjqo
kwAfiGNPec3IUqUOaFr+HS1oBt6DQVQX12OGUVw9O1TncaSHYsRTodR9UK2G2QjNACzi0j7w1aef
V0WPYbcVVxZi6twPRvem9jxkqehMHHuQ6BK0g0SWQzG48NgaoQhzL9wMtbhWMafMQB2SWYFi/dLc
RQj+I2UslDNZk6uMfTQP7Y1QVTqZpPVeJRw+L0a0EAxv9YrMWOUjvWjXyQBLuus2aFXsB9k6qyKc
npimb9DNSFxL15qp0zuv3WPO/gzmzsnDwM8Ksy8pcnpPM8Bb65cMUqgqTRqy4Fk6/Z3jaaNnAw3H
Ej5F7SWUqYhgRmTae1DMqYHY8DheLN32wXXC4yCeyr2wBeE7hl7RIncEGBuPLexZOYD+19NvyFmc
tBx0cxrMMvOVEOH5g9lz5NFtOOHAAoSoKLU/JfQR/cqUFsfQwBDBrjb5Fbw8kjF788ZRX27RGZ7e
fA8iLznSyboMSASQst65BwVaMndBuaesJQYYG45zigR+uaLUt6upPyb+4SEInqE4XNUZGwPutF9S
u35OKRKwJooO9G8BdD+yhl+7Arq42CttEx3o2L3puzhUwW6iOJ/Ecgz3HEAoBCUE6toXNCuaOdcE
xi11A7Oe/EL8WYBgM2JjHYpMxTppQVal9PlNMx/9wzP7+RFgDtaicwsHMDiYG27ge75QmtqxNyW1
Bv1TVlkCh3rmwZDf84qyC1h2tvajQNUFrdYW8isWcyT7jl1UbK+4quxbfySG0s9Q6L+SSnzXDS6F
Nj/mN6/gEcQg0rrTN12ys6cwt1fOow5PmtAYHZIVlJS9OATTTNe1aYM36b42dc2n4KwpbLNsyahi
ZWpUw8OszUeyUUQ2+i1kXubXenBBLR7hRENrQJKNFgLVDJw70NSPmSpTkxhaPiUp8Qhz4oNRBU8T
ZQ6PnIWjhY5An8bATXEfM5yTGzobLLFcB6euE2b3XvbLAJK8m/9Q2eT8AvNU+i0nTG5lTW2NWlxG
g8RkORJktBnzI9JOQATymhVjh3Nyo5bNk4QCvI/mYzAgJ3Tma1+LDU/YfR4WT5WWM0DLdrFvXd7X
Jw3EGW7PQHWLXifpWVgTpVXq+RYoyz/Tn2QkX6LN8L8t01nEAN0X7njlqMs1g/skgNand8hG/tHn
gCH5TM7Sb3JFT92VPAvTHxmrneRzb4D+Y36MiqVHunqKSO36fBHZcTGdL508ks6kOGgJ34URCJxB
4IZ1fd41DxrugjbZMsfCK4Na3hIwYeNtqwx5BnCEmD8DQ30HFHsbh/pcnfLPGnA7dL2nT1PNj9u9
JGIyziFlK6DaddQsHUzsn1urPdTwf9Pbh92XnFXIWzxIL9+JI1+N4eXF6jTkMfhs4R7AZZTSKbR1
ddhXtr14za6c/kKEVGZmVI1z3qpk9X8GKfog6F6ctoTa+KNRJsgJ65SMPQwOU5IXQIfMYKBcgkrK
CGl+kSBsbFePfNkGFWnmELeBZOTMguKGVNAkBhcoFWe+JQlb5sZjt769CJy1HFZeSDhVyn1IiCYp
cevErgOjVVL3SsGHh5qKARy6FxxvFIYx0RLWTNES8NAVLaBclmHjILyBKbYeXLBrauqMtqr4xux0
qyqf2hsHZR04BrzM8lRvS0ohlbxmZP5Btdq6bwF5LmkPXtzJOQq0Ko9/9Xw0xQ/dgh2CztvaD0gt
oFn/veG9IQg5O6H/2i5m6U3jAzcAqzIOTl93sduOjcZ5OubaRhPgPEobelLk+gajSKzlUCjrYpCP
qrh96ljpXlnmXerk75IYUAHsT/I2eZZaxDjgOJXvasKpQ405QOTbPaHIHiNf7tT/Qtj+ZlGgg23e
7O01TxvOKQtdIttdGT5azbO/yYVNqriSIDlZLz7G/0aKTlLLUPQP7LZ94MrGWTnaiS/loa9G9If/
Zg6iwGzlB2if6Z7RMA8sdt+U6JeTCYmdw1jY4OWMdBjk26LTXZCvhkyNg7vnhR/Ye9aK+1CJlT7j
JeVZMY5hpXXwwQ4/rnvrZx3y12fO/8XBYIsOQX/QStjZo0D1QM90O8VvkZtOipfQE8Bhhci5LDxh
zmLrqmqQlHMn47fJAucZAfggKgj//y0qgdpjE41BeBWWxGCqJ3hB1UGu2vWyt65Dp5ThBX1+Sxk1
l8dqgno3l0ARSpFypGIcYl+c9RYlf3MsCUQZXzhQ9hL5ddjrXkT2Y5q+fmGxXh+EVIXmIlz9pRAC
+2cvyg7J5wjSGi3yvoWCO/jULgpfV+wtJ2R4gG2lHJSAKDz2TU1pF89pZ75Npcgq+WOBm2ZCkPxO
9WG5dLDrd1fUK1BFrKSlSatX3mteuCzThdAPYp8Vh8ozyicLVpU1lwg2nnun4uMCE0T4u+8MlPYi
a/ncfCcU+nqXeJA3EHWCj4MerHUiysMN85JNbFzgzyHgdCjOBSWHFeaZQ5bf+FFiDkacV3vYPVz3
3894JQj9FP5D/3Di9f7KJ8d47tLPsszjlfpFkvNS7X9KvNp6vTCI2W4A0L5n8KEVP+sRCf0ioKR1
dVlPzeYPFWt7oqE/xKZwK0ztUGOmFnJBv4oe9JTIWJQUftwYCbcY2NV0Ye40vXhZih5xkxAckA4k
+r/xxCPhJnPBVheLXl5PRntCFkL37lDXVRnRVfgvlaAfVHQRQy+mlWYw207666Fy1iqptTUGE6x+
xS4WdwNM3etmfJ+teKAzMxq1rMo5UDmiv0DLYlco9JlN3Lo5MQYMh3JtJb3MvTeRfMioqPZL0ah0
H66uzN8KzBVpgj59NYKy2r2ZpQ4T8uHW7Jv1yc7MMMCIllxSwrJzIJPyN5RWBvWh2YHUGwTbaoY2
x1GbN2xVdOg58v15HFDwZ8X9y41a8DywlxvWP4jm+mNfnDW8881s90iGfKoBTQzg5JIAmdcsyzBf
wzjrVTaOxhJV5WAbKxIkPftH7iuXJjtZdyxXJ1yjHWN6Zw9aXudoKFO+HDbSrLKB6/hRTLtMGJgN
33wEFMwWkWuRPaY2jgUa+UXK6++24JZb1DC73hXZlhrjpjBGzlmKSSj4JA4NLN+ofYRr6Q7aUvs/
22sIkcBizqgkg7D9WvUWH1VmLFBY3z4sZWSwNR5HCpAZLqMpNDPuAOvBkmTng0LKrc4O16O1pF6G
5t8fKyBqdDphlXHqVmnOINbjK9/HtdXAaEPU5D1drth8dZQj0mtfNUVhNvc4/C51iBoLqG0cy7Ad
fERxc3FyuDO4Rp7VdQN5r32DIf9HPJ/mU/ezrvkLVD/a49ewlrnex6VN/zY+r4P8GYRnzEQyCbIr
KNYR5w7Xuf0i4sUL/GL9isjckX/CUr+fu9DDAGwiJdGVLsdN5doc10rrmtVVkODODn2saNCUEJAu
5Tao71zonxPS/ioXRQGqAiKoqYEmPr8To6JKy3/f3c7Csrk0rqsnwIkckCLTHwxqv0HX+LD0Ou8v
vaQ13vx+CqrxiR8fMaJEm9uelMUgtfh8mnuKVYsgz0F4ayS7nupZ5X6YwEWJKjxec6a7HwfIldmY
x8QKFczPOjVQSsVlUPnaIaeLfxf59xT2QlUYuBysj8yWPFtLcgDXWbvQ8NL3LYsYacKshQC/mGc+
+AcGTi7qHmWKzmz19rW2tnnmf4bTXkbDAWN1pCnOlcUNxSVci1YIWERCvDd5RJlMXogFJezk6fyJ
k8oUL3UYsKbK+IIePUxtYPq3e0tValzIulAPLsEg4ukrTES7aXccFuyKQjWjRUqhoZhr9l0sIpXM
t7QEDZHr3VgDexHYdJl2zXENdDMnelSCJ2ua6L9MJIX67B/PNLxenP4tU79/3RQtTC+9RmiF9WrC
PPl9yNt3D95vnN4aXS93ALQqxfeN4ofkocqXM86K7YCclXy+CHqrGcNH9GpnuIwAjWoV5B+SgC/i
xE4gyBDMpTDlfaI1CiTro/gWDNiYwvC3suwj6hIBdEECraNONcgylBhhYmThdXowLw0NFdQ/I7iR
03ItvvmxpUtb1B87PlN/CJ79vUxzdTdVM+4KBBj0SGn0G6szJjxqmxKysOcsdxcQyd1BFUh1lhS0
p12Hb2SCwNLIMTZx9n/q2LP9iaQbePz4iEySk5CAKefkT1Ib3AVnRin8uWsC7TgxlhsrBVe1t0zO
0P2yGOXIRTdhtWxnzoPIdOjOyYmJ65h5/jH0ACER3OIF77uxPObazAdPu0je45+LEiIz+WfavP1j
uSJLgwt52GE9vr0jm7NNR5Tny8hV9P+iEQWp2tDlVxGjvQPWcpckNBlp4LTyC1oxYZ01Kqgn89cp
rxgWK4rYNKWvb9pSjym7AbgV/AJ0bvBdZNxkNFP7NNCPP2kh5AjsLQoX1GGDY7G77z1h/xCL7tsd
Q3AblLRMmbamFwdfxogBaLCk9/ACGH0mAnNNoC43l4IUdNnkFPdDxeqp/AgVua6ux/L31GsTGN4m
nLfHou/98tG5wR24yd5w73HxK3+lYMUeibBNhqNGGO+e7RhtDarwt2MVzAbfl9/34HmIZubEttSJ
CSNbs1F0g3uZPyTxAtQUEBLCASf/Mvk3TEt/pyt70wLdjeYBE2v5Dpls6lSFFBZoEZZ2yKHIrIXd
hDRVHrzST1d5FSt9wq6CxGhVX3A/TSc/IfOoTpniSiCkRMcqkptzjRE/ounIq6UUO9xZoMVZMOuZ
qqDjuiGD+V4GVsBlQ1vbiszW0PfL4OHk7tDFUrZAAAYc5PCyuW0bHWxvGtivs2sRVsqwaPFkZpYD
olIvmMPe2mOpn+DjOFz2Ai1sD6V7xuVkDa+r3T8nD0q92a1QwFuO0REpUOxdC6k6/0VRKsF3LExL
4llatM+p843+TnHQx1U9VK5sjjqZ8jWQ2FyIIhN2Rd/7xReuvM17UKHqgRmKYBUbwkvnp7UsgkLt
Vh4rlbz6RTR0mBUsPQ0Zg/1SOhUSjUZP85BXtD5CP8jg2koSAZGq8bbtKCJkW4AoXl9BomAlKwh+
ZcOGSKNtOZNjLQBQqjRdF3dUC39fZlJ9d18WOPDKd23tiODh+Nh9RiUxsks8xsJ3K7cSEAVGsEXM
p1WtHYzN0eo9S84lrH0iw7Nc8XknLkGI02Ej2mZYGu4TWnb3rtlEAFpguQ66mW/v4Mk2poaIsV0n
R22GkWJQsJ4hVkatAhrU60EnYo8DVFbLNn9EcIGdlW5W3pp3Zpwi9EClA+3MnwTVPhj0DKo3TVDG
sKweoUmkNWq9BnR9SW/1Q/dW9+0/5KgtJ9zaQ/R2l+p7Uz63Vm9tTlI+/9QJJRKSzyJgiNVeBcNS
A0vbWecfrNT2nFT/fT+RrhEQnvJnhw04k8HjP7kfaK7H7vTo4s7zJKthWasTbUjc/f5CAvp/mR1T
Z2IV1zGGlPxsItF8m9tyAijGM7Ngy8kK+A62L6d81m53rfawF0Ic95NTrKXzbvRXkjz4LkbJ0yGV
T8p2FwClLwNYPEJjyxYTb+IHoPgqGYYrnn39tQv4NjzLLmtNbIuhb7Ldci3Ih1MPXBkwpxesq2gu
i/p6dKKzqIRK3YprgNVsDiSB/12bGhUsBpaSesG/RVfMVcvnKezIVRTF0ypXV1BmT8TzwF1bBFxs
iCty3ZUsFYMCNAeprA3knuKOWuKbFBg6WpK7liki22bdho067+U+R37op/zVFvmFUVEIGx/9PiiN
C3Hrg5T3cEoFY+OYvPRqkM8cCW3NaRQ3yUS/rr6mSW4VktYGNi1ZIa+hKWUFo2ZoaPerzHQnBG89
oCSYXxLmP/b31h/+G8+cNasXgD4TY1yzN5XSrC2Y1DhWuSUN2Ka/Dh/MtbIA+eb9NCHmx9k5W26N
Jcod+KAQ47VF5qcXFtCjS/IkMJRUGJjKFNi3ghG5be0mibpLbSaR76vIsZMhJ2dOiUNRqbL5/S/X
EMvh6+4hqhkC9td8En8sAcTs8FJxF6+0H9M/494nBsYYk6z1rUc5cmTJRwkQ0mXgF81XotTZXrUK
LXiG+RNPH0uze+UrAYyVCUSIkXPgLsLsFdTLf/2EbEX/YXNaREwbhJVUBcZyHlWbCB2fMbI581EC
yElQeQ6Qf+Lk1KPGfqJZ4Z6y92RV2tLsrmsWTLdD1Fh9BWtuOiI0QrKu6PVlN2iqdxClnfcpxkL8
//FSgtmPVKs6Hy3/D+Df26ZnvSWBI1btinH79ZcsevapiJ2mAaTnB9SGmJKkXjH8Ch5yWHaST6JD
1lhySXjZQcVFNzYNdjgzPpKLmzh67pjemjNJ9lmH7nPVW2vfu0wBpJQ7QEH78ukNDDUK5Wfsmqyd
FokUeWisnXyDUjLnvSoSgVn1nRlChOgtLFljFjnB6PZAdnRQi4AXVn7sdyyp/WbWoeGHnywbtgcu
ltTAVEpTbrB2cfGgp+8xCeyVjaY9b7tY6JybZebOifQqD0pXfxESxSk6pK4oWczVjpREkrBRoY3h
/wuBSNe4QkEzh66qopUjw4XrZoNjGJFB8L2ssgkTrPsDReqjUTZzI8nQEv2VJyg0ccyt/OHW1TLJ
JDRjRRsEFKlhnUYxgnVRpWVv8I2e2Di0/KmgBuv6vpohrdqCMKmJ0KfBVmw4ret1drd1Cw1HhpEk
ny4OlC0+E05ap0ljDq985guyoxRLBeLo4QJuOFZ3IW7SauhJXzDlSojBwxjw10ZoD1fFsjiLoLI1
cQtKD4aN2plV0U6ocR1fIHtxkKQrs7LyOrvhpi+1dthS6maQ+0fjNQvFLpE1rx3MUfJqCqGbbtAg
sL8vZs9nFFqPNTWwKGJpOQ3ESyco0BDxIM9Ln844AvrNbrTgaXPUgORaDOyalN6LoQiEQ0qhAARC
PLg3GFS/eYA4AXtYKkD2abFfdd+gkhUnlup0fwUqgFRne80cZM8HAhbHHr/EEgMRaEu0WuOf0lqk
qJIzczFlp8M7mpDXfwbCILALS6ReS101eVcH0lhkRZMVdbk+PjEhP90YKHlK7TGsgjTFAn3IMr0Q
1iPYyt4O3+9qG7NggfVA7kTfDRN5EICyjMBeod+SlB3i175enaSUL+X2UrBps9S117aCV303EXk5
PRPOL5y8kDGW9sy9KQI6BMKHC/Uy6DIUaGLzwKHT1c7BZr5cf4P1sCArPhn/VkQtxrwImhoRU+dU
z1kHsFv8OFHKo5Q8tmCnpPOwY7Fy1y+nlTya3sq9bB2qMZT/MTp58VBsgxEQ3/PtpIQfTgAWn801
Xho0FPOD+zu8ZMwdi/X79yjIVznjLBqEaWY7Ym9+Yu59kuXNtPUuTl+zwW0lNvBJzxHsAd6Ki8s7
XjpbuOmIXVZOplz6V41LsrSF1ICYJ4OsNukqfMNrqIksHy2SC9MbYg85VdjC+QW3LxJsbQKXrDxH
XHnnss0yV9Iu17iGxTyBKsjK08W3ZOAIRWQDEwXDYTYhxh3mcBH7zTI4tajT4n0vH15Hc/aBC5CY
FximJmRh2WepscYoVLn7kkaLMLCLbm0hot1XBQ71fkvMLBQRPWAwSDO17EI5SQescxdtJwldUWkH
A15EMgo4o1JqaakSjFnIBRK1U2e9auDofSQdidOsGIViiBYzFFJV2Tg17WZ4yPwfbB/ELC3lsGk3
MuYfQLXrcbKgVwPD46yoRQsdSKFfvixuCM7w21QeO5ZLgJ/Js8QjEwwWxKVgLEoVXD6uphLyThE+
mV/WO8k07vgCNWqUafdgG3wMxFc1TVd7oizVncCKtdpJeNqUjGr/lkhgUkSbq49+KOQkwnIFcHbs
Xp5hEdo8sHW8vhATzFAXfzCK16k7lw7j9qdGn2mZ+Ve1/tKKeLkv1SATVAIjDHaUL3yU1Rngtnyk
2VAQdKRYmAzsKcQYGTgkptZeey89yG5vKdkkhWIBYwaY9G2CBp3R/kgFm30Ox+WW//PF8Muc6I9q
34lMqNydRmRUeSzm7qSK27wDUXyaStEZxidReSklrtKduAykACrd/OvruWcJ6/MbDsiVV3g4Git/
nDxX+qL4xLzQh8G1DD0xb28DX90f9bs5AkPC/LhjWFo4wv6woqlbv4ACqztYbeh022pfbvQj0b0B
VFNgq9adII93c4ztGmZmgSpqXCm6xKi074miefBuEtElwIhrDLnKGDOCxQGAHiiDPAjyRwBi6TgY
c6+q8WfFKaOLQH5kG1C9Xqen1RQuv2FTFQhUJhUVPLV03Sd/8ilCndfFLnErQnPFg1Uz5UKFASqM
0UWFqfpWF2aBPfw4X1rbTLstHX4l0P0VjlGDfMvQLkBYKDE+PHl4Ok10YKPtYhd7AlCRExEyusz3
MEL4PIV+gyRCvHf4j8hiMuDXzEkdUPi0ICwJap8XSPGYHYjnMiJQoNaxOT5ajkCbrWwJFUsiuRQJ
bJNeStOHy4xoddznSdr5fNKOxmEySeiyCX23KA+BST148ldZQXOYDYoNJZJld3nh1Rp8VInFVY8M
qPecRtyafyzMexLl8uly2aFbWjCt2EFmkXOWMC1w/CYvXxTNefmAkxNMwarKMWChXGpMxHb02tZQ
JjXp/Cc6rJ7TSygPP/Y1AhlJRWSyBUEhN0SF0pX9L4rbhT71MjmJVvv+ueFyYhAwRDvA2L/A4b0F
hR0equ3+fvOOY+5Fbl3u4ML2aqW56Df+NmCdq1/uhrJWuXao7InYwgnG1xyj/TcHJ4GabYWskb/S
DTh77Py7/F1b2rkiFImKApLT7WRyAhNw3/KcLrTaCBrg8ZGYN8vzWwaXcJbFXKjDDe4IawxpnbtL
kLwYcKcZ8KSpdxQBoQhJJ8RZIx3ahN0PwHs6IHpsoRzf2vmRaKiBHvgL58Mo8KT+GkPCW+jaAxA+
HlAFMlUmHTm+hovWGOqQK6uANoHyUSJp5p5r2WoyWICNS7yVnf6ocvKmMV2jNWKA8lhV/g2B8olQ
bRDLXezUrv0rjtQZB7MnCbg1cYmw3q40MVMu5TpKqbC2JXVsb0SK6Gadbc2HOL4r/SpH2BCQVCV1
nJeq84MuAzaf5QVoSWtQnN/f5siOXTa44cf3uhbAUNBZSjPHgqipfznLoNaJotDY4j9eLb9PAQtA
lPEAtj/zfjfWCwGZUo3ukMqirNgg/Hryzlw8jDqpmqMchc7i8g2iqM/sUo8L/6MXxYEiR30xVjQ/
p4bXN6Zsby9iKGbHgFNSgGA3std2CEVe3C2hXL650M9mMMcRZ7SFlMvjfspOfIQjILqklNHfqnoq
7g8+RftqRwU7qaapeRxK61BjItFu/lO2JllgDxdHBa+eMfXVK1+DnsEc5D22iCMmAfC9SLh10mBi
/lZu9pluKoSFn32bKPukkCzlKy6cSE9nUFvukBxvF6JPDyuORFbH4lDWEekWm87F+Cb3+WBu167r
uCVnI5MM9WLlaIxxDWrHisRWczdeA0eLgcbVQZoL+sCm9KTWCHf6wg5PhJRXqK8Yg5yf75x0Q0JJ
DhpVX/GhH8Zif4c5oZJAzb+Auv9RJ1wEsj6p6KX49aHS7bY6jBJRKn6m4l4+BuaGe1xkjYzSKSRf
Jo4aP2QbIBGm9VfRxfMlPB3bsq1SnEWo7N+/m4zWeqp7gtm7ZdYlXjvwI3YeXAuwoc4vIbkuYoBP
p5uo1RCz1WkGoROXrAXCcLWEssQF7LlS638ZNIk2MXEPFX2VkAz/YgODOSccOc6HLcJfgZ6My1zz
6cbXVt+UCwwaoR/us9X7BPZplqHJL0gqGDv1DIG7ZPqFrO8Rpx2JIWC55sWsv6pFQlST14HxBC+L
g/Jf2fUBdzKjEkpwJaInNRESNZGf2j4E/G+LF/aPWckqdSFxyheCyJuF9XTNTaIIqCN9Nb66OHAs
ZWk5ALrFe/krReCRLCIpMuFLT9AyOHKwRV/EBltIRqbwuGp9kJzmLy2luIbpyl19Fa6uxGwFZARs
E0qkHp1k+dSVjAf07BSAvYUIgLScen589RfPiAFqC04GMY2OD7D5jXzkThQEqjp7Ni3Yv+pFYicV
4uvGHiHMKrxmYn3jYUe0DFZ0HKp8Jp+wJ8blA4ixDG4qLklSiPVFAp1RYmbc9tKjOSf9S8VcOrJT
89NwY0CAdEXknPv0Sj6FGNLuKjaIMP6S8qQzNNPnWN5vFk3DKS+wgc2gjcUq7su+b/B4+sVkOvWB
eFVUPH0S5n22yvt0lpdKMV9nfFYQFet7ILPgyMvma0ScCe6sHGcvjKJPftfgEXd6atUdUxwZVWtW
pctY8uObKj+IoDCaNaU0vSVjEJTC/Vy3p/3z1LEfmQdzY9u6csY/X869RSzg8GrIXZESOc7/cyJu
fjKkT6Y/ceinUwSyE/kibR2QV3/jlb+8qkG0m/whNt6MOOBaU1Pcxu2GwttwnBJtpQkIxomPpqXI
iveiN1TjKGP93gMrNveWFwU34aWjkaEBtrZzB4ICsg9QGgQuCJCac0dAMSCKsCocJxf4dn7OKHCz
JtY7NQLqpJ/GmGbmez51J0SlfscogQryPlry4tFz0rpsZq5xp+fUmHK6Rqcp7W0U5EN/gQED4vSf
DquKRvKtOTQKd8Oqg9IyM7SCD0B+k3xWMybFSZC7KtUpS2gopJniKFSmB05l3PthyjxmLKAcqUzP
5oQEkwX3+6OFLyH7a+mA1Wt3iP4MY6NbQpKWI8ANKVyt784cD6ZyW8sThnrLURPvN/gHVxGBFpDV
BfXZHvTjHZS9tfDxDXwUI9jlO6hOQqSotHrrXedU+U64IwnKTAdNk9olN/e6okEAx5QQ/nf3TaUU
25P7hXizJ2DM2bYJjEHNqlpo5oNp/wNVo5ZjFFLpelCRbdnoAm5o9YLfTg+yo6jC98O/vxOJX2xa
gtBZcRYbukhxCdlPxT2pbCVpRty2RjSdAg0gBYvXPNTSVZkUQdjBzgSL7JXyljrX1u80gez3w9eV
I2qK8gEK37zo6exbEuTTQMfnpMxCXSb50S/YmUcr++mQLtPCyCYTtxgoPWf399bo0oOUXBbvHWzq
0DItOCrg4uL8PHvzqBNfgxNIWpJwiAXMXhWgYtozXwn5YuqTmCY7AWdPfIFPnoLXY7Lh1z+le7G/
d2rDmQtaRBspn/+aHOm0lsaMTCPccaIH9jYU7kl0xqsPciv3CkC6O8hIcT0haHfaa3+kgucj+lDA
dQwYYUU0I2UFWEm5b9iQwD5I+np79sQRooiASBO0kDbv+vschMfXMyKfqZ1mWLfC9WLWJHiOiC5x
IQRZggNk2CwavuDxjxxoyrrVTGdhewzseW/IgJnDXDNL0BolY/gTMfOyqPx2AONeNPiWW3EuyaYG
fjScwtDAzih1zwJj3oip36VXE+HS1QIY4HyF4ZRPLP7HTyLgtK5aLVPhijioiNxg4zU7pPfris0j
zcGaoi+rJ8vUYG9JJKrMM+KTly7Dvhzk6q58VAiRIm7jWT1E5PUgV8BEScVkJjqlLrE8usVcxh4C
p/oNSIcydf6pUDdmcluiTr9A7JG62ImnnDOmXotQ0RzFK7fXLOpbS689R3i23dHQH5JWcroATsfb
xrC+kVkv7wXd1czHXx6ziZdimZI1f6BX9FWEcspFI/GrmELlMi/gZveoOE+gB84dzjv+nRGqUxKJ
EQWEAvnN9LqUedly3FaHJVAtnZ6z+NcXL+WmleSJQ5v7GOBkdyrbFVVgP6ydmIpu42VrkB82Uy9X
z042ml9cnknXtsz/MkO65AE8xlL9FZbeW+Wy7N2h1lOcqC2c7prb2yNA+Yer9aNLZeUtKWItqTRA
Q1Snxl89xwJypQehTvvziEkwhDguMYfMVfAoDazxuLBw7pXfoXjvoB7RfZPGAc22zAFrKC4IhfdM
tAmqZRSCW2xeY9kDyLN3xyvSEoAduRetTvCRbtfW6ImVg0DUM5QNW/zmrBFHKEU7NYt5sqq1W8pD
r0LcCG83+pjexZmTiiTc7ignYOZw9NXN7aFxrS8Ja/DQkNVyRtPww1+c3TA1cgU+eDmI2RHML86b
27BdreyiQSQwfZPEK+OXYg9qoPVwTg15GgpcPPtlBHRUmA5Zre+pL+snAJLggSYDYTJgEHnmNdje
xtk0wvGWAkwpwNia4gSVJYkSu9bcWIyVlNQjrsWZIoNisk0ZIj2OG2w8qoiaxjHhdkdWJZRj5JJW
YacucIYsf+TTVv7ybaWLGPd9cSAVnd7ElIde62tTvZdGLEXZ5dDWuNktStu0j1SuHqCbhhOBm6yZ
hoagssyFZ3YgAr6YphY4X3WZTOeZQQAM6JY8GJtQZgnKZWd3YsmiAvSPW2BOWwzhw6Abv+XOXZf/
e6u2N7Mkhw6F42GxvQBy+H3txQmRFyV2cTxZSa16IN2ul6zYaVnrK3/sD8BCD54/bpgp4Sr3xbli
9lAnGJxQriWGRONbK5DR4G0tVhPqfhJYD1ullNL9fMmfmdwXtHt1fDvCozS2eoT1EQIo4ra/+BYy
7qUBNOCTOPbk+aYiEfCuosVu1DnPPpgEwUyULOxUGO8pgxywFASUzGEyoc/UwZ6DDhKVZy+/fr/m
cCWqeT+Xq+KTL/FzdrUEZL7e4lEf3er6pGkcQ7hGtGLLe98vqSancLgC6BILDBoXsdUYVeJpkEhk
lrLJRvzBzLW+3+qs3T7QTZ+EHKHHcz5ULCa2Pft1DqBX0Jzh0ErX06up2i/e7DDx3LK25r9fah0l
DeDThUnSPfGRexmtm1/ouborbmIEj0Hjh8skJ5FeF4CBmpmlI4ny48WtzbxSgs/1YYehoz3DdZqx
iJh0aYADRijOtPnlU3tChJIqm0YbyGyd1aMzuCqDyTI7Pekw7tJbPB3m9hH6ZD61O2OkF/P0N3Cm
k/SJYPZV/fmhrVk5u9S6+aBS6r2BXiL77+2d2fkDJIFwjyAr43ZHInHfa9WmOhxgCm/fR6NkeYZ4
TuF5ogpQOBWUC66j5+Uz2zPS30zxTMjqBs8JBXlBjA4wQUsPp83ZknPam1s3+iipUptqxIiyw4De
6MUWqZ7EtW/zGJCkZNZGeIuPi7lpG6+RdaAdlNQnh66yWTed7vNhCyqjPlRgD6wQPajwxfx5w/we
S136NHNyFQwmjtBOOZY2QZ+sSzSLuD0YnlLnlYWxYfkkq91CDoPU2akNXvu4BLnCK9qphUcEP3+H
LPSn8M+acn4qXldvtFBKLOy/CuqOMTedMOZrsRiublGB9IRIRKJr+7UHFo+a4hWFDxtD5MzHkap8
B1IAD/ceXhuykIxeD57aa4Pqi3Gp5yLu5byQwCUj5vM/ZNJDxkPWxTwmgPV0kY8XIA/82pkHoTVp
cVNTzvqc7yLw1hpmAfXvFQSpIUXp77ncdMg+mPG5ovRt90zd8G0jXrn86rMikkNpIihHnsPR1QoE
nx65gw+jrGnPsPlex//BfkeFmS0YfNxeYxo1ZwBK5Nm1CKkpocFm5YaTUser+VOADmgMH/0WujKm
6hbMsuyWKwidHWHxIZ68COxI8gTGV3eRomWAZezXn0zEZC+iskWHXd4mVgO414xap5sm7K5wfQ30
NR58F1uN7QG1P0qBO1BVDNJfRXK9md2BOA6E1YoTLrcr+MuqFceoL4+tELT1a7WVE78nOXlAa5Iw
iFncMzLhJdynL2kuH5ph6Mtw8JzfOKNsZ+NUmecuF0oOOLUNf3GvEoxLLWeeq38CQj2+nZV7K+aP
esrfpU4N+hTzgkt91lwyGGxcEvJQAU7ZlZaCqDNpvev8di4IYiFSgQxJORBufS01MRGluv3FU1Ry
Z3EugtMJeqOwoJ1HbpWVi0+DBDUjZDDggK6HnJg8qzF89kMFOeYfe36yuVzMMbvFo+Co0Ltiqv4T
pYQMuZFM4F6lu74NfxQPpUXMKreRB+BSbZClzxS9l0VaY9Jwq3/vfC1VrDrpJKgte/yYqCGbXpab
68bI4beD6iB/hG03A1P5iwWmzU4God17+S2AQBSPV1f9oBwn8pkv8qpIScYV2+sAoB3jJNun49o0
ppFexbL4824qE3/dp3JF9pj3jAOiqkf3NO12144sOcY5LP9zJ2b+v5JPNQp/AUk6JiG8Yvk8E17Q
SJClycCv7SER5hMXOo2oPmD8nBPDyXR0eYgzYMr4Lblt37lA+mUGJbd6NDyT1OAkEo1YlUlAuPv7
CpPusWpr7sl9shgZHj73HMsot7qtDqE0Bo1l5C1aOZ8hHtP9AIMskeMGqwUJTst5FfuqUtH2UVaj
T+FYd5uyN4dTFHdbVbyroRF8GqeP8AvAyK8C1cmSrIyEz+bRv8lawKj/q1OuhrtnZBBL017jVviy
YABIK47R0wNVI/oTT0MF9F29L2fyoC4sOYV8OwfsC+AGqNeNtPwYQatLGvnvfePxWr6Jyoup9QLF
AK1c71JrmdosZQqq/pBWy0a/YNWRDuZjBOJok4ijCjcS3b7rK8PXCbK+fwZj+SLXJESbrNmOXrBg
4svDdi2IB0ELNVcjhsCpeAm/ucUV6MkZrrNMP1OeieYSQtVINWZ0t1ncwTpM0WCHkMJTuQGWH5OS
/umyPvuuW6eGh+sE+6MzfKIk2fM/EeSuvqnzK2OOndWtWody9V8mlwSjDGWc3hEObdv1D5co8N3Z
NZ2w8qVHmTOOeQ7cgo5UVs9g4SIju1umYC90l33MXeiXM+IFakDl9ENREEXqFCy2Kg4iaLwcNla4
c2Fp4YZIJP9qoPNh888An6CqzMc3HIHzE++vWKdfvs/4VMdcHrRl9gYaz8ecgIQrUi39kPfiFBPX
VGhBk++RnLSpvqd+1WbtoI2UeOrjKotdSt58fpbtnRe/UdryFziHW8d4R+sOLGD5SpJBHTqpnj6E
pfFLekKof3CmjMKoC27k4S8vjue4UEi+jiYFjkE6Is1U2kecQJwQp02V8XMVBsm+MkGhARXaf5Pk
L8UzYffoBmTv+dCMJYFkNrG/znCyI0hCVfL5IWXhBkRxuI1gTQ1e3flYcgP8S6BW3HyRP64Q3jTa
AM2AByh1p9FNcnPeyoQTNyI69WCk5/9MMLi8wogtQZxdPwFR302Md39jOZvhK4/2BKTgH/U0HmPS
+J25me1L3/GWqtEGPb9RP4S/LQdkWeR+7ihfQxeKLuuRkE1dmYHzIX66po4kaua/2LnnbDn6/j4f
VGt27bu33CNTI1wBM9kscVmney8NubxMsNt3ZGT7fG5VIZ4j6aUMCFObuSVBW/9/LS5deO4FNXuY
UcqRJqu7OuYlUPw8yk0BfXYysCxZRZIGSd+qhxhP4ExmgjbLFYL+cWY7vYqMVa+RDkXn75K5ywas
s1N8Ks+64HTNiVmDHmkvG7aZPn4pFv/hgC4o0XP0Lxr6z1Gis8Mx9WdR+j28tScJQxtHQ6l0Jl7g
tSTrfEiL7UhRH4Ud3nEhAkSTp0YAurSLpca7D29CowJfYnSW5GoZU815uMdKDHnz/c+xgtux3VM6
Q3E26kVCihq8M+Ae9Ah7z7iq5MvRwCcd6DNByrDEwKb/sjrpxXFD1s9y8mZNHbig8jnl1zL26Af0
iicyuM4WrhDt7CCdOColdvjuVMDhi1z7jojBUhlbcN4W8496CPHoQTOeVA4QCIO+CEQq2cMVn0xe
xgliFbF74vaCZF/ccIqpE5MLVcW46IGJF7PIL0/TfID58rAmSQTHuF7yG2CWtBTPyCv52gTReHtc
vUPs4cEu3oGq4hqn0QrWuQ1STb7gwLfWeBy+Fcj6AJZOcT2FtEFmJIbFRpbX9Jap2sQ081hzVkDF
P5WLdkU+haiLFX/b1I4USXJBboZuTeqDWNSZxmG4ZsxT7TGNo0u/yRP7s/Y6vkC8agSPInPJqdpn
Bt4jAceIm+TTntTKLni6vzloOqwqX4iVr+w3v3wlVX9RgJCE7BIADkWZqDa0B54sO/72x5JfETvY
pV51GPg/lLCYMGAlEIkcqscNnabDhkBR74xYVqtDmTeT9G8V+3M4rlv7Sw60GQLQclzwvAcgWC6e
Jzj/1RTqvdDwCDz3L8y8Zw1IqgS0f0ntpuyLGgjY8z+YKzQsrBVCUxPQKcbaevOFhES3r1gRqRl9
s0xYyGLur8YOrGHVOxNoTKGzlpg9nB+7KojKlQ/YbTr2OWzWCLX760+y94exGNS9eYnAfZ7jV6qj
4WaMtNvjoaSl8nMT9dMepfC2evqI+8YvV724Q4uvkDvFPen/f7ac2nqUKG7N7GKmiB0BIvegsCXh
LDe6b7aqle3v0M1VOtJMlarohzg2SCQUP4vc8ALP01p61jWdIQkkexbUwXpaxgBHXsBDNP2PLlYr
AORX019CVhuoENu0AACCRcuu+bAZx3rNewCy3aHzbfTSlR23SUOAmgfR/ChVrwDv8MvbfJoohqi4
yDWh7m4hoKL6cBGNhxUKcQWsukd5FS2NTKbNBOr4PQUCvKlw0LgH0poswDpy3zD0BDH4j6BlEiji
OBqXTXuCijLrdXqHaxNC1H1RD9bB0G2w6SSxi18xiEVUuBlb5vTHMWpKgvH55lfVszR15mc3yQoM
BgMH++lVihWa6RvfJ01/92BXSdkYE4mckX/XUYK2Y0YN6ZhzJffLtgYiq6J4a5jAIgu1p95ur7CU
A3rFFiwNmadl2bfVJVaS8W/pgzKMdIRHrD03E6uBpSLXO/LuWXZLWLoM5Y+/Bq2B0kcO7/nkFqxH
4eCuBGTteATXNjRER/2/rK9D+APm/eiwSlszfVQZjwVIxOm20ikPLQcycB5xHbHycJmnR7A+8gsD
8ebNwte4clNAknkWlOKtBa/bbzTSa3xYfbCZVQqoxPJ1xIZtoixI3bgwcxKlgUrsPrbssbSBcer6
6chx1QpwunIywoFp3guunxXOS6jEzyZjn9e48upRKCv5NRCgRFbr7NTFZ92tSo6HeS1dpepX2ngi
RD5xauiRilMXfo0sNu5fJVqvVjxDpdZAhlJ1GWDNtpwZzNjLkGwI+tkGiIlqzhR+cSZU1dnHUDmj
eOv0igtLsgtIot6iv4ONVoQE97wgBV+FmtUheBy6eQ+htSFOzrivE8uiqU/nQdg1RrvRlkE003cs
5gDqLOaPENFjfowp82v0+oIOySFjpNa7VtZTwuEWEwybLU76MYnzImS5z263wZNXukOzGTYcEskk
R5du0ZhJAA8dHI+Z9EuYEZ+K3PpC64IsWzHZCcceYBuv2ue94j6CSL/nQ8asmL9cfiA9Me+uwXKn
GIVLtwfOuHkj1o4FVtSSrWVD798MltiHmCt6mTl4iLl437x1K7KgBkBYechE7dnADRVM7lLw1Lnc
N5GxepwwUGgnrM+y4VzlqvjOqQcLx7chny2FQhWuZS0TJAA1/jOhUsMeAc55a3R7uO6Fid8i6q5y
eawufJyE8UvgynI2htL2MFt/MUAV9EXYomOq2oHM1pXiuwUatbX6TlUZfXq7HO1XKy8s2eZZ9PB2
iEJg6zKU34LwU0BbiYbaqJcpb8FKA5M7ChrQGN963FnrpcB+Ay6n32Wafh0FU+78MxaqLF/zjaoa
S0k2qLVgMovhe5XAGUhkhPkSoeiKrpNDJ4TKa7bphPYY//pZtWKogubLDsNW/A4tJHFQPS4MO2kQ
J6IKD673oncf4uCvAspogyJ1b5+VKMfSknJvB4D0+TgVa7ApDgJgVH8NGRgESgl7DpXvGoTK4tf+
M5fxXdi80R9PF/jvxbIcLzqFQbzf1pYVQd9MgxsZQO8gnVuZMZ5H/Y8LgvaWUILuus29u/Z4WabB
24B/075Ud2M+zx76sVD/6+6wQDsF68q0DfuUQSPxPPTuUgFCaMSrEMcL7CP7qV9uJakwGlVxuAmg
i0zbpyguWF7vdQBY9CDD4ad0TOOR572VkwsVMypaCmaGNJYfGJ2knzq9uXexR/ZHxKCTNNsgL/M4
ARF+K2gMIr+tr0R92DRkH4u3/x5ItLqBgAEzLk35hcXrX7U84dqyIneQToCmgqE3OFr1hiPUQxyx
gXyIaFz0bR+MzgRnOzfg4O01KQPOvtMg1kbHnl7kCFIMjS9ofNqH0AQ3lbxrKzG7c+bxb3SbeCt1
fPGnA4sWxa3C7x+a6MpHIyrOV9uTcvQMA/XrnM58HpAK0Ox/vg4C0UF2nt+Zvf4+MdH8b1BY4AmA
vZl3ZtboUdaFYHlT2DxfZ8QayjmWzM5//chRnDzs3i17qF1quaRyiIlXwniXqEyF87eWsa/hbfya
ROq+sZ9nG9yF71MxdvSlK0Kg/YF5qGhn0fgZqB2l2LiPK+v6pAbajkGoD9rRjtXA1ZrAP7wnXtgk
F3L87MD7IvZeEu3jgQaNu4WaUgOFULlEzvJ1ndMakLxJSs17+RF9qTbJLHg9M4VzkXl3ZBG7wBcs
vCPoL2ppbmRsc47aDlLe6ev2pL56bnn//4M+jiLYloEEf1mj1YuqUXWMR6dO8rMOy+PCzAjbvakn
2/3hHQfSpslXvtIZ5aq0Ypk6WVKSKdx1iP0NEWpdyzZUEPZlBzvkuKelx9u/3r0vQRZxIrkhrqUO
gCKfZvamU49sQYFifHS2OImOgxdpTv0bVPZqqPrBrCO/So7qcSFweDNJgOHpAm7N/uEgdfPY9Jp/
IueP0v8WRSy/IS8lX0Fw3GqM2XhJUKkwjGghPhlyGIl6s2CkRulpQZ7AW92hpsrUY5Qy6bxIrzxP
9WvZV191PUP3ccSkcQaEl/pERyqbR3/XfI7QHGV4UwGvpmEs0ovzg8GmkKrDNlnpXRoQvg83YIhj
TKS+hGNh7H3soiXB+LxN2pGr8PvdoAw9ydnzInXeV4r6q5it3AIcxN46t0p0D7oWQf4bKc0DaxWX
VeB7xi9ypGsNJhW4HxeyJLAV0kPvzXOKlmaFFdhSQnY0YxQB12nhHXn6ivCxKDaisrBhUQxntq75
As0m78Jk3rvqcEgjsytau3IQentkQBctlx7jeSyoYJnzXn4y1uo62bXScNbE959nyuqnq+q0KW7O
jPYGyYxILimMd9R/y2GY4VcxY4Ms8XeE7DXbpZsY4s3IJcNQi/Hiv7iogiZI+iWrZp0PGHKWF6Xs
pVC0tDXZU9f4gUCURCn+dnQQJUvaCAIdSu7oeGAYVagmAs6NBgKCQogJ8oFlqZFJ2rooNjMUBzR0
Gux/IV+6u9kaF7tzlza9xfglSBBCDJ+UqgxF4S2cRCTCpQgQRIYwx0VnxasmKTX59Lp3GfM1tdNZ
69w8oZD0hgAkhrJ4A6tuz95OrhEEpWUOg2j4jINADrNNrnerEdCRM/2HWcBzbdPyIt5J2qfG2IXc
S3tuHKfWVzDPyQGY/952eTltt2ojNAs2wFOcKyLrFU8yJRxWQlaOGcYW1FZZnR1jeewy77C02PJe
b7tRZJgq1yNULnmL40KbtaQ44YrfkiUKKKYwGrE4X4ncJaWnKZdT7C1efLiHG6iRXcbHRo9TKYCk
Ank808FzAXdJUznLOc5vsqBIPzqH24YdYavyG/MSO+EK5USThVAn1mlhDJ8HOFKAdxaUprnXVDRp
cN/Xr9szESdjOIamHSf9215LjDl/Pav9B6RjvNlrvJHkMGoYKb2goHhJm0VhK8F7ylmsvQ8CFuYq
XYZxL4VReMrIHDeY+tgYqZIiwD5yut+9qd49jVMWFNsKUdpOw16zqRYKyz8BQPaMTyLTiV/jcBRs
cv8pHkrIgoeiivEcq+9DLa71l1hJxYBzVb7K1L9UMY6nrlOTtarYCnGmFkKTvxOESjPCJf3ADBcy
rh4suwlersS+HFZvZOqzeuhmCKdHItjWIc47WO/HrogECRQpSx4RkTmv3myji+JSUyat1DQPa3tH
Hp9ZgFpYi6W48TQknlWt7ScKsKMiBVQuUW/kJODzYeDXratgmBn3RQnJBTHtpASGznyXVPYGoNSs
TTSMfaLGGZdy4vH5gl18tHmq9o6F9/n1RhGzoXAmLE4ndGw5u4a8X8/Yk/DjDutHsxOshlScCSZa
hIUufawVRaQT9N9hFa+PJAprCMtpuUQlHGPJBWBgzv25V1Y9jzf3qA3sVVeS3NP6BiEjBC5cOuMd
2Bz5+pX8vdNi3g2rNxU1p2BYfDDowL7eJLcJpBaoPshChOmnCqq44GXy1cm6zKWNhqzVFBy0KDwK
AFII32DjmOa7U72NSJ2EDOkKK0oSn4KGOBRx/h51mD/W/2hZvUP9bDyR85WFqRzdN+4jSWkLRMhO
7yRv9btMKnUNhAtzoECw77cJDLkv3qDeYxgqlwVIn5fQXD2TMdHY6CcbRFxGisCUCJ4AilSEDfRv
6NbfB5OriACtBGRAcpm/XRrX0PEVtkuDb3muhd5dsgvcomQ/JTsbuB2nMtdrSFg08oK3o/ZP3And
K0zqV3XKFd5fn6W7eF0jWbL2m1BI61n1AqaocUY7ydMERZ3IkxZDU/KTgIIXlbdTXFgR9bEeOwwt
oOKTFEecLX2xxoToBpGTNH9SMOeuUKsCZe6R9BT5V8shV9+qOZoaIQ8HA86C+42OxOB07G3lUERh
cD+Cb3OnutHMph+kX3S4/HgzIUY+GYhUSRQ1420c1Pu+exyoFgBg88K/vUuvbilGZc3ZtgO8b5jf
lANNxjo8fnHPcrMnaYJOFa91Tm4YaRvUAYHk6E+Jaj021Wna7/3mxar2Iw3Je9yDdD6HAg0K2j6z
w+qEfX8X2IWEq/19LcFJWvSewpNWlXxp63+xvvKLVaW722GhNpurDAf8e/VTx4f1A7sfzybRs6mx
gUw2ZIxo1S9sguGWTMvWmdEZpe49zspV85RSK5asDLxzqBDNDzxY8zqs+rVibSkWrThaISjwkJTt
K078887pHU2jiNJmRf0b5bwAHKuqWnCNOjj3cV6CkZXHxCZaQbAO4DsfewD8JBex0pI3VDKvtV3W
HLBWtZCWZJV6RLkoYvG4bmn96plzr60Z32DTFVI/YyDLcGTQqNsyBc5J42ok2tQkfKZxA67EGxhi
x1Ff+gcEAskr65sAgU/W9gfYv9JjaR3QW7TIpt3v0k6I1B2EmWWeQEJ7mNhCk4msDdJvwYENpTUS
yZ/iDSS34MM9ZJ/9VuymBFDVKsXTuP5qS0Pcny2WOBI41OKGzvSgtI5BRgpP1cQOIBdeI5KVQCiA
iyOp11NqVeG9bbD6VFVSYAHOxVhrkB3/O2u04A0YX5uYvfY9LXvrYMCelnm4yGRAOrczMpTkwMos
8qmpLUjjCnd8CC52LVYMkZ0kiBqRzFaPoA3B10kEbOnlyPHDSEASSXdDN8pucVqoE0qKQ7y+FJNH
4/ul7O03Dd+TFGKOTXhsHyRfsxTEjdNOZlEwc4oPAfyGRhxymcP7hiQetULTiHLa/LV/fS4e2H5Y
C83DKXK+2Y48CSWX62jEdZgwUQgCpjqF+5OiondXbaYUaFqUIruHrnRjV+thZeMn22HB96KEOLdF
tVI7FMXjQkE0ZGYI4scZnA+V1aziMtQHxVjTr6XbqFXreietOXnjAjWjrQaATUlEljeKH8k40H1I
nfvfn8/PeihK9GeOwpws5X2gErgO7dnTrtJ1Vl8Btx7KJmxAkcPiNjRhui934pBfOyUN0C5BvlIq
YBIMH1hvKnARRgMyQhAVUpPO1d2xbcPguxiXYPUYEX3b15Ep4pkWQzliHnCqxOmQr8D4CYCeLt06
5fYUQyOO7YtsxD31x3RShaKuv3mL7s0gnqTUqk/7nmrwK91WEICORoyUvLYgwpyCfBkyCnRrPQ8D
S5G1Knktez1+epw7XzWN0D/Wg4Ven/HcYzPvwEpgfkIkwEQhnd8K+X/uxDK7e0lSoUeMLWzgoFbT
E3NH/bhqDhLa0UVtCwYaKGN8UFHy0Op+RxAWAGz/V5Xd3UIBQRmvSrJC32AQyJ2wRPw/7P/++JhB
Iy68wYBr4p+lHwr/777q3qU1VCP8tI5wmfylxeMrioL5iqmL0ZkckAHhc0uNvbK8W+EZcntCF0nX
xRB0ZSidzDUsmxS5Av56cIV1ZoUa1Z/NzoBIz6eMfQW+XzjDJNNE10OsErQJCp5uOgs/DyUJ+xce
LO5kCkuf0hk5r4ObOX5EgtZ/DVqUfgazvvA0Mji0QYfw9dcgqAfgz3ZBEWov6YLDQZ5J1gSKnPlC
8Wx+XeKmJNVnxPx3baqEEzZPmo80/zXdRTRAhgxR4bDvZP7rCrg58c7Oykq8ypbKvB1TCHHoEX3q
l69g7wYK+Y4bkHKRCgKPTMJwHAq4zRy/D4C6UiA8RMFpmVk+ZNixz0+FkGzaZ1Q0ostChgBb8E16
O9mUbePEMVQfHIDujXDZzK1agGBLGzT9+cpa9xppITiKF/ZdjbW6nXELMqSJsg7Tm5ayhPbPfeCV
gT1ozWHw2EwmeNLqUROVik1aLyLGxFRJBJUPhl08SRmLZu9p+qpXugA9n0Y4zFTbNCC5qqDT6+lz
iE9wYBMn9UfFtja48+ZrauywrKnLXvlIX8zZ9sJtosvchAIwgUMXvlB4iqZO/PJGF0BGB69bvEES
ZItk5c/Tt6mSQdEmUhED+KMbSsmd4IDTOaMQwBx1PPbb4z40Hc1lEYAxB3bny2o6UDn/2lmFvJdX
TYSTAjFr5iLnhq4rnJynDJVcPUbBk6cPWbsun/h87jroRm1MYNahtdhLmbjlUVZZ9JWAxJoqwNAa
LpyR8lVZrj+vDR08/J9qr6ZuKUXbKWQ/2P/EzEVx4OnkOe1TYzyBEVLkhIaYuUMtHW3V3pbVeAom
MSTgcYN35IiM3by2rPCaFF3F+ekkaShG+WJQy9mXyeJTpe36M4l4tQXYQAajtkaqx/b5WYGB6YT3
9JBw+IK755xdYhi13MqIGzQoGZWE1tCJ4YMnB6VBGWNkQRq2+DGLosmoVJWUBgrK0+q1ZdM4uYuX
0PyC+InuyPj0gvCW/TCIYUy0bssZCimKkNpe4kE9rKWvU2k1IHe6prN15S/BIxTE9odgXRxy6uAg
xBJ/9Zwrd6soqBnN/ZbM5EeJuABZdjlcwRrHJGqFpBXsUatW1QZxJhaoJMdi3bcXr/j7Lc6tZYzu
+i4Q1kQX9+sf05ohO+zol8NExL6eO8yGt2cVZxtlTvJY25meCR7cuz2GF1Exv0MiQdHiSOTgWa8C
w1RlIiZb1ukSeKHWKDJMEiZo6a1Zv3DNbN6iSrVrANltWrVZ2PGtu9btM6yVfn2V/m0g1Ynkdixs
o3kpd7FmuJ3uCBI0xPG7uiqGBjsv56T8j+M5hzV3jINNJsFjUV/hcsetEOdQ60Ry34OFrJ4SfIHx
XPmQICWJ2d54Tft9uax+jZSP7cyjRO0bgcakVGAh35c2szg15xMHqqqxtoe3c9CmWeJNEmf9nm79
poLkPqbMqZIkJ5zFNkuJLm046oJK5xkRlxgXH77nrVsoRuD3cKWLExlacj+y61tPHoxYKBhAPEhi
cPq/nRK9C/1mw3RyZvMCWzOoGtGtWSzl9xfVdxOLG7YslSEPCTz/Gk2mtU+YRJtR2GTETRHQAknT
J9psYStlAYZ392fGHO14ZSXMsnlJU6SXyOArj6SJLdWXKE+JFl91o7EdZcdd78M17eG+egfWKsYn
oelCMBvXhDsQFgGHkjOy6+YUZrvP9lw39MSWC0lyCxZXcGVvjSZOGD4AezPeWlu7uWs1NE+RnEbn
abdBonzWrfwtAnUKK5byifJ013TavUq4UQkPPVLTFJU9nnm2ZR1yvOpHOdmqdT0F/rJkLpQhXNP1
s4jlapXP/j5d/gUGJcMr+C3/UL7NosirQg2rmtpAv+hXoPXuqfdXbJl0jn3AypgUhBqaTOaVq2At
UazkRV7CBRPn8llixpQEIx22/sYpDGDhcPrz1Hiv7dE38JiRlQp/sgD2NpJDX7nn6suI4m6oOtWr
JDBuH6TA1TNxiBBb9W1SC7qQf0nA+sdupFOh9n44p5639EQ61rmRpsNsfHK0JujxStzCXTJKBUnQ
wIAG9DBsCA2PBIS9l04JMUldgDTzjrqRJA+uUWhPOdmOB3cWfEAtEeTB6/XPeP8YIfXvx+lTYMvU
QPXhQqSQJpkS1egEguauKnOA4IeksDTbRVOy8sogoPlqrVME9EofKkFWpMW0+SecChAtNsTEn5QP
D7cc8ZNXbsw0SysarhW1wD8mb4PEn+YeilxbVk2DMM/ONPD9VehxNrTBsnTjlGS5VavRgPuBbz/J
dxSnWCSsgSpA195tyNB3NsvGbTfRGHrxuIiXAbo7VE6r6udJXNHeu2/DYXSDB9/HQYI5me6K5kB5
c785LprnufLqwPDfieM82eaNy2xK1dMNEziQU/pIw7H4CL8Fv69/B3ns2ed4up/o747h7m4IufRT
hduhCnn0yhHoRou4aQZq0xG+L7Fn9RUKBETFhCdNk5lowxAg+UXfQPh4rUYjXZr/GTjCcRyt1ek2
oagmzw0KYPOwBHPnvbB5ZDjOmkd/rPTBDGhOS/Q2gyr0CFC/yNmVPfGsJxxsZFekSTEQnni837aa
S/lY8hzAypgs2d9WJC5idvzp+hY46oeZwYtdNkpDNMYcBn25omoO7+RtoUckU9/guOhfnLi9lZJE
oBo61z98zj0pHqsjxzR+jy2QgsbDcKTPaOp20hfIxKoP4/7F+3FQ9XX9KNuMY90fjz7fVxhRcN7I
UsmFs+CH6A9rE1Ny4vn1b/uIGFOPRZr+arrVVc9NNQJxh9R9kUQlZwLygbYWPWuuUAIWFS2NriEO
0K6qlfwu3UQG6lzHewlQh2d6Fvym82kYrLVYhGCbY6Ua9gsFAtAc+5It2wJh/cJjo97ZbRKl2uuI
XddgfaP5aAZnY+DnEq788dvtBw0+W0p+4UluX0A7c2eiwfFPfiQ24DEYuc35IEiVCb7ASkhWpYth
H5vv59/9U4JCNoi/K3R50jG/+zKFQI7HBYJa8+EZzOYptCjSYtt041LMAOiwTw+bhpi7v2N33zFp
FoPcFLrMnwIWkBDmVnTw6wiUFJwxS0ErgXVukehNS5JBP11lzY2IYcTSJ3owIbCDnMGESlKummPt
3HaTNlAK3D7B1yYK1zzoqBbbF1Mz7t4CuvzgvFAq8vBhyRvN7Xa4bEnqF4xOOzUCXA5MFfIRYCHU
LOXT+XlErKP0laLyscB3Y3c7oScT2usPaEwQXagV0/WgZV6Mm+lH/lGOA/JsFMbusCSi9XdcJo2g
tOp7Zdh/vcTxrcHx0s+UtSmgX4MKROQkU3B0yf9f1Cujfhzz6vLOztZxSxmcRfH+zFN6iyEaOGsG
yKpxmxfNqZKOYdVIfqnAEB0C2rhJQh+2mTtlhGN3vmaHSxQRh86PJQW2yWOU6Yigjue7X59RXrhO
5ptXS+zkqdMJKAJ9X9QolgGnH9W07j/PaaTMctzY9ZdWiw/mDU6pq5/5OMJyhq0oM1g4JDJva1Q2
DKDn0y2ewQd7eriNC+OIBN/rBBUu/ypLnbIhFZuUuhA7quweOPBO8QaPtRqsoheCdCJ2jCBzoUKb
fZcIF7ovKkHhKiOzxID0EBXDG0To0WYGaZhVqm4ncL0bfotTsuY4NNpP5xXN4XbZw0Sc6hYHu2dq
L6p7foSPrfzlStHk68arxXBe/Hzrg2VMjs81mQhQ6e8Sz0ECnY3fRBw58oHOhRM4rSAWqfrbxTyN
U6Tz4iIzW7oSX6T3dRquO+02X5jVduC5aXBpxNPLD7DauA4JJCLtLVWsGqHd8onh5hbmSWn3rMp9
cSyteRIiLub7a6mG1SbJqLiVgh15LToh7VKAeho5OTy/UgRCjXZ5cjKtSegOaKIx9bEd0ocb2YCF
HhDfpdbAPvV/trfmsCMWIItwguYLX/Y5z1kBidPrvOh5Z0xUoRekHPfGmhxJHvUZB8I+sMezvTEA
VU7qLa6hw4YBZqkBmdI1dhcL/k9qSK01jma+bmp54l5R0iz5UysEG8Tuq5mk0Iy/xNJI2bvjehKy
euI0uW3eXwCx7bHAoXMf8tm68K30GAQDC2ZiNvaENSOz59D47xVxBwI6RKzenYFpPJAhaNEFdmQg
09WD+YQMxpz3/2kq4ghQnMqmUu+VXzqq9t+zzBkJAnuWWmpDbUpaNyL7C9sUAjpcZdiEh1iyjM8F
5nVlncWBKV7Rhfh+KNWoPGC6avsWPx6XJcrAL3p9HzEv4Rapdmp7b6bf+BfqrsXkQlbz8Gzm28yd
qvY/kJICbc6UrWgzknlTR6Lq8Kg5jUE+dCOU+NzNebV3aBOBcXH7XlYBUt+PxCMlQg8TJoMLl/pM
ltyHT/5BE4PMzA+itsKQnTFt/c5VwRiL5CggEoO6Ty68lLvfPKd4wPjjj8amm8HbbfJcaDGTp9kk
81ZH1s+F95oHsAmD9rA4ycN2JTs46ahGuvKBJNQU4Rwkc1Q+j+cfRGr6vdnSqDIvi6fwGNQZNQHH
A5e8QnFQLhFFjF8Lc2fsLgOP3jMl8cg1mqMEFPrn9ybXH6VhMYti9QIojbfF1iyMfYtqn6egxGka
uyZVbZjJG8q97tqndPM80Z8RKabHcuN9eSHLdqFQopKfR/z7lrctlqm3PpcJzr0wRUE+dTluZdSP
dYNbnx6K9LXAulgKJzYo1Ea9+IIgSuZuWq6uuEvXrHABE5SC+7FCPBfjXtoK+KulztNQGE7+j6GD
rFnIsKo0w5HEfo7Dwu+LCTnGdtIZvg20RX1g7977Cv6GLSPwVGF4ridqeyqisrc3DYhBmLXvT53H
0RfqZJ44ZZ1pi4ATvqVqMGoUBnRK6KcADiKfpfltv3SEi4vmLJc7AsupJRdMA8dX8FC5xBXXMmhE
QMlu6kHxy9lq6xqrXM3+X5i9TWczPzF5bkl1d4jx/KxDO1rSpjo//kKo56Ca9KuJ2IAFR2j0OU1a
gRQsX9T1Zaw65PCm6oY6ZUY3jtCQN/rsx6M7JqOqeHQfFxUp57zNTXYus6I2zMst1DXwQ1VpUWFd
GpVMzZleEsrCYiPNP68y3d0G35dX8LCojb1VCAP91WSrZxr8izFuQ+iyzn8utcZ7iuXN4pn7InFg
Rhzr5A7PDe2uINjIxbulJ/TVZs0jpCp52WhUhqYAkKRBP+L4HfpOMyVH0LVg+hfPYjMOtIzd1VJq
EfVdEXplL7bAOjFt0zkMFInkGRtSJkOBjQUKajsqdk/Z7GWDzEHVTzl3LDIh0uTYCOutQtIMpBN4
grynDG6HkFayE7mFkXlI3Oy2pTOCmRBSjQRg9FWwFagGGSDGv8J7Id83bJt0s6BItkqy9IHDh3Ev
7GrAZq5Bn6Br3wEMayEoLlAbgLv8lTCncBzSOZJCArTx53+tSdRC7Dm6opQPVRJsnzq08WHKvW5V
wyfJSSz8casSPkCw/vz3+vFYsT1AahXYo1FnizV53C0O+kP8jhw+5XJxBgT3ZLOL5nbwZUJ/BFJ/
40cPJUdhWxWf4yKwjpCMbRcv5+c2s2obvDpKh8gcfitJ4DEHVZ+BpBW1ohiVP7kWStO9P5zsf9Ak
uz1LtEWaTk8U/OqPMJ+V9/NxsQmaCeD+X1zAJd1idNeYI9sJewsuUlrqucOm5cRf7wqGGez/qps1
FBwVveTaWb6AjDSfn/YAzOd/YwVfPvfxnaNZ0GBJpNhxwF010J/4iqGtleM1648DPuo0aJxEzDSF
IvZELHDCrcak4q1buU9UG5WJnFCMFT47QqxSQRkeJ+1SAA2P5DB8/XBlTZbJn4lzRIIC4plXS4SA
+s+wp30ym0iySxw6PyvgR8nTUyaNYOPrbPGxhpJLJ4TTU5V241Y+Qm7hK/qJWXoAnsXENUKUoBKP
dCk1kKzAUo7vTXV/Kfse+Lc2WE/WzmjqPVrM188ue1hXNvk7TjbjQgkDFN06WtZFlKLJcqqzGxnA
ocyZ++A9z/OJ9k8QI1k/K+EuUvpktv9TYB2ezGbFAJqReQSa993pDV0xu0IFbUeZYihDTHCkcsdO
ZTq4y/NyuuHok5XuHPtucSGDoOqsF4H4PI2LLGsZnWRsGXkqKNLNVDfyyVEN2IUrkqyadT+a6rl9
yBUO78j+wbPQFeJk4ERi/zFLJcHGJa3tmvHFARxcGJcpF2Bb2YH1GnQN9rsfZuBdPLno9SlarSCz
JZfHNeUoTSRHgYuPVHjyLrxAoCNw85rNJAht2jKClnTPDDXqOtLynetgiakw1S07W7SmC7C2lxh+
DIOs07Ul6IW8IgABQo/Z7zcAKubG9yoR4Buw47xPoQkzL+cRwr1mmCnyXNrdn/STtjdt0zaQO+ua
OGefeA0vMyqkXSNN4JsNjxoaShG6GfbrDSEV00Rh/cr4kwbdFp3KxNmDwIBMVq98Hg2K8hOw1qTc
PRTlIIWODTmkLjc1u3F9KFGlJ7slSbFo4GNiX2ilqRLt3oL3uAspruHoVr/9URTcXFu7COC256rI
HGVvYwIEhFOyujEfaCHvybg3JCcbH+GET/wMQUE4TTjEKrST7ZiBAEtzh9PXbgGaStaM4p6yfLw9
JbiP0gvu/KaxgIVpRd3k0keWBKm+D/jO7J6dbwh7LSIfHoOGiCds2dDJhHJTSNYkttG9Q0i+4Wn0
EkLUl2H7yyfomCGGcgstIH2YImr5ZjqFBlh6y4VG/qtHxVVOX5BcsEpG/R3Zcmjkb0DtZLYIVOy0
Ea+Bmuxz9JWZTfrRQlhO5Gl1apinniBrJWHh3RnzNVmJdoaJBM0HYhiIUiSad2EKCblvMe9FzbTr
/yt96hEX6DsMRdZX7f13SC3vEj6J5PGQ2DpYUpnY7D9GZjnF5FeEdU6lQepoFVoegNTqPevAWclQ
M2Z6lN0IGyv+8B++nUcBEygbUNbZqGoGmRc+IuiNNGuU7igcFPbEA1zDT8ep0qEN9FjJdcvYvDiW
PF+E/58K7BVFWiVstewcGZN44XweAV+Xel/PiUOAJe13DNaQSUZtq6XLsO026gBwrTjHMl0swkDF
6rjEMUrwKfp0DuBzttA8rdo9KbUw76TIAlluSwZNTqD4or+AdTq1GY1gBxsV+rZCugRZFL/Zk21v
PVmeGlDaZOPagnKq7tvxFNO1SLWPJziNL+pvybQfil9euKXeTKpSR858d9SDu5E2FzK2K2OC8F/d
neNF9zKngbAuAIWLdtWOpd0SClmdPDvvz8ay5IiJQqEwUZwTZYac1nc9Zn+/GXKZl+YNHfs3lScn
epOXTvq0nbJmTrSSnfEGR+mdxIK3FkDghlevK7Sz0Re1n0arbtuNv9Zoz7mFjeDKUeu7bh4RX91h
Q230i0KMRgigLE4yNxUeUxd1s4hbFXCRYPmYtmlgjIxCGGTJXzGAa2SIu0a9TpsXKrj+UM09v/Kf
WfZQnZ2uw5CszNQVpxCrXAjHwgeFyS6fmjo1VviMDo/khhRJhYXvdy1FjbWAHNjaMIOBOlaUVbY+
9eoWKTlsJ17ShbwwzUDP/56aVw2DKdQ4P/c6R8rfPOX4tVF3c9iAFQuHA1KVN3MJd3MYRQVVzmQs
nFRWsGYJpK6lKuvNWa/UVh3DyOH92HGqs3iOOtRHnRVOxNXxesl5t3F9vsAttM6aDree4Jrsw2N4
E6sSdxH6OcR+hgT+FS7UliLBKqqouOOUb6ACElViN8y0vyGCfdiBYK0199/mIom3bYeSJXhy/u5g
PfCRK80c4F3O9zvWCwnfgsi3GTMYEXMVA+zh/qlndGzN+tLXfCUTHA4OEr9pt1d/F6Q86OWjXBH6
kMVRVGf/n3lpYcqHR2noC6ystMZKK6qY+BmQUQ4fhwE+GMnG6jD+kJ631ZvFPDbS3x0Talco87nX
o+Lsk+C885LQAQg7h6/Le4MKAWfXKWkoklt+yNkLF2T5CFMTR7mKsrRb9/3KceAx3JBWQyktDIsd
ABLLRYn2GVRTBY2ipxVL4+jYWDTp9EtX0/GqxJyB1qgLIyAy1SbDSjhEUOZrdrMZeS6KIRx7lb+n
Ld/+hqaUBYuDxkLV1dXWK2w9XrQqmDHRms1qomdGQsjcWPhAG5Dbn+BuK694gWPn27QP02omyVBw
HvW/g9+vzwDz+bXa1d8KDPjaAhD80Ed4HZmHkrZNLmyR5s77f9tC5jqaMmzGJYYuR0gI1+pC/iMw
Is9qJJCqushdEdPImMLrObecp/TzOaTPFlt/ftwAoB0K9ZvvUDh0EftfgA7obMm6Vu49+3b+Nn2y
t3kjVWv83lpMJ+RNttqJxpI3PUQiqbKR2IgxiWLxiMshY6M2tfTnxKeMy7d8MDpp+2UTll/cTlJq
ZeWU8N/ttPTgzpBtCc20gLprNkJeK+9Tm/92mxRl5jG0zBsiNrxaZN/BWlKncQwLQZldxbhjlK7B
6dgfsxI80lbCKJStVPuHa/LCz8BpWmTAKZwFbpqtqjducJfEa5e/OrYhYHKp6RGds6gCjga2/byI
kpk2UUiND4oBroq47PMaah8WLuhSOYu2vJwvkvLaYeAcGIi8CxL3iAVUf9UyItG1hBZZSEAWVoPe
6MIYZrJ1W+Vck5buTPbD+2aQcSw0Es57bgX1lSCKfqK12pocQ6Dg84DGUnHcmSwgo06QYhSNWhyC
RkaddPGtaIqeNAlxscK89QNHZP+7BHmIt39imSUd5LcGF3UYW4eXfxhCDA+excuYHzyDG6/eN4Fv
WcxZ4JcQQWwz0D9+6sEKKC9S86amnSXRtjDLD/ZEOQxiXv3I6RucL+R8JQcelnJodzIMqNUKdRUF
fU+pJpne3/ySaRnQsJaOQk8jIHv3xPhI5DKqB7bd/RuhdnFXc84RyJAJXrP1Xzd/jcZ49o05GyZz
sI7pP1/48T9/BDRiQTvdGkaZSjZKrJ8VbQqbpD29Qv5VLCkyic5mpalJqPp3+3TBrD6Y4lUfm80G
JqJCmYCPUhH1OyX2EDpB2eChVNAl/vzaN2Ex0wnLXKlaJjLmIH9/EHD7QTFz53AOlznMzTin9C+v
N2OzRrg/ocnHd5EuoOEe8wrQXCjMzhdIQnV+jeFN5BSni7wJjqdBzXh+oMCNwG7vt8JZnHU7o87T
/g/W1YvRVeX+cX6Wsa3lw7TEznTbwYSlGVrB52gqFNrYo1y7+EufTDaHYPP0dEfCIGrW0M8t2LhG
6mr5Gi2/8Z8ubyGkcrGxEnGdODBSZZD8hphHFlrNsSM+1jfdkH6NxZA1y2K23LbsfT+e/wIRocyj
A85dAUzE0ve/0rSSDXnk3REG83bwM64Eq28PVsvOJOy8fmi4dXM7ARY90AC2pB3PtVv0I/ykEcun
+eMwWR/Q3oCu674niiJ4f/MsY4xzeKD68VGBFnq0NCsuoY3i5C2T6tEQ9FlhtTXeQaEUphKipfni
d9rse183+Vp1KdnogedfGQC6L/IPp4uLzkeHpsgOwXN5YAUPuTFqX5lqgP5h1VdFJT02qdnkixOJ
L/8KHDum56fmsvnADn43TekdIwodkq8T6NuF33zWK2gJHyCJAEpdek40psL/AL2S5r/tuwBbWIQS
fQDxctbj9fzF1EDdB02JGjkEEnzw+mUvCCvzRT6CnCInXP/hiq7PbzMo/Mx/jgcOz3x+DU9az3RU
psGWqvEFp4bGe5UEA+gLellohTUgsP4Hrl/kmq8wouAHzKX9eVfKW/KWxnoNuUz+4MtHkkKN4OtP
fJSiVyVh31/EQI2WQnJYc/0f5Wa3yIONB0gvZlpKx5+fyAHAAuifh96PxhnG7WUT50nEy0603K6l
QADGqEgTeMmq4B6SyLpUyYdzAcICvqamwegtIU1Sd119HRiz71wkYDQC/b+BqCObYf11BBvD9GWI
vCMbG5h1M55Wj7I+KmsUOAfG+qoDkcjeWpa86XYe5pmKQaqn5J6JYPnD27UeZb/c2qBmlRD52+EU
s1Qir0b8nAwq3BUpAq8ey2RrzwKFVSOUddZaqIdpPztQ1Cy+lkTSXZavQ88NrNx/vpHfPmeq4pjE
fQoLlbHiY2HhMoXS9y1+XEsGTg64uxxOV7ZMlz6mXRkOEjIoXd1SL3/jl5jqax6gezNg5dTHVyHj
moCZuJ2xT2vlhstXyl6nsgSrG+1rXlvZGOLB/JliQepX63DhfUhEgSAhJgPS5eHycLzlijmWdD/h
G1SpnxWHCSlVxDix6uwWnobCchgN+qAqt6yx0GHwERo/TAti7ofxab1w+QtsS+3uE2SXqBGo6Cqm
ifWfRM0BmvJhx7ttssMP+xLEhL32OppUZqaY+3niKvSsnVlppC7od2G00ur5aBA2B6WN+5SBB22C
QkDSlcMD3bTuRo027cm44f0Xt5BJxCLdviixQriBorOu5ImOIs4U30RojqA3VesjPnMEvj8bmE06
oJv9TOTQNWv9NQONCWr9Jbd5d/4JeaX3ifmVPMMq+gShrMrw+4twDCQSOCHSqu2iYfg7hiHH3eBR
NvWseVnnCe6kBSEpCXj8dHCi4a+vfZ4QNbMl1AwK19PWFhWekF/L2txtrQAZWBSIDLsDzfdIzqKv
9IE59K/BLwi9xdpBLh9wB8iwmnHanwoxBb6wMlaIk/lVmmDrTO0TkUDjUOE2OFu9fvUuQFABBRWt
rKoh4/OB5qw5/rRbKDxD1eQ8KvrcZigrwZeNuQhHh4EjzJ79XB0lwxZjAt/z9Mhnqak7GCmfF4f/
9qJe4rUtOrog18ePXKIeXfqzewtHLYnC8Pbb8vpBl6B2y3VCvJKSHE/S0yWLW4c5vDaBnTsicDdw
NzsrxkPZTMoXHQTtK7x3X+ioAQt99gbn5WGjalgTnM9gkg4FDiZnm9xyYgaqkiKVi+l3X28PU2WW
7iq0fX0zKoa/ZMVzWV5gAEtjhI5ynkCd0DVy3/IaW52G9VVRxvV7Kz5uitlshMpUE3sNawpUAuhA
K+ghFfkJP5+vxgZljLcEt0QbdndTrG7uTS8UmPKq1niQoMWqSi+fy36JTh4IUbZsrqu8HSjOGb5k
Xd+yhUp1mpCCkQ8ZNcYqClXIyaiXH+lRugB2qAVRaWmlFiI41PnNyX3NK+b6MrgbkoP4GAS8Xedw
QNnIrL9aLohFV/iaZJyI7VU0fyKz/p9kcq1aWqVA5m1n1+OLOOrfduxbJK1/ZUoXFRh4ax3FXon0
IEu8lqCopfNLmOm0UM9/Wc2f99yZA7OVE97tc+cJv6PYxvyJb0vt4n0g560a1SernMN3snZUeyWq
961YLAhtZnFbiR2yqY1bPop8mol8MSz3VZNHoamdkq6repwtm2lhBEYgDKl/GXXadQklko+otAaH
UYfONMOBtDOd/HkocJHcDZimkf3tVQDzL/PAF+/+7kbdeFUtxezkq8WJAftZjM93sGsZiV3iGZ7t
3yX1VjqFsJTwQ5JpN2xGhbzWbAy082BNyBP/hKCc66M1c3f06rWo4fL/2J5Q+KNSCE2iAdMQp4fY
3JOKDOHh2VkGdGoaOzWUriYn+wv8qT4Fzv91TtTZtM35arzJk1SXxSiU3BGKphRECQ30WI5I7sIy
zd0zS4yYVhYdHvjKvwoZXoqd/dQw9pHZf20nQfD75CZDH43fDAfB1exxinEi218vHdM7P1Hqh953
/L+w1iBW6Iimu1c0WDJ5EtPSy0ZVbNIAzXkuU3Srhm0HySTBk0HmE4YNbFti0/EaW9RZ9vzqCEor
MUM3S4DWSn+xwaa+BeCA4hmXCSkeWzCy3QmUcW/6y1n/6ZiM2fzAFqV0nEtvdCsre22RhQITeFHJ
SFmdXHYCS+uIx0ToL9D3J4IttK06u682PJcPTYCr8VoXRQqVozO8o/+jgcvibQ7V7/t9mf3Gbzad
ZabNtIpcoL+vF2CXte/POgCxoJj7BLf1y9CAyktUz8J/76OsazDV6KkQvhCDuzu9QNbiFaMaCZmc
wh4/aLtGN1vLmt+en5C5cQW6TpSnbPkXeIpwFjpFwFvq2OjKKoHnDR2XsIMr03SXVl3LD0vsCWp4
UC+uYE/497XZNkQxvBGlFUi84HVfeYzy9gmXyTTcrGvl/B/9ob7UxeHU8lB57hEdaofGR7yDcPK6
zUfa4LoXc6mpcwmodlG5hgNa1bY7dICngSSnSiNVVRfjkS8bRS/1vtOVoxuV28vjCVSK+M4eGh1n
nFRw17XADIVwwe/vzaLHO6+IcjmiKLK+ycFXawcyF9UHAOvnyKJ1Db5NkIrpJM1V1HxFdVVx7bAU
7tIksLi2ruJdAfAXwbHLQc5QxnmZZFIZwLGAMWtYasDB5rUM0JSZ4+g9JoMxQ7TX2m8BlKLnMGfP
yp5cEm0binHjpzRxWvF01oFhBRIgn+rihLxZqRWtt7ZZ3PHSM7wf42S5RF9JtLjNOTspr0iYBGAK
FqGXqZoqPlOwAXIDtQ1tipeZj4m++dd2O6o8L9WQ5DHZnRDlCEz6svrTH/NcDqlfN52h9m2BvEFp
se+f/HQqloWXMlvKwfLl+9qDeBxzb13jTRywL0vc4dd7FiPb23UHq4TE/OgwcugHb0OmymZ48u9S
pZSvBHsHFkE7HPeEESZ66OO+TsaLGol/UP+zBnYnLwgVB3e+kuEEbkE3iGbmTpTuD6H43/YYuTPw
1jzBVuxkIL2AZt9WlhT00z6CsBI/P4tbDESjZCDAxzlktcQhDH8xb7NYFON8UnxFOX4VmQey4vZU
IzEo38Q40Fz7WZ/ilRel/vBjZJ8WBd2C5mwAzqPwk4h15QZEB1STPT3rI2/OO+e2lCxuWjM3ZBmX
fwhnc20ijUktRoPDIAmbgX0GybZV6Dd37xC0op/1kv6aVlCvoaTNwMXsoH4GA8wzOyn63bEOaJZ1
b/rhcIiL6p122a8kWjA4kvXYYkyQuk4kw8nAQULzyBytmHcPrTime4WA/NzzGkoumHIGpIdkg2Ak
PMN+WMyP6u7CPav8C2T29R5e3x3fIOkoAns78/HjUQH4eXDJ1HBNPeEbsPVA5+9VIqff96lVPQiY
M6o5YU6vUNICbReYqzgPf+XrO5TX0/Zwh+APNVugqUOuvlp9IT4+G03ZtaPSL1TafVZdoO175s7L
yLMol6KEVp+NaTOjsNa/J3G66BY8PEvIKtEHGiu9mYwXLigMFO+Vn3nW/3/jyusUdHZrzh4LEfrP
yvb6hNccLJrinQxiwqD/l1bx6IxWsjP67rZEMlPUc8kD1Xr1idCzUBjOJxQjNIOsB9g8ufFVkDWM
Ph1AILbvrtstuC5Kq4df+OAfIwDqHWf8sg+X/o+Iz62DKrzfpmtxYRRXinL9IGJSaibXvo5AWq9v
3CDMT9MlrwEZ5bVYIO/Yaw80L2y0ajwEf6ZJ0g/QZXo9r1pSqfcEWPfFxWtWwV6VMSLR5wJPYQve
wMi++JC8d/0knRl++rdZn1+8Wc3JwrVC7IYA6B4fNyaPf/nefM8Zvkao6xo1L3Qw4J/bMLx0KVZ7
uRLD2d8TOFKum7fOpXi4rmeY+nqFTzJOVDqpAaLU47quby05gOSb/awCJq2aKLCsaA/RpH0790cV
Mt7jjrSRUdHLcaA8hElcBtcMjJdCZXpw4SmMDEhgoY6AiwbEVGfsAox3So00ldncX2Jg9T4tU0rc
7KN3HoProOGwMVMD+aNYIAC1dlr6aR+fcsy6sFQtsvqfxzi40sFyvQzZDsdNdSzdsvA+t+lYegeI
sFwieYR0fHEMmi6pC7EvAJ6ZO0jKRvLTPlv/BWSNpTRPf1LC8nv/w/cbGFndVg5MHXniplcHSfib
XPbV0Xvo0YcNRKFeSj+0PbsDGOBGdHTbYE1jSap5MdReGRRjCUOTebLN5yjy/0kaDJgVWO+M0aup
GfsXnMUqfePLtdPLIMgINVjaut4iT5D4AoacDcS3ChROjT0P4VWVo81zMa9WF+4UIlO9wPhSy8Hq
osr8cHQrdqqc5IIY/yVw4kkLMIWssP54rP4otg3rTqp9ga/ZLnydUFNwmfmWCp9Uv7ASYyBJ/2iL
T/dPRthEiYbAbe84BmKXOAGL5wMdn9S0bsi7cUwlzyJ3XX3XGlgGuugEMTYCu90+yJwCq28crddU
/OJL1CQJhL2Vjc+L5rluEDAaXh892Vgn1i/DOXx7UfZyLMX+xAy4zlcN/4SVUUPHl9PAjeyGc12X
JoS2Ovr1AH57zSwoGVAbmtQlBSRtHgujAtdsqQXV3sVE7UH76Yf8XbuhwTnuShTR5hFa6VMSYVqD
j7CkMa2KjMzezKv9YivfFi1fsxsCz4MT2McmWHPXPaP21wejU9SZN5Yz387Wz1QUsu+ENl7awoW2
WPkZawEsa/Mr2WrychGwXwZqOEGaeqaCF3FIylp4ot1g7iORz3nTGBazk8Z0rQVCEUQic4SSKIzf
egjFkQkgeubh39WG1CtTqG1wgMRry06i/1k3/IBmXjGuWxScCm+hoJgN8a7t5izMSl//5BY+IDaW
TBatyR01BNVxmY0az17C4VML+u7hQlY9PrDG2SlIvDcZnZfy6c5yvjaw6nk+AK1kOiYYBjxc53a+
+y4KAwwN0MLVPBekUJseiegWdDzqjuOHRVXLbjdDhZyCL/xLZ/B9mAsHwyJeJW+RAVF6bYFP69vz
YEbAq6ZysGsS8+I+8ZYID2D8JANnvRNGrPjJ069M87nDvsqHveDrwEcKT+jSF5CS/lTTt3GZLsVZ
pOR6CSxR+e6k8dVAh4nOqELpmjlSmK6p6B06U5x/1TZYHCmls0BTb5eqEQ8ZSEOPXpHsY8LzqA8M
/BkOyB9W5nxf/nDiFnFm2WRu1CeQ/YU+WEUuffXt+FZtiqq6bt9YTNI0WmnQjjt33ZpflWDVHtOM
n0zWvL2QY5kn2x08elqy9KNrAKj9eZdoA49HO08h/fy1hglkS8cA+eRzr4MBVlJtAEvd5WQFOG8t
Ws9r0Ss5Frm+/E3HnF7cEJAh8SS0IvMxvbMZdSYkbCJ6M+GbPK5s+EJfS0GaF+Lc81JqV2oJSouy
FYvkbtoL5O5DMvQoPoseWUzgLG6jZMEu2CSUBeODmf9dCfKpn3hUUCM61o0VlHYhi7cBiIWMRr9H
tS7DwfWvpt1T/hHadQ1pNCrh1HGMN2HftaBoyVisIcvFk5dvRIVx85ZC2DSgcVLVtdRpil5b1zGR
dt8Sa4O1AV5B954B9q7lr9d1KnSb3Wg60jH+WjkLNxDcnUfC84//x6+6Hrv9hKQz+zJ5Ij3+BCqG
5mOAuLHdBHGIjgA09HynTcSLzzZ5n10qZb/3XDznJGtIy7KHFIUZTmwjamzYPnLlRiub3ccgHvGE
I655IpWItAQshGDeoDW+DjLCarVBl3cpTq7BkVz7cg64t+j/Epbgn8N9yjUzg8+gQJOfGVgQQHvz
GK/fD7aYVpVgnbSYGK26rLlGA6tm2Ex4NrfKE0gfSnLohQQsA5oLFVMET/+r2b6VuJ33yYHjTH1w
ErRmDcUmiYZPSIlXjxYP4G+UTAiYPzTMwy09DRC3UZ7Tzsc34vTaERml9ojs3itb6OvGDC2Uxrit
B5soaTdV5Y04qyGTi/pu0Ap6FvOdYh4JO5VPwYMz6Mytdp1hmNsIgCrwVSF/QsOGcU3f/BlR9qrE
mIf57IXNV1vxdHuPzUsqurLHD+fwQTxF5bmiHd95NsWaQK0Whz3R+AQ3lUhQixzCoE28Q5F6rtFW
ufSTKuNXH3FnQic7+hQ+Hrh6B4YfBhYxeuQj2XwJ52IcAThCX0ZPtwPKHGGK8hf15S1UjYiOWEta
v71bqrPTGFWvagR/tk282Pvm4UbuKHVCXg/JDG5BreFaeUhgQasMm0sl/yLHDHESTC954mAmoOqm
3o+uR3irv01Q4yCz0TPxSeagf5Z8GD69KtAe9mLPiAVft77FCiKzHsQQsZk9IfmkTZ782i20US+W
I2dtzFAebBV6wF3+JYre9CN2dsPMNl55Z7YgAuXoXGf0Toep1wZPkB4CqmgADamlz330OZe3PX9b
ET0dFk9B8cdFBPL4hbyUwgT/7z/9c3fTeHn5ReNBe/cQkOqUMu96zZIVEHoe1Oo6qXGlhy6PamYS
4/f+k2Y94jTwkJVT8isd7kzcC+sgnApgm61xcjW7RwdMb73bUXRnbcwD3OQWu6VKni8GTSG1RmLC
wkENJcWLuf5buh9KGLq3KWGsg/9QTwC0MbVx/9j8cegcuU34e4WZuY0lhp0hVF7Uu5OKTZ7lgnud
bi1sRMJdr+h6RtNhCpsWmjS0GTpaF9ACtmOfw9lAe+77IPOpHxDyqYsoRrD+CLmrZx5uA/bqKSCE
0LkqHvrlhP5rWHehJ8DmQxNZehLz7wynNLCFooZ5H1KyNWUrJ2VRmqx0H6pG1l7S5odksGDTH9NB
gGr5WN7Xv7SQrqFdTYKr0cWJo0yeNpQE7/F9qU/TzPwarj7DcbxHLewS8H467S++oqRSG6AEzEmG
HJ6ktZx9cRxyPm9pce0c11F8mJiF4V1JaaGywf4UORE+wwRvOBWbgiY5q3nAoB4e7cjvZhpT3mIY
NuhP320InyrIREDtYFOTrYGBhGpDEluCuRmeVpTqT1wrF8YyFegqq/RWTMUZtPuQGqUL+sIPFDvk
l/PjG22Nb4R+bzTmTUiJMVKm7E2rVIex/i5DiLLN+h5oCOGQLJCBW9vpfvG2J0tNIsKRczUeR2Tk
RbQ37T6y0NEN6nf6Q20WmDesNxoD16pbhPH4v6/KHebXawEnU4TW2vmOOOAoH74yrMMzmsDYB0Xb
Hpg4lW23niVToFSGoJ+yf2ZSPLUWgHka950c0c6cCetNd2LF0IogcAOlwdGa0tfscLpJjhIH0z4Y
1Hpqb4gC8McyxsT7vTUccqM8zDKqCu9NS+aHGqBDmQb378wHP1N33gpjewMnu3Bx8V79Ye7BAc5Y
GbFV54FEzt+TZYKhjxF8Av0/ll2b3Wf3Nf8nXJd7a6VLzyynZVDObIh/fLMdoXHBYXNvrvRTZM15
fLTfTTFXsOSEKzZH9KSmI9ZTHi0COhYEOUa88co1kQ/A/Bl62VAXB+i4+46XjyRlju0Jp31TZZmy
raSpQPtmF9OupaNDYM5hb+i7ozJW6pZbSxQcMiluBLCeT+WMqWoygqXHGYmX3NLl8ajkysvQFiIN
7Ro1E8Q4O5VO27z5sZEt1LeAmXeEuUaYAhAwvQHlwt4hD8cGrCm6kQTZs0CLEvmS5kWAmEdkVGUH
SDL/9PZBIlVmygiJ4LE0hKbidr53Gwb/ZGQ+GdAJYn2g1xbWN0fxcpu6Zvn7347RfySi0g1xsswp
c+nFHWQReO9D7IMZ8hDHn4yyl36yBEd+ORlpl0dVvkBl8L9G+z0ZUKDJpjanCe4ZVrjXU71xDYvH
AWZniPBvqaQXS13ZGSCgqOTTMax0YbmN6v37ddcTzRehhZmN1wzYHrGKGsaS0cl1USzB5QfKTwzT
bHfLZIYbeZMJHf3nz029quPMATPrCIYj3p/dQnwl1zwJfqhZc5tJDRg/Oa+kTsqj2Rmj6hnPmld+
YD5h6aiK7sGcvskgiDBHMB+NChXxOE8RVQ+FMJHaQN+FolXgM5+vsosAAS/CiS/nJlWdWWq7ABZh
PuAzKrAzTbNZrMuoV9Tq4g4Z4tDGhj9l3EejFDYlm4nXzyeyOCQmqjsWnVvG4qXzpX2FlJnInSwL
APl0653fLWkYh0zDsmTzcwNArFvTslF7/sW5l89gEjmOCr7ASqRxYmatCSYUXld2pkph7UmAZTCB
5MAlQPzjG5xB080rktsELn/rdDxzFQSDbzuTA+zyd3dYVHA5Uh8sLD5QtvLhQCmNTX2sqwNBQ1pb
jUK+Ms7VKNbjHOoyI45K5VdLjUSid+1UEUl1FS/ztA7hgiBa4FNUFrAYDpEmKH6ZEiMZFU1CPAjx
vbe3ajBKJZVUO5kGZmp7NlzWnaGg5Ry25Z/qwtrojaJTjfrTK5afTeUSfkZVMBBXuCwEVUQudS8l
2klLUpzQh5kzDn+lnozRGfOwVczybBbvo28EhY1wfkGhBH+B/LyZTLhiOl3dOkI6L3PNjirIXE0M
FesxDexhUC8gPq15C9Cm7gGmwqJiRSJLlReaD3Z4lj0CA2hzx4SvKJkqsqDdr84MVXk0FCBGsoDF
c/mL5OVAZtUuU+7MGdIkBTdScS/HuYuuydzqJDQEoCyWNP+W89wt3YJZVi4QWxWYjddUEVAZTf5W
izeCaRHcri2SUMdZtF1/+Bxte2FrVOvTfPG1DlH2I7TRMP/IQkBJbjHHPkpog8dMlKoUpEmQelt2
G51qX1iSOqLFbHOd7R1MoZglNEcPEx1+/f+GbP4mlF9JhCIpWie2QWurY2GWmQLR/HGZIUvPVAwH
EYNZgYy/AlJ0VhLkk+86iBT34ULqsLOQIGfVdmaUPn45SYI+OtEYKg8GBTmBVTEuc3I1ZblT9KAw
FP0MH8O6p+98AJqLcYDAQ5B2g5D/ve2Idv3zxQOLM+FCrEf8brElovNATfyTQyaQ0rIYzB4K9Ncb
h1JYprKvGtujKybuRFrs/EJFAGKbU1NQZeJu0BsdqtSxrkkH3e9Ztm6HQBmxEa5iBbmU6LeYhfcO
PoNr5HCHCSha32tn/nEFUAdVQYU7ObETX2vWJg42Z8Jy+JGj38K0cviNmF0k/Mmm5zBRGx9+A9B6
XBfOJ2Dge+Fc3NmKxEADtimyMikTDEGFOy2SX9O+lwn880k2+wjOV+Msxvvp3zVbUOsjO2pl0Z2Z
Z4p5O5Vn+BJE+pb7FpiXT1A54lP58kvPrFwjLZa8hJLTl2Ays1NUBWaURvOCCJV5Iy2Luh/sD9IT
iq+oNSxHJsFtCVMsLQzqGjwwgpZ3QwMwzyu9CUgxy6m0DdUk2gtBtkBvxgKFBJ3Hmn4xeEN/Q4NQ
AlO702jMU8KXfFOpTC6fMkqZmqsGxyGXEQCyegloykZpbclCd29QeGKVEB8RXUHmS3hPipLFWVkC
kChRpBXTQ+EuSkS4UD2YAq6yzl4bX+2Xctz+MqYLmuoUD1xCIfbqiwoUgb7q3Rh6PL8WwFB/a+pR
8BxI5ey59Bi21BmANJRL6LjhHHeXq+CAEaMYhFmxdW82At/0rQ+cgx2mdFJtTbuoKdIt1TYz9yE8
8qxrOusVbOVTKbLKoWzBi7IMsMdwBNip09fBvrBz3xf7HIpNY3jKAdhKAszcOqWzlzPvPQA9piv3
Em6x4mHFwndWJPL4PCptH20El/P+e9kYU02QBhlj9lv81al74VlYg2dSPDb/3YF3ATT/HU1wr5G6
tpcBTMWjW3Hp91pADXd/zzaITqfHM6HRgc5BpoUiZMWbgEmJygR6GkBdtBczVEfzpXqJljfn6twP
7P4qNpuXdg2mCJM/EcpO7mBZIAvJEv1OEIf5xKmYaWKZAby/9k7kc9b3ntSIXB6njb83hGqC/pUL
aTuMjwjbm8mcTnYEzzfBYJXUy12dASHKiRZtr8f2Dlsq8Qm/2BVejYTQe10O9lYGZ/12dBSenkiK
r8zPtPTcwa7sHH1tO8ceJiZrGygss1++llPRgg3sD5U90y8euartvxoBVJac5dOh1UN82YzlxSH4
zXfvtcaHEZthmiUzpLJBA9MnGoNpvGjbCSArY1GNckXpsP0AQb860J/ksXBzl1+QZS6J0gECAPKn
zPiW9IFZ5SHHfHuv43sVgEd5VHFpSgKSTF7z87BDnGURNZ9MzFmLQWjIrqssFzN9fHfZwrj7d5Jk
ao2dqycXeoeZh6Kdv1v5sQvvS+bkLynnHPghlvJSiyCK+eqQa4el7e7Q/fCakXxkIkczMgEjIV9i
UxnD+tudrQNANpHWpbk0P0gRGGsohZvb5Q0+U80ek+DX5MKDNy/YlKBM8Z0wRJZcJbuZNzfsBPi/
D00TiNVcixQAY9bbfdyKnPqoy1gUK/TuMB2ehIk3hVynuMlB30b4U4BWz2qZOS1AmU84EMHKHLmJ
CbeQT9SEIByZAI02QITMTeIN4mq2vSkU/RuaMsbg/sgQwAutAf4WEyAUfv8ODe2JnZUQq2kEG97l
F/YQiTErrgWfJjAeysD2G0uzqTgstHLxWBAbEIIGsRRpH6FfCsEIqAqBWq5A9XF8nDmwR389Nx8L
OjpW08GAmXY6p5jIMq5iFUzq1b+Lf+eLC0ejHfKs/Z73n/ZBSf+PR/Dfdtm2rM/gLyj7KYoAbbnU
Jdm2FrCUDSrEvL/Zc/gy1MjllHwKs5IPrhe5q2VZuQVlgku3H618d9Y3cewnR9gshbSc662o+cJ0
8GVLjO6krE49J+T7jfQe6XSO6+AFvzDbOA1imFndqod8Jydt1+F5vTHvgirZP8oeTixI3aNJQMWf
9XhiG9zJuzwbTkmGviolx2qvOi8HnFmEv5zKlT+C0T3hbkbmKByIkImgzNcysQ2jcMYtAzGwKYtM
8AOKrRye/N+Glsxvfa3BZzard/e20mv010h5ru03wunOkzbIiIxGvi+BCPPme5SLRsfXdYDCD3wN
UWWuAdIuky9TbM0+F2p3AHg5EG4mteYOCGOtcQx/uWFR7MW4LHAe7t355zTAJIzGWnLXgCvSYlQL
3YgVuSpZ+FvPreKlpDS363EMvq4nZOD/DrayVhieW/ItyovGxJusPeEyTS2ib4zscvXYVzmkUNxp
J7duZxGDfMkILenF3UHWc3pOg02j3UpKw2pdCMgL3kEPb3Knaen/c/OxafDFQmraV+EQEc2+AQx/
NIHwyo7rghEvGyVjcNn9zOU46PBr03J6WKG4ayJLMT1l0Brckp9uzLtAwRDweWoxyEqyLuHf9yq0
OpdSTbqIsRtMc3VaUNWeCSDfB2XvguaY0m0vXwRgRPuetVbaUAIYq1RzZUkQ1GaTFdzP5YDCQD7X
sdOJrM77ejJRo+QB/e0SDLswY6sTmxCOO3QQWFyf+WukB42Dx0IMVThLvqCra7GvYrabkVwGrx2g
yuzePO1uOTKBVpUJoL0cWxlPfORkTq7jAQvKoH4xWgSQ/VPHfg7Zn/4IBMbj3xUmmaP+1Y1kGjay
90B8hAtc2suPsD0wFxmxMD+nnvZB0IpgEFe+znDqFsJ5uJzCzFkhfP/htDH1+Cof5kxbW5MEGqRJ
ZZwXiAb4rElidzydVKBAf4nKDgEapVcSnwm1mz8F5uwIhhZdpfrMWfKN6NxlBJ9BywDUsP8iYt9T
ahI2iXITG7m0j05pGSCgFaSdm3UAXM+ujoajoL0Aer6c/nOuCnLVDzlvmGG5ryJDCEGA2mrvCt/g
UpYYVVL7nKDcaBSLb+/IlQtV80VT4VJ1mhfDbqYPlhK8MJoa160IvdynM7bgA1Z23K6RVwoN8bGL
D4UNcWEcQei4iJU7vuj9XzwBuFFrD8Jqgd25inMi60Eggyz9giKSTugY9683qqOZIfP7ZaLIruMP
QZDhpC+YBXL/IDCN5tx62nPand0Od/atgix6I1G/i1ftSplvuAPWb5+P8qBVMWztbS7io4dqIPs1
JRa/NxJHS4M6DyzJV3n9qKFCljfMjnXrfNDHGQP9u55paszQ8DeEQ/sbPF6oCCT8h9Zx8IOgsL/V
U7NfKw3WxyxV5Ik5c+FHN20Mxgb08AILtLxkUAFV16x3A2pTsLACt010Dzc9J9iPUgKj2uch19ma
lszowu+zmGA8StYzFMIKPbgY6eDxPnKEoQ2F66K6st3JjKzcBq19t86nI5ZHRiG7FKDLi/KTwd8a
iuljNpg0qHCv5rRBDc1vT9mXwSx75iag7uxtLegeWchghmzUBXGjp+gOh2acFIygcoFQHYS3Ficz
pOJRsD09Y/1wiagP6Q+LfKPOlZGwFAy/hXfRZ/LA7gvSiYXdGW8cGo9G7t14OqKe2f5uHfO746RH
JNXvbxW6W7qieBNQCPUG5x4beiEsZrtBnkznkIP3zNTeksoPsCgtp1FCCeaSP1ReWru9C/DFLyf6
koIF/5NsgWs9wQ+I7uNEcsl6t1BxHQjgLnRRQuNsKoiV80c9hmxSwaykpEhlvCMLpKtAXAPjF8se
aVWwqeJBpHEBqLI05xT1GdFfsaAwCjlWTydvPvVVmfJbm0OToWQhAKN4UadqCVbVUTPzI0B899OZ
Jxf/hApdxOB7++KjOqhttX9D+oOF+nIz5B9glYPsBDxusmcOo4L/OH3AT/ynVkmKos3U84lOPnPI
RJq/ME7FnT6vtX8iktTLhTBORkBYgij5d7TcnGuyD9ND7+ebF2fuT1bHnaBfDDolKuZF7Fclzw4S
FwT8SHspC6CkY8Qla3xyaGvGk3NVp6fzvb+6Pjub5BeqXDVNE+RxLQu+IiNsos01Z1yN4clYiFpC
y72Em/e1MlRHT3Stzcaw5LUnqNA1eP7Lq9XnkMVLblT9RGungnSYYbSzifZEfFZFIIi3hN6IYN0p
weh31rIkgu9UdEFb/eCT9wr9j5N/DdYRrDdfkxxktG4Iyy+gJgHee914VdkEst9ZLnTZSaNKqctz
BABhHlnjo/rXXI/CCgIrtWehvhs9/VfRc4/XWNxxIEr8oN9NaqccmiA/ELXCm1Ylh8fLkLqVZt5Q
mZoS5XQHRK2RVO7wfpqYwUfGgxNJppJv+UP6W0CaZ7nPnwJDaZBjKUJdxGbmaGR8rgpOGVHhAFME
9mI9oQpyv7COwl9JrPhV8dJ2QnnCsA64y8DF0EdEtdr0O1jr2sc4S0SM7+aQhLNu0TlsF3l4+DIc
Mx2j7uHyp/vvl1133Fdm1eL5Gm3N8mIxc8ln6ZRnhdmVmAv8fIoVGCbRuhTsfsSPHUHdKq7jnebE
qWurUknu0UwBtfV/KusjUU1b5ytfejbSOutMlSfkq5e0s6V6A7KtVMkK+zg2Sfy1e8G+0ye7J6MQ
xoS/hPUjPbnBqa+wg6++hgFXWn1a9n+enQxqPTZtPOI8gf8EcDGNV49KLGkkhPYotPH2VZ+g5eRJ
EbGW9+rodCglyNkqq0A3a5WbkgeA5i0uI/sYkpUaeKZeMtQslvqSG/l7XEDDY0Agodp+lAvoL8f0
1m+zfgK5/DQLeF352TvKX250Fm9h3SfY8KmctCY0D8/wH+efNaogeqwup2Y3ZcVFhMGh9paU3t2D
S7GG8b6eyr0Um2pnX1nhIky2/lQkKlyWSh8Jr36KywSk0sJX87FKom7aQlmkN1bFPu17RUoHsDHM
IVfcOZkRTe9GK6J5cdB3OJTlF/EpYbBej9nFvTpvuH1XmulWEqkTcM049y6yorCOuu/GC5dEiBm8
+YDO+EzRdMUEkPsCW4ycFjnGPi0iuereym19k0OopkwMsMw9nlEP7sftKK6OQEfv+IkK3w2LaHpt
vyo5tqm3gJ43nsBddZTJ2RvwAggfcclA7mWPQXxkWiCcsi3UCpm4y8bQGR7KrgdcBEKrZfoPqvRu
gMpeyx78vUJjXx22vOe/h+fR7cznIKeZkXRcwQOPcP0XZHNdaENMl52LLKm7j2KPLmsLPzSOJIhD
YUxmpDtvpbJtkIUVGNv0oDR2mSznmat1LfYlMNYyA43g3pW9nDguG5eKvEJw81OZIrTJKmis367P
sODWj9GfcBC9h4VlCEl6VSjn6ewIS52oqMKIMtB59h6ZGlq4ljUstFD8hexKW6P+SVpUUqH7f08J
Mrl0y4fyEQKMG9YR3ci7QwymlorcbsCo2C5zyDvj2Ir3lmui+HO3a0wJfSjlmVhaUEkL9egPkDck
LoCQLet/y4e+MZhaf3YBPULivvWhhbiV1AO6BXBp4tlYlRN2qmqjJZea+wC3nc30KqCR76NlwKoG
G7SyBs2R0hCXFoARhITg6zqWt3iYy700uaYqDBxZVJqvUxLIVfJ4BeObusH/R28158ob1M//Vsau
2FBtznugGzX2SjxbHPdl+y3ynKivq8IVW8Ha5XFZxX23U8CQI5Tv2r02DbLIjFsg7bUvAbzyGGn9
+PmdVcBU43p62ZtfY497HennN1/nMn7x+FoK9mxmVNgl/imZwzMXDh6YAzwpsIAyWLA47/N2Y8Xw
MbQ3jAL8nIy+Y7r663q3MR93lZx2wRWg2kZrIs8e2pEeqOiHefvukM8TInmbhBeTaLKlcJT978KZ
ZxHqEhsha1M0PXlAtduM1WA4CiEjdfab5yAbyXu+GhjjAZKRnNpoePxn5+yDAoeAij1B75qQ0OpB
ysqikg2CKdPpNqhgEUMuDTKhclI+87QcEaN+OV93n134TpUYajT2utXjyjmq2yqApUl5/vfzsBNG
7nvNsiiU+0prbYZqCnSQCtGhZY3+lAYYVFcZdvX5ZttYwl2t6rUTlhontDXNg4zjawPu+VdaShSV
BDgy//GIVBQAcfu5t5ybVHwem+Hx3jEQB1N6ny47uBRlRpCfg9BX5aXeJuolHw2OsbVgVaDr/UDd
RJ1I9fGP8xhga4Ly8XcmJhG0tb1nhyjN8OSiQesXv8zY4Z1UHumDu2mVXHOGXkDrcFSpqEPWHALk
gCzHcpdN3QeNZRmHP1bQQBzaLV0JriGPO11GmKEhDndctG0keAnmC/XxXZ+hDWTCO1f33as6lVUs
ze6ucl+VqaPsBloPu4ViaqKoFMs21HBPHufhwA245GkC0A3+QNakQoVqkGJZveS/MXlvNDKk1rUm
oPo5K8tfqXftT+L2/6T86GZsKrfRIc0iaBKsweHfFJbGFOtQWv5vUneSWzkV2qRVR3/M+xqaiVp9
m7bq+Zo+zJU5xGzepJJ993EUj0Jgu89eUTvQsAhoMQV1rq2f8GyqPsqFOBoD1KUayjr2eoxbLlN6
0O+Vm08q6kJeIQvU4qvhFz36viw9mOblyCFSAL4Ta1muM69kr8PFDBfVlBoBVvIh9gR+ySmGkvuh
70aL8bzdu6Y1ot7VJQw5vmhYUaDxIpy9s5jDlNGgXWBRZdjAvj65vpIP21wLmYrG7A/DLxgya8Sf
wHkZuR61fhxAdvdqyxmy2mC02Pcpe5KqH7/zkw6WRVYT701m9tHMh99kdFPE2CyHewSJRs9Rv4z5
D1yySdi9pX7+Qk91CfqVlXBIZH9vTU/ovmoQblIh14vDKDRoaaZHKSyxAXrwlRMaSDmG0JZXgFOp
U9xSNBpuGRs34/P4ExmecXn0+bUgaH7DNfrbUh4oGkYWSCMy62JJ+Tof2Dxf/2Yr8DE8d7NhrZaz
sCNM4VuRa+MwYh2kO42M1p3fnEBNRkllJJP16S1VqyntYGObV/Pu5W4hULOtfy3NEXhYjA+tqM+5
y2CtuN9NHuucsoWk6FUgexsuapb/nqXMtWPg66/Cecf/UC8Tj6WJNQinBL34DpCctA7pX6FD4TSM
31xDiy403puzfiqhXPW3yDxre9AuQYOYPXNx93zgfs3PtXZxP6QXVAHlKKkY+pCED/agl1XHcd2Y
1dd3O2HEecuOWh6hme/O5y4WfdKkCwMbxqFeiwTWx1n29Cs5y2spre8N5sW6mnQicKLGiZv68eRK
EG+MV3y0oyME/8xN4fEY9wLTacRV2Sw3bwV/PCQBrqb8/hFz48IQcuP3zEdPRub3EkAjoDGa8z5u
OnrME+EQxoYy/Kx2FcEm8047q1zz5s8fWl6z4t7dB+8IbCUvofiZ3oemmQn/M9/D7xnyUAfS+ao/
ErXaG29IVwkd6PCeXmDQuClJUquEJ7alPC9L1D9Dq2EqJ/vkFaiaYDF2mw8vd+kN48uc0R2i7yT/
U/8tVUcMmyyHRg2DR19MQMOhF3154XjfOxj2NDm6w6fEwBY4JWJXr1Bln9T3sI+Ei+QmQ8zK6qku
msmu9w5TzE6UyIDZD72dFRJOPOxT0GiBYF09yGSje8Ta5GixwWoD1ace9B3lMvBBBhTfql/LIRFh
eGDG9tUcVjiW74HEhfKjIiS85OD72dTF33edv+U1tP/649S5AKN3doPYJ24Awmarbkwx8SGnSLzP
ZrrD/z+w5KGYA0pBFVsJ+5RBVUOUn/ZaAVsh14OsRMQ/1WaifZTPR4Q52YaYgsx8nV8X8O/xlNsd
AAiWIkk6BCrd+6Y+5QGBwFixo4ygRcWs+2XN228IJYB7o4Z1duO3/SWEHacA7e9bLY7ySaCZ6+Ro
6K4RJY+iVDZGaacNpuKAUb/kyIxVKyycRG1XrByZlbjHr/98AuthoapA5YLBwFhhAw3U4T8vlYHf
5BGkv9yCvKu/agzLhbCABgvUYlukYCFKUBCCVfYoRUuujuyXFzC+Vg5CvO+JTf6nTK+VTFLZa0xn
tuDPcVhphFjKLyj/LB7gJKgzRT7XQdVd48HLEXy8EC3tc9m0wQshLWd06nYt3Ldo40BoVKNgbXk+
0LDm1+gH6qsmFjMAw4iFNrhMVH3fXozj5QTwF6wWFKWNpzY3MAer+dM0TThE0BUoKmkUYQIFe7UN
J0wEpSzdsFMYX9fbhxgU3mZ8u259rQTIjb9WdSs//YuM8+SDdf5O6EWUs5qTM8eGueS0caN1Chx1
gaPAcdbITE7soOdc5r4usScibsxIACBCVpZvNxyPWHPAfpO1PBblVMJD8xTqOlcbRep9stmoBufi
WfZpe1Z65XJ+nYF5bs4xa4sGyr8TWh4s8gUnXhTxHURw+efedgJls9DU7AjNJu+HJpV6vQzf4Yi+
axjJCp+oDrEib3LDEkpPvUQ3uZNQdMGN4c515TePryqM4eIAfQh4hhDnBGSMCi+y93inELvXGnMc
J1HbBsxM/coV+QlXneM+vD5EHlIRjo6fMOCmr4yZO4vXG3Yr4ySy1aWzIltXveY00/YZZPAwAhSk
1IENIU3by21kOvAqQUexVorWdwWxpVASXa+5y84SYHds4HqJde/k4LmaGGt9ySz3dHz+mW1WCA9n
5YZRn5teO8rozVsE+4DoCQ6XQS5jkrMdUzvHeFNuQQIj/ukmVc+NOLmcnyCeeY7SdrwvNyFtmZO1
ggpfs2tdHBypQs92TJfsYyUXCg4ORpOmREOYso782NPWyDdHrX5557pZI5mWdjxb9A/kWMRO0GgQ
E0pHqJifCZrm/RBQtAt7pEOKYr9f05kUlzO+snOE7OPCRWTByz+Vb0jYRmfg4Y9F9FRxD6UeLdWu
f+X/Z8ks2SkQX59igMhovnlPWWXUpyCa206Si6GUNB7IUQOijOu9I7UWxmJOhdftQpKADdvHYL+H
RCOtNcTtt8Gk7bksdvtR+61EMjy28CDZddemtOfo8IP6idx6ZPcq6s03+eE/qWlyP/MbMKMmJheA
Sb/RhL0buQKR0wh/qqKXzngxltM82DFynhfBO7K7IDP1qGM7UjHgNQxiA/wjfoMAOjqVx89/HyVN
vGo+WvyieeYjUVS/1I48xBCzAvjB3CklNVPnu82fGLAJ31xEGC2Y+iyq2Yq9yBQbL3BxIFu57yEt
nP+RBHKolgyzrvuTxRhQK/0bYk3DbZ5lkx0xHoaD8O6GI7gXc8ty3XKhUNvVfy4lu2HyIO5w6DPe
PrOC6huB5jQ4cqAjjrVqnZ31J4ivbUUUNH9Hc8G9iirEkKhdLMDUdlTQUSz7hBAL9l/FYKmJa+qT
Z4QMDvP1AxWFbYWgDicSEuAQWHd8ElZ14EsRyOI3EMMDFoLJF+wyZZry9jf+6zn4DYQfgSrB4xiE
Z+qYelTHvsWrvf043Oi1fVUavBYyqzcIOHNWl2PlVfhhExlgTRy3VVxSqIo0JFGSlKtJjD9XgQkw
uBKY13bDr2Vd4jNaYjD/Dqh9tG1zPaWZPnswnXiVE93wnyvOvSbEN8trospgb5SIsEJZsZ+tJ5+6
iz01AdsQkx2P07YsBz5/IR1fch0igO/URWfUFy1SyStG1XraqId1pMwnqJ8nQDEqG8O5waVruVPu
UPuXbvSEGaKDXLRmdCF7hSv2aBE2tbRJSWwJ449iyWOdxuXGvLyb6BhqFCZB4nlywiYyj6UzxRmN
ExbnjkD19XJZfhdMQkW0wVAG77k/cbu7ucmdcEznsy8tjXJu5KnhE/2s7t/GG4Afcv+ChTLIl9WS
IkoTg2g/X4LkyczsHFk1Jylvm6KJhSwdu25RVGSQ2X4LRB3JGxA/LvhNxgD2sO+ESQtzPbmObQsH
6HsH5I4SyJ0O93CTGCSKps5Gl6Y/diMVqxKn3+Mj1eRSigrRKZnTvMQYUckA9URL9ekDSIb92oV8
pmxFO5BlvGfsc+MWDaDE8XuVeOPaj6fASIB7hEahxHPYp7qXz2gZBcKErMoWjCAtHfyvw+gTEPmT
MO1Jbcw1UndLpUOLwFLPQg07CLJilvzHNWQX9MU+3SCY47xvCKbuuf1yupbS4YVXm70kxxxku2R/
+9MNfQw6IKLVO0QF2DcgNZu/aCngHjWYlIRzKaDx7+/gaU5tRG6psthJbhX5un04Q+kPoDlzX3OF
KJpR7DtrvD66rlCte4HaJgq4ORXq2px8e50JSMyWjV1N2qBa8Dy0jZQee3xW+rR4hT9l6eFdrUEa
R/B5mIgutaqqhuuboMG205GASWCzlYBFVS82fQy2cWX5Pvi/2yU81WDpJVxfdbiHGYN8M/WG7KU8
d2PV3c7guLejNWyP0s8ONEZWbO48j2/fJtN0WyqAae3S9/xyHD99Dviyg1OXF8yeX8CtcXkQRVgq
zpdz9tdutFn45YaQWVlKKqsoXMUdqWPRTBJ42UYyODXgiqDcjMVI/ujWO+qowuC4tZLSR/V0eriB
7QdEqizFhQmdQ2HsLTJL0YWilRc2oiY20ClHaWz/awp639np4wVhmhWJJnnXmKZe6Ez/AHlRnAtT
AD6xf/saLki/qfCjkkH0ev++rW9N8SzeLcx72m/CFak6Pw3KXfhCtJLDLunrEuBVsoPRb9iNBdQS
xWl1zHsZrpw0WeBSqB2JJtDeqUEPQadb7d2+XpGY0SS4P7aqZaJBP2rGfoJL/C+UU9221SJte0fy
6KA7a+7CyN2ChvPguZ+dn/x64hH0R7wjkLwYfCJqCXhXgrLFm36OcpzuU05958ng4775ojJhNDXt
4wKkgafpfKCJulC4x6PZ9x1f1W6epGmyTrQgtQV1PEtlY7q/zwReqKxDSasoxdiRILvPJm8RBoq0
DIxXc5YtSmH6niiwzTcKi1XVUBRSx+Lvqpkq6RuYz4Ax1HSLQrwZqUOoTAMRDjdQX05DavgR4I+w
GBwXoFq75skpknNcmAG/oZ4vEG6lcD6nbGBQ2CiRwhvU6MbLun+uTZm2ftV4YDvn+3ZwiiXJ+bJL
02C09itl4eiPsHL3y5gX/7x64oS/28hs4NIPFezSkJ5vjteZKadBWUNUJuIumSnnavja7kgbcDy2
ko+BiXFajC6Opb3x/6gVp9C9lmTjbJJuRVqYj4O+qJ1GJzCcaqA29n7ybpYYbJC13owRRLQJdoO3
GGBIhJqodS1x8ZP6shAy1b6OvFqkF+ugvP9s4O0/FKUwF13vPwnsQhBBhxxz0r4KhvKNCLtSLfyL
CTTbHIO8HT1n38lsJ+YoHmgHw8kYuHkqA+3RTGCpmlcU2VVP2+ejjTXXRxRG28wme/c+fTCd4cQc
+cMZ8eduO8qMatAKbfTXZCzUaY565ICYr1qJWQmhePcasf9vqE0kx0FtEh0e2YNJZRtLdgchoy5m
xAmnmqUEYzMGm9Fzk5xFspIYcXjc+AXWSmgiO088zCuURoldt/aIyonBU8qXm8+5VhAF+5GQTmOM
Y4TrFNqNWGkTYNb0ODD4sidzCWh8RQrC7vozvdnM54fjy8zJCtgcsmomHpXrk3VpALdYYaz1u0bs
va66gBFKzHWT1FXtTXx4ouc/nn6oYW1KsHYm3liOkSdgGDSJdoN0JqTiuAroJ6dcIaCltT8v0U8T
TJUZeHYxn/XKYYlUSL1Ui2eC1UOwHFAcSynJxMb3JW8EmdEcVkFYJ4TJApCekDOWClKPtot57F3k
Yq2bUseO7hXCZGlnwBJlKYIbtU1Jh8UARjMNMCknfSVgSPa0l+Ok5SasUfiQwd9Uk2WULE6OykjE
nozacvLuVzEfC5IskDl1+NwuvtTjFILZRvtr+/TodNXrlSjna3aPnEfledRCEkjVRIlznPECzWS3
xwy1VTYsLoKqaCDqw2yAVDR17yzUoAcFFGhfnpOkmL4gRafevsi8jvtOefz+P2Atv+nQ1jHJGWHd
A1GvXyhSwyRoBQ5fQvuKbrk0tmPFpZ+7Cb+hfHa4sYQoL5ZrX5pqFU6OVSwPMYex6A0sE4WnUfqg
LBPB2/YtqN7R6YxH1cgJSS5heE7fYvBYsQvp999sjOQmBIFNJKLz+PSWt5BrjvR4gYESfIakFctW
FGMKof6Jmrv+H23iBOZGjcLnPVfYLvGwt6h/ANtXmakT2my9CZ86ADUm0sXX/aqyJl455aRycTqG
rRCPT7JLVVM0FxAaLALt6EwYdlOlbPpUGaUCmGGu3A+ZiqNFEJVDp8s1YZekqmipnDt0BOh5VWAU
/GSXoafYnVo/rIR2ZNCaBjy7rXadef+TVE4AjqTqv10hHAdX9ho9L2IVF8olVFmlxAubePSHZPMW
b5/2uwEjEL64Y0JYkwn+yTUgiJxa3nAkEV7CWWvtdUW863rKU0a3kAVbLiQ9f14eoLf7Fs2CEGFG
nZMCrZdmE38HJbAvYRyVw8MXs1YppwBiBQzfYQzDvtE+B1JAXyXqDMPISiUfdndcks6Ot/YaPsD3
ziz6VC7u/QknYeMnnC0QkC8jcedK9umFkbmVbHh9Y8QvJkTbLlz7TCDN7kEphjBaSd9Ig34NoANp
hHkk/CBAkiQo8MjpoKbwnVQx4/lBqnyvrPXJLk4ymFJPfeLS8p06Qi4vZXYy9ciJ5Ro3WiaQ3Aon
3XLSjzdauqiUrPy+fkc/3F2A78kjPjfosQB0gZqvmXSQvSaenLxgvpW68EoiUSKCDecVGG+sTmC9
zVgIWqU1ZZceBbx+WW8lNHy4V9iRCJhOywR9qpkGnPyFB1Tih+r4UJcjJnGtQI7AwnjL4DRhhMLi
+JdAdLMc9O187n4OqNxBzOi8gC7gHs/QrRo4JjYUxWz6VHvGSv347cEFtuDwCeKjYITth2iXfn9O
S2sfQXOvG6mhNmGse3icWIkwtxwsws7QyFpqpvitc0UTqZKXQyHpAr2jEi280q8VNKbuD8DkOtzP
ntH28q5vGgfPghcv2E0CNcbVmmbwTziQp5nPHrWJlrT+WPnVEceSDJcsRj8iGu6H4xijEnz147DR
ChHGHmhtemZRXnGquPhI4y4QhKUyjwfCcHkzf+3HyoTtl86Zb5+6xxxsiamY+VVbRXyxx7QGhYwS
K9xZpy3Ulz3RYubObue1XwiIyE9uOvmB6L6NJ/NKDQY2TQmEAWBlYo65v6v2Si/Sl7RHBTVJmVj4
qk72zyeN10TqfKiAhkvcAwKCF5tTNfE1Gi+BLOrQ5uMGnpHKXzR6GCORwO5lIVIkpPGtsilIWwrq
jMXi7aYm4fmvXh9qGLfR70GFzeIoY8vZuJNhZwjzNPUQH+QTADNntz3/+z+PbTXNWH8q3Y+0ymxE
/ZXaiLVUXf+Nqc3xyPy5sWAZbfPV8msZ8YAXXoE3bPsGTH7Gs/GJF8AeJn54PTSUYum9PuQmRiJZ
9d0Bq9IVn2F1kf6F9BH/qqBsdbnzom79+tbtvsgkwnb7TGaGG3uqewjAGHgd3vgSbjNrGYqqCeEk
HeIZFAr2+X1Z/vgsw95pxjhlIgPlfko8QA/XWP5JJe3gzEMdH0xjbsxl2QWO62ZW4zc2bGNHnDGk
zovr7Sjk4nJpHoe5fpRWBlTbChShQ3ij/Ka7VQm9xJSM8ulSDdwTlJAug0MrJCNfWk0MZmWPK5Bg
OBClu5qIhaEl71Fuj42RZw5h3gNn+yOEQDXxv8YLpqnmozitq1hVtlnVQk5xMziHFLcOa+Olg+z3
ZJyPAs2o7kMzEndCuIAeGed1TPibTpu4nUkYuX9f6R5m6ip7IRjIXRz8a2/KnlUx+++MIsc1PnIv
AJY1TsahH7+KhZEnrpct6ys+y5n17VLpYbwGMI4lsLLxpp3H4J+OQIyhXFsXl9a8u9b543WjqfRO
sYsVKBeaR0CCzv/kIe79FWnfKbrX0X8TkE07w71hnNOdM9bLC7ERTOoWyLtb28wyNRByeUXSVHVr
gGV8QfFRYwF6jNgS5Pr1mkneNKlcEvGju2WtFtOVrnMe5YTWP4+EzM95Kg1QW2bmZ3mXxBZdqjCa
tmOzxTWnjdnjZmfhL+oNaqNvESsU4yL4cCEkobNfFnZfR5kCnKrNAXgb+LrBJAnPbLnh00r52HIi
P6XTA34bQAkjM5mt4J66qqpQVdcbwtptLQwIRwZ5Qi3z/G1tDZR6M/Oyq8yFYebRl81okxnFhF5P
JUVMTQwZXCln82elri3DdbZGIZ5Te0hWgr0s2neOa/f6AQEeJUpJj/EmhDbpjoFPQRmO3FZGpi7x
Oj4ADfqyQU05CdmjP/0bV0rQqWbXHlQE6nYEhBY8VxbTp+WmdsW9jMPSTUi/zUwVwdsqlS9+ujfL
qrbSpKdqC8ctFAXUkjYZtTK9oLx8GMbYa0i0KjHdOBJNzQUJrPtWmBGtFLDbWwY6n8ap+2FI6mrj
8wKPTGT/rBAnzr4IuiTYIQ3WU8ZuCfzBaVlw+n9u6BIrJb8IYTbQyC9mvWrsyHHJsQ/KKIbJr+i2
TlHgVj1scsSwDMikDD1zcbmHkthW6ho0xyhqsU6PCRrwyMAI/ZZIcZRJdoAA2vQHELEWyvi+zQQI
gylYnQJ0MMx7kiZtVMrzUrSgsjnEotLuRCWSz3+L4k+sVQzRWRhBxzo4GKWlfx8CIn6d7CWl+RmQ
Ftf8Cq4llkM6xQ/Z8fV2H7rEuCeBDkw50Lntcz3/RRdKBFoIBvZbSwi56Fa3U+l/ZXoK+t7bm4zn
cwiLW/n10Tv0MelVpjEe++CRUNGFKdGxO1KtTFOLeo2tStO1I1zEkaguHBExL0fiQI94JgtT6+cI
lhXivjxGjRlSgMTp6J7O9ANHxJ3JbC3xLNCEr5GkjOPlrUWF7MwfiNXVwHWr/4kispvcbb+IBfbO
EeemJtGAU+jnhrj8j+qkdoclTTVuDZS7PzdaNRuenidSSwUth8QxYdDU4ja+0S5CNkI4qo1dS+Iq
LQrQoxKDS222Vd96SL4BG1985Ze+bBVcXT/oFh2Eu2LXHpiu0OEt8VTvRUEFEVhE6WWTdZ0RtOXg
vnumvweTQU+zERsvZ65LbYDRSObCLRIBq6ZhU6Cbign5pELHE4yY5CDkplTHTTP+EpTYqDMRqZmp
XC6vQ+brJ7Dunh6/Iqr7exxq404EogyisEHiuWNt27b8ECFPLxzgLN6rVDIzcOxnBCk7+kiekQPp
KR0w0RPc1RoBbXZ2RelOkKS3Tm8avVFJchNZQUTOEishQI2w3ACp6FjqHp7AdEAKggZQ8HER+Jgr
JlKbZjP0R6oYkKCk/9Bjr1LWLvNzK4qJV36JKJmZLx+CffI2Y5vD4dakePvwM6CpEYwc/vdGMVTQ
nY7usCabQijqiNRAxIlCJ64sb5exAV8XkLhc6kxZ+CxqmFCAB2RhEylRcd2X7yuFOlXlNKEQtAQy
T7Vz2sAg/3U2q1oXL5MzcV1FIenPu1/VzzSkFeiheIwkt3fqeL+n/Jy+NbLDONMar3S8baZnFtSM
rTO+7E0sMd/191dhsDjjcTl0XUcVi/40o9UuQga6E/OHqzEX5yukEb7VfKmn80lYV6dTKWacjKuf
GA10F4RreIvA1D3T5rz2EZIN5pUTXvQ6frGxwfWZLU6lpo03vPVgM8BroNkvRSbrae72Qlq7MY1k
CncriWc55ctDwU26BfHSyZHYLPIdW4qyU7tgPEqYPDLod1vj3CNsxdWgtLvIo6sTvKcLFi0MxFSP
VQrcpN7yS5pEqTWBurbz7rK0La0m3pcznfQIsTEUrxSqySB278Z776FRLi7lHbQnBrDm0E2SUzoT
Dk5WCMa4yzR9WdqBad36vKJAwM9E5ZHQA2yhnrVOrOOxViDxI2vmNIrDf0luubbNQ0IzpSdElXxf
oMtimsleOSCUak8sHTsJ7Ii8JTKkHHEYfy2h0Jz2MqhGeAp6QYLdMm1oyBbI4zbVhv4hQRer6Bou
0tmU+kWi5ws8BCJHit7zMWMDkHjVDzTZ9kOW7QsZbiB0ZTbjJILY145r5/92CFdiuoSQ+nnW76jl
Ik2esmic1KetNSTgTNHjjEnK8zdLaf9R1c2FYbPHcnxrT4kKm5hWVNiSK0yDH3iOT8i6T2gOMWQp
Y3qI1L9keP8SUb+tGvEsLG6ruU6McOfK4C8kEPGr2gljVIOQW3piWe92a2OrCqoJvLhoDEL2MXlE
Qbf1e4X0xYE95CmVDt0m6SJTx3MpCQZtvc+tudLG28xOP/kBCQAY9rByYGlzQPl/60DbLEI3FCo+
p3bW0xPS3kRqaVQrSAbfAO+cnQm2bG14+kYL7V+MV1YZNnxAvhlDOoRR5ZPli3wlRHrK9fDyP0Xu
uuRNstxiL+mayTAU56n+Lcc4vJ6FgKcB8d2NWkcozX4OYL8oIf0Bi5JLDsZ5VyM+5mKolkPOltFH
XugQybFtfe0z7gZoeq3ChhzzqpAPXo/KcCuNVP2AATfjFBCAPJlthNnnFH6SYDi7PlIga5RXe4Za
jS1bhm4F078GoKHJsOsKTqhXjGrL7Xc+wguRA5d/gkA2Nqogx+DovJ5zMhMf7YmelgNbsSh9aJUl
f4S3He26ekKfs8U9r2dBu5sj/SYyFn0zsfjHLuUft8ifzMPgaUGdw6U8PDOBT7Ygz64JjXa/d+im
iG8dd2zrYJZExnv10N0JuvOlflxcMwU7tiwpQhREigfJou7+4sY0fTNZcq7hF/joRBqH8TXP31RP
Mz3E90UMTbDl5gcQE3rEks6mqBGgjbkL2HCr78/zj42SsLQGnvTG6EvzjRDRDOIhkbe5ZHxemD+v
QzF6LeMcc7PUJmxd1RHLVgKr/VBAmzSh918wcZx3Tjn31INlFFvzC7Cd8GImeNSZ37h3r8jIk2HF
IWFyR++hUXuIeDpVSWCJH0+NReLzNHj/KNXpi621zEKqRHndYlHiNu1s/CH1wkTN/AJrRv/p7Rk6
QoQEJdFzh4310s/u+LxWD5e4Tuy1ftpHDwgaJkL954s5zOmWam4iaS0aB4aEW30FgwO1zrbUdeO0
Uv99hC4XfTAYNZtbWTXekPueSRLH/iVq2MMM8YTquM6FdA6ouH38pU+njoHe6bZtUkYyxm9DXXK6
0e5sFKq6V6LRMC6oXiyKn4OAIn5LeI3bFQ0FCtKWh3qPedkHT4CWyt7hdvngKab+bYX5L9SgHFbF
WuNPhmCDya97FJbUWeyoGDSV6BUQD4qQp3eGSH2Z7pOjOoEQ3E4/Oil0yC8HkFJOPzBpooGH4F7L
fsI6m339xILQ2Rk1M6fNOFKM+8RFkku2It9ge6IwOinNvc9X7vYyN8/mdKiipJIIbFuiTSQB+cqL
JoSBCn1nyGgv8btsa9b3kC5PIDNseWuzulx136QWQAHMq/75cwhewxzS72f4x0cEF5fZbfxGBQU+
YwTwyIznmgZM2A409bYhq8RThFKJ0HpZ6dySVBWrhujU3INIF41NJtSmtWGslJktHwEhLCrTC4uY
9XRQJMqwWXkYKfw08a9hzN9fQFbBXeI3Lv4AD2Cns0S/HX1GauM4vep5VzjNxlED1MRId1JDsCZ5
SzpuCtKdZQxUry061PuvQ4+/o9Y4RxLZG+5SHFeMeNoN2dgZzc2jbpU1uOamfOtGFS3F9VOnrfH1
PVWzZw1l7KYTcarHN7caexRF9mitM4MjEKXrngc6psff5fogbAytD8yn/zqLZixdZRGLdJGh1PQK
0SE4be5n9OlfvmEVaPXiLp7igKFFtGc77/ft2FMQUPW2E3SyhgSXDXhk808RXvb7K/I3yHC9DcYr
DcxwQTCKFsnjozBvNcMuQDdJUJMuqve0qT4R6EDucLs06bDx2YM8UgIS9rFJ/sK0UmNmHz9wgtak
FVkRlUL58ipGGJYwKBA8bp9Olms8Az677iHnW4EowH1QGyrc/SgcsMPqLsNI0h2gMRtddoNQxKXY
lRMARHec286Jj/iLL9AzT3GrNRty0bE7uXDym7vXz4eaofWKpvBsNOHk454ihrDHwWmuEuRe5imy
zSfk+fgg7+MnXGrNGXo7hSMj0ppPTuIYxsdMQ8TieTrwF23vhjkX9APvYBMo9RfoNUemxL9VxsES
aZUH+/wNWvV3rJirWmFswIketIoeFDn8Ex7/RbYDO7zFsZ6hKLpVl/cUNw9+dkKyhYpkSqF29kmk
JqhVk+X9EXwyaAmWps9ZoQoig/PYes1WyKZZ7kcqnhrgVhvcfHVu8MTBCereTmQtTGdX9aE1QG/y
1tMsjP+qMpUkaDdWhCaefK2wFjudkICxYYjFxE5l7FNCt/ZJVZjQY4umGAkaGwUL099EpFTrGRvB
fhaKXeoPiVFXPEm4mC08RhgQ71FNFZa8BLYhLAbOQ9NMANGlhEWiiZlE57v27lm/7znSbYAHeACJ
bY6JhVf3LaqIYqHWJ60NLzBClrxdoaJLZcXATm7ZyVRATulg2xb/wYOwgUXB4zkEH9mqaE42mLlq
cEkfcGG/CaUPtD1XQetQlsTNEvorqNRyfnYZKhffE5dI9JaQp4AXc2nh9M6TyVN8WLNwWSG5/gn0
ND/XbqMF6sXBZJZHXuC2LkOTkB/Pn4c1HOCgxzdyXy6qkOwCo8vfy/geT3MW6eW9g5EFJRZJACIE
bHOohlG8Gp1ksI/bN/diZIsMdWQ/M8gdwHKLatOekgRIapPuFM4K1L+nSR84fGuYU4FG04Dd76pn
FolDtTQHGpjGmybb9p0Pp9xcK5KB6qXadN1kUsHKxQZ5Cl2MAsvBxLArBdcbIOKYs3BN6BBV0B+Q
G8jPJi3l0gn1HV3RXS0LJX5nGzG9Q0hwPon4g+g3pD9feGL/CF6sI8WYvluHA0w/hGP60a29652V
0x2Dqa7frthViIRhsrpkCQl9bqFdOan5X98cQG5SWtnaExjfA851AsTnMk/0DoeRpjVUj+xnEsQI
oX9IAeEsdxiim1jW62AKaudaqsAaGhW8c3hL2lqXy5RQEV+K6V3qeZyewWW2oiq5P/3EYnEhgraW
oQyltV9FABOwsYTrTv9LdJXMedrpVK1YrjkXx0zlWyaTHWQCaBvdvoRN8J4b7dwFIOYmGR5S6KJ1
Gf2DdVQC646E7xInVMSf8KFN1XAPjHwTfYtvEozotWP6RusIoZlzQG+Xi+Uz+A6GqbSlJMqj17kT
T3GQ+hBMW7CFOpNOTtLYzlzNaCzhReIjvin5rKSZs2AWRF1LufbWD1J1xyd3BUO5iAmkvZssScht
P3562w8gquRsDPxqtI3Mw9fJ0X9XLw8TBEcKKq/IaeXjmPD3PAoMtFGRNp5Z2gE6qJics2rnNBQa
+bVTvuYay3EMYV29IR1LdaqdYg4kHk+JagptfWYvcDiBhhDHH/mI7gxRahoujofFJ/GiBSH8Lhlf
cG/+hfPXL5i+JxNUu4wu+wevWW2OpKn8l3vTL9l7KP1qydWI/Cy6ZN6Pjk2i4kI16o4W6uSHGYZc
YEFKHzg9Vzrt54F6tyZYVeHu7Km7opQih7reH8EiWxSsZwv4ky1DVOaD7OLYskBfA9FSWwJtfXj4
501LBcCXgG+MXOnClbyQhApTate5N4DqgJsRHoAH4FqgbmRn6DpQCRBThT4PPvaQN1Xrm09GwbcU
yzf3UEGYVvTpwbuyKNp+DVZXP4IoLFgbi+HTFb+5+OGSegwG65Ajfn9qD+UX4lowCGo/sqoMrnsn
zuQZcPlgOHB7WVu/PUUQJmqWZUgLgGu9m4F488qa5+FKjs6cdow+dVxyysWDnNzns2YVKoInKowp
KE97PstEUSejbW9ICgefYsMP6qGQoEkHt7ykqGO5F58I4J9l7NzzV8O+mPyu9w1vpIm+f+P5BQiZ
+SeIsdnj9I4yVJYpT6pJmH+3wMLej/ZVqdHJa2RdEuKcNziqmwclJTpkYGRxl/9mZFlKZARIsSQu
05f2QY9lHCJtvkOLqZ5Q5btJOPDeHI2M2O2MhOJIQLgMBGK+jfa88PcGkll7NrhR5XuFf3IabbP0
yg4cczu232zno5AZSvOXsp0tYtPcpqx9jcUr8pFoaNVHl0yIZCF88/ditzF1aQjSDXIn6B+6hkAk
boU7JUugsW6k8zYs6x+rsVzM3RNApw3i9r+1dtEvWSD/KQTSPufBocnuxzJVfxA/Hi3KGwRNcAaY
3NyJKTghTJ+rp6rsBSsK4rm+batlW0OdIh2vCfBtLoPuqNRldl4i1F/e8FWWAfyarSZ1j/qW66xk
9Su9P+Vd0KEbWXFbWGJo9gugDhyGDab7cm0gTLBmg2806c2b6ruJlp0n8qYuMygUNGycuze65skW
h/KzdkzOSmdLfNH/LFLmfYxEvpyeQIwpwAewDtY6Zq9vOxe4qFcXzH45q3TD8d/5EPouvBO5ASRr
p4Xa4nmrHqFW0lZyu/roKaQvD5zAKj/Xdb1lCZN3us1o7I5LaNSS3qJkBHZwE3qwronY3OA501Zw
XdtWPOLdd6uka0sAd58tKOVBvxOLENkPX6SpDY7doi+xcOdTxoWAJSs2qBwgg7bJZgUVjUt4GG49
3vm9yfnUszxyPxIa9Owa28TXAVfcKy7BmyGjij0d8Hw6si5dPEyER8DtKV1wkmDZa1tiyMaZU6f1
8SDP57tTMgj7lJEHexdhGsvo+S5t9VMyhWtV+3CC7Z42Fto5WGlIB6LnOjqooSWIOJ39wf7irHvu
3K7a3givVBOdMtogaMQlduhCxu6nzkCrC28SxXTomDO1+xjvbJ+Rw/peFd7RVB69rXjrtFV7YLHj
l/sHFsSWyZPYnzkYRryZQUIISL3uD3xG59xtQcgLt1RD2DRnH+rqsTG8yMBKvl57Aij9ID8FdDl3
yFp8S0HkokIwWaZZZoVY+Q6fzYq592Pitry6S69ixmO4iqqTQ4ikNL6vf3JR4rMi7WutUakzfX6u
fPd0QrK0eH+WwgksnSx41MFW/1Gf8xS4LV0kSqoB4FbMHzVvPbilVkZnLz4ywe9aczxBJe5Es7HG
uBBRBeFdB4h7Q0Je5oN4dFtVpcE6cswbTFlPkQZySGf6Yp7Hu6opXQBWJ1Kc9EYtCmDFH7xJes5h
6FgppRvBQWZJhlieAoEI5bYsALLkKDMcJvZT6HuonYukdW6uw+AenAcrAeQKCfjUpq341BUTjF2r
KavkxWJ8mWHjd666BJ38cQRfyC0J+NJYH/bJRJmOzMe8Ti3fJiqiGnd2HEqxhbgmzJXoj740O6bE
s9rZTL4KNiwqqp71G7S/Q9HpGg4PDwj0s5spgX7kzsVCK4a1kFezBLIjq6YNJUGzj0BAg3CuqxyC
piP4DG8A293+1P2uj2sscv3FBUI2jPV2L/86ZFisajD3439H8R7sEABxnHF64OWt2BF2UeIzYNJb
Xbq4FCHbwJ0M6cUVSTFAT2RMa6oJp/kQGoyj1JQc6XXP/QuIx/P0GIm3K5MD8pAUxBvlSyQQqXXM
Q003iLytkbDsq8YLNkZtaeNbx88j1UEDvBPXMOa7Ul+Cj0puwkVmK9ijoJt/akHgQ0vYzvrDpBuA
fMcYktXXmMk0TWB89PWUFJtL16KQagvcDauy0XRWyuEHU3Ep1EQ9z4Fd3cqgBiBQ2dqH7JhtAiXx
xcOPXanT1uvRTl13OJgWn9fPTjuEZszt+9TfLTDdhA0k6X9ObagcC9wNeMKX7fLJJskH9EIwG+fK
bXmKdoUcWdWGas/linEftjPAksEn/sEpP3EzQDJB39dd3/MHcjIJrCAt3f5tOEPY5DvdTpVT1w5u
wfEzreqyDXH2LkNg13lvaq9XqL9El0OWtmccEuK8Sh+5bXjDa3WWQDVRX5K6fnCeXJeLcACuTdwI
JWwuNzApY8K10vMXSldBXawWbIETqj7U/LEKeJS1iuF4gjLEEaqiwpH1YlLrWrahi1UjJ+JwrZcy
EqDuTkCG8sKx26xqsTqlBmjgIwryElKqH0Bv8dyMZWbNvcIlzr6PsoYOsf9+E/erCU4srmjFjRPg
eIpf/vb/76mV7OWHnM6fgT4zUkztMkn1ie60iFu77vhMKSlCLWN8pUEOOn5+64wmeoRo+SwKyefv
Z9gl4Gi8Z4/zaQm4LakNnkFYn6PpB8z2jkKqjoqjNhSewgZru+e0oyOd7Wp0MBAwPvXbIDimG5FT
gH/n73tUTuUJsgoZrhNXqklIVjvb4faBnD+fC5rks2+wryoAmHo0BproHrQ9VPa69faXVBnZwnfS
o7o4acowC+mkGmeBU2jKMri7Y/ZudWwC3tOxm+JMIp/7t6fcLF8C1PFGTANuYwW+zmd9iJuUhSpR
+dnrtHCogQT9pDY7VEMqhreY7ao2ckJtYGq+DNuKzKu+oOMsGjgQFcjRn9QEXcNxKOFRttFlwIQ+
y3/4Kxp7/weW/Xk/YXrFtC1Ocr1fjN9ZSPGPBFYA1FprgIFsDCCrIeO6vxsys+WmAm7uf0yqY0sT
9jJX+czx8Jn+9J4Oq6pb6VWYDe9uZsd2fQx1gHQ+Fj+bYnXQ4qvz+rJxaTu7BccTIbFXGWEujzwt
p0rRrmH7t+UgqzYsYxvcPd2DrysVduBx8yXHPs7CY145oeEZxGl/p6s1dm9aj8LqWKsJyNEKXg/t
BbjWtEYuFr+ArWux9BWQVptJsBCbVqK6/0lZzhmtZKlp7KM4Bxz2GxIiXhrAEyHHSFJ3d0/AKJJZ
OyPepPJPEsf1zHRdHMq0OG1iRvRI3nvVH5IC7jMU25gfjRZanXokNLkvi/Vijqlx0sPWSbEsMlmu
e1fzA83QJWRgnZ+xZ29nSIMNS/NMk+k+k5OU9i3dfmxOY6YAlSkbCDKBx7COX3QZNfWIdeWZpQdw
igQ1SHbNx/XJ/BfI6PX1lzXSJ+d6rLlN9Dm/2NQHWrNeOh/XcySJxGVmee6ZBVRoeg7zoBWlda9e
1sjP3y2gAcDAnetCH5h+UsLwCeqcInV64k3FsGi6vwEH7UGLykAdE3r8RT9dSmS6524R36JfcCOL
Fyt2ofv4kEEGsIEpeAPZMnwsJevmWbiDihWvXeeoG91Tr5+BOa6V6+OAd7BVmdg4nZr7XQpxfN2c
2OBv6w5J/QuoW0zX8ykfM+zwc1DFP1bWL7w3uz9ZW5QJJRO0DGV4BATIIGJ3LDTvj80QWwYly9Ar
zzf3RCSLBoLNonbZ5YBEpGsJ4Fy2oF5UimdN+9++BZKZuCtMaYW1rH+Zft8fP0+7RxSJikiYD8Fq
6QlgBZQcayEKxW2ZunhtrNGfx50ed2LFZA5j6+276rnLutTEmwY1ErIdt4XF8nuwofRhh/D5Y9oa
nlzJ4ErJn5h+1eisDAI8VtvHV0tG8PuiT2J4O/GBrCQOHdDsPCJBTrcOvJL00C162J70W0zxP6Hv
BhNsDkHf23KTsggdovQy1PMAheeQ5Zc6/XYADYNv/yh4CzLfDLKJ4aO+pxBkPma8jSjd8Co1uDl0
kfHfFFZ3rK4b8OlmQ0wZ5pXMH57wF3ynz5w/CqE5rfjxM4QNQTQ65Cyis7cIfIHEH7s4K1FhdTKk
qE0spG0rF99iEdYJbAaPsvnR/Pqz3r/isRONaFo13SVMFEZk4voU5AJw1vIRQYslNKUfVUsgv5Tf
hLigstF/dSQad7I32r91CFqp9bspn+Ilqspk7rtF5huQmWACIx8DHwo2KWsT0PSus9UzhYSKXARj
RAn3tMptyWRGMw5GgnYCpXAWB/6Iv0Q9Dx0deRWBMPvQ+I1heQtodSJFOoSg8knCK3qdUERiHSuy
kKewTbwFz8otlOK8cFVK5ZT7izeH8o68dCemVeh34nEOpLs4N/yB9fjlT1+NppHQBTkXw+wWeO2/
50j63ZRbv1WzbyiRh4v2i3iMjxDjLe4rJxWZS04vpiK5PrHaUI3lTAdOrHEC7y+K/VYEveRVVeFx
A7d8cyRqhAThcaW0O8mo8S0ZEdJopny5xv9fvhLnOELsp49oEN+BYWRpw49WLLyUsRDParbB41Ni
mqUlN4KkBw0k7vkX/nc8E0rkUIUatBHUIekUKtShkC6F/0T5GUdENknH2pjBHsEzp7jgN/t4X/cu
hHoFOj0eW57HukseHr06qG3PIR4EYvwnUnqsrCERSH41vz3jG3vT0x5Xl1FZaj+2Ry0vmAYX11s5
LKsnIAoWpcKuB7wbTvsKLgLcCCC6Oy9lETrtAv7kfWAisNiSqbWs3AzyTPxOeAkZ2Yt8G5lI809X
g7Qwl5yY2xvleeRtsyCkGhicwhDG2w9xhyzHneaTTNuGQKC42R1rkQxG7pgES75CYJCUqQMRXPBX
oG4FqTBUDFft3qaAG/26PTSZE7JiNyXBMhwghipYyGffAsq4rXbxKKag3SaTsSyyPXk468KBzNTC
rJIrTn7j11yrcEYuuaxcO/eEsqs6YjYLO2DVvbnCZdwFaGvtEeGuI5KfQB2+cbmn7lpQ3MPxXjFi
+daLCgiH95kzawcTYtjCol93Ckep2oLOtL3WxpXYvewuI6Yv0rKd87HvfHn2ccGyLxKfcwDbmlzh
ytMCkyn3SMUYMSN+yxXChmvtYOjeyrYJueo2IQ6c0sp6eugfnaFyPEaKmDiEg4Rg3kiMqXjRWqna
HdVJKXHlsQ5FRaN9l22h7zVoxBObH2ivdlxa3x5v1rgBfwDvNs+qIrjdMspRuQdxHAdywX3+S9Tg
zU1orEkul7pFvQvYaFFFsWPz1+RVXfNR0NpW5zv6LxP6lDUEcx/zQdJZ2dzmGNt+tBS2cIBvbOtI
dIwOX+MdR7myXGY9/5t7Ukm7lPKP89MU84CyHml4zr/Kkzzhtt04XFqMI7qcS+K+KJZfaYHYdIlS
dP7s7iRhdZAlNJZcxwPn81HZOqoaU+SAu+s7xI53sY6gACLScAd0VbitXm7Bl+u4EEwIfm1cVnvX
tH4RrD7ON79JKlB4bjXEwDtsJvrrgHh+olJEOpjeQgXGG3nOO2JDEQlyVVblio0FZpgWMMkppGTs
gnlRn6cUk66Wl67e0k3GlJhokKgBPO1eC01m3aAhx4Lu+FyH5uRQTIcO1TsJr3ABKTuN+Kk7r7mc
V3cUuSF73aw/QH+YVjuLNDZhFT749iSNiaTKJkW6wAM+ZLqrpMW/jebvRQySSpEF3r8flb3bOr0X
qriVcf0jHY4b86bV/gOLBBfKYKrKLO+/F/CzSH3dxIO+CpHaLY6tlY40rFeavQAMPaVF+sBvKT0H
vv+TSFOs5HVx4kcbzeU7VjToijqhNmlzOpdOf5AQ9lqLCFsgem/wDYhWaZ2wt82IEBsN5IbUDg+4
3zCjbbDT+PuRphLuFna3d/524/h+R2MqsNaiPQKU84gPMU67ZIO+1zCKejN9SSZDxEKhDXQ2cIeM
02G7xNFcV5cC+XlpUFY9nz90hExBVhVXFOHAsRUz5GA+Rq81V54UUHvugE0tGouAWqMZIj+z1YXM
wUFBgxYE2JWOUFCpvRUi+QsV300YObCrTAWgjR1ebMTxxbn5kWMw2BpIamJHkbxG8FwBOOoxs9hF
vY+j7m3+cQvaeFHjJjJy9a4w67gf9jiXeLyTDcbmunmf7RAC8P7zn6nOiBugovjUpDDY6lWESKz4
jpaTgxNZGVok7b+DS2/acPiTyRTOfLc+yOR0RnvVR3aUKVbZLUxvmtQHpwKhw3jrG1eOg7YE8YpF
Cz5asgzuOEgnzKgNsAwzAQCRUPG1QnS7prrEHC+FmiinQADZM5qIBdiSG8gQuAB1oom5miGgnHfX
IK01LqBOxfY8FbvRN4fkGmRPFGB/m7RHBNk6pTcd+FTMWME9vEmGUx1KmpUe7gx1QwEafAvtL90w
gXQmUFB7eLp3iZDfkz/mqfvW1dFs7kH20h0ie6wqY4Fj7VkOaW1m9MzdJNtulllXxTiql0aUknev
MVyYFmMPLAVRe1JCMGSRvY09q5wejUIJ0qjZqJoaViIhFQsGGXeP/SMSHbW8ViXlRheQoJiBOhhk
RcxGH7s6wLRO5YblR7XOrxNzZFVd4Cu9azNpvrkmOX23wnYflsaVlDOt+2pQLt55d3Chvdeo5dnk
wmEmkjoRYQqHDlKi56YZ/MA8zYEyImlzUgPQz5iQkyXJsGM8qgTpMcNciKeIIr2BawU05ZR9tT9H
dSOD5p4FVlEAUjTH0huI/LAySs33ZBXfYcDPlSzYbkeS2AQxFAFKrK8YvOZmxwOhURqUC42KnE2f
7cmL+TOMR8cHnCtvGC1oji8DKvT4Uwfl2+z8FpfD3487K2/KSeySsEfLNIuzXQyfE4SvNCOFDKIH
M8PFkwriyKGciSAqsiT2C+18ebS6zucY2JGjujJBLdhKqXLJxvgIYNsRlJEzL0YOb6dEPYWGEenJ
xu3uqCYn2/IG1pxBskHCSDu71UtYjhwliaRkzRR937B4XnztDdXez0KHjnLW+9xKTbL53W6QZSzo
KPruR5QM8dQlenIq/1hTXW/OnNaIJsr4SdZruKr6b5u2mlr8l4OciR0rdETyh6PwIQ1kV2lyGPEy
VyggjojVq2lyGv9iGEjZAEudWEWc4ps8XzEh6500EF5Kmqi1ckPd2uYgcJM2EdzCmjRUH+EgtauW
Lwk69SNmSKHKeCHVMFe3TKITqVmExzRF+MkjsJhBQRlRouWYieNF9bucugo/lwYn1Tzqd8+vsRqV
bTVQ3z4wWAqgZQzClg5IQ6k5PVdkPlwHxopSyAaQHJz6RXiMGTWtWsVm3Dyeoe36bsEdmiljQ5sG
DjVJMzqUvfa/92IQd8QTEFtB0bJBSf8+dUgqJsP26wXUUh96ny1b7bP6wTxFBpXM0GyU6OxlptOF
hyxAZ2S4KJnQDDL3SBsih6gg8mRlW+KpNi5M31YkYNw8z9+yDZRnn8fxH2oQnhRq5ykEK0ShMLac
BtAMwaws23J+KnQhBXHk9Lyrarg7VNyQj00S4ok04ID0w1hazvvYh4ZQ4ZgqBSZaXHSgz0YqeFVK
qwmCiH1jhJUGgi4Z8bnvmQRH7M9lRie5XKR1+G4ok+Eay+pX8stEPjNIyCSqNqxNQFkBjKMPMlMX
kqT4TwhYuk7Q676FzSBo1J5LufU2arhgu/0/m3RdAcQfOGxQMCNJV+0ZVzwGO6tNoo3FPvkHpbUq
pE8hssvcQhLRWq0/rK4uiKMJ75gAizztox/rNIc/4kcuHeFU8XBuELOZZInE4UScKuNEB5pPwsgL
miiNAyt4MkrSbAr3xaV2WH0RazaVdeCIYiBDjqhDPxiMn0p8I1t1eA8ukF5Z4uuO8aWxBEex3x7R
OLvr7aeB+Ez9FLPX6Z1ZUlstZ0w6/tTRBjewGWh9a91kEpB+NAY6219DN38E12Px0Jc4hzcX6st4
t0lZPtGQE1D78JiMi/KhHKo46VPmjfFh7HfK/YxBcZOh+LxCdaGC0quiPcI2HeXIPznNhsw4zzl/
pCVJkgPdcgw7/MJqsd5Ucu2uinmvPTAk3O01FrPbhR82muwfcziJOUf4VlWqiQ6x+QP+e/Qn0jmr
hRxaiDJ/aVx5rxWPsvfL9uAQm0JCLPFdO+GIVOKSxpQ6l5/sko6O0HL/HWMJBMHHObyLBlGy3wQ1
zSofpzyaXkX/w88zkcHAvU4lN54ut8MWK0JbX077r9HLgeIuFo5l2cfoMlNF4J50n/pidgeUKceX
1mR1L6TJK2wb4+RnyxVThESht2JDwjP2ErNCaJnxQB5xRuseagMRymH5JuVehPlFG1n/ftFQYFB8
MUevneu3a/5ycYBbd3d4cy27NEx1iWgBe79P6GtZU0da1wDoa4jbJL8pHqJHKqmOwRCyP91AxR+d
4sX4wq5gqk9eeUmavWcYmjGTE4a40oTGF1WhcNZdS9onafDQpxYK9IbvUnd4+tBmL75bByDrZFzu
XYXmCDsSTq7QpHW7hSu/b/l+U/9pvSYXH5PEW0y8FEfE8nFuCxY+tWKIzZdhSAGiarH04Jn2LDDF
rVrFx55wumPB83QSof4AGqhHgN5hWENm+Zw2QGG620QbpOnpHS/WZHCGk/XinnmLyRVE85orhu5z
WnSTkxuX7ziIl7JfrCNlsCsWVgwUPOj6DSArmS/hM9cGj8ofwy27Vv21sNZDB5AHhRSisHmaTya9
RjLAfBlN8MijYrwnYN7Qw8Y3VhmIUwJOWyJp5MPL93W1tdlp82bjgZAa75kciq7fzsxzh4Qrw7XD
gBjzgVgxpRW5it0frOwRg5rgorVfJJEbmyDPAVM8EwnyMlSh4bxUWfAzCE0Dc5SVsUiltqJWA5ts
syBmfCoB3T2nvp2VktA4vbD715cFbgHra0ncJvozK7T5M/8h84Pc1IW2ZIgPeqtDkjsXmpg0bdU3
U24kiuXY1HjPU6zFEGK8bIJJGe7PBnvWdFxKGNmbqBCYpDfv1tGPTvrM9uzSGJI0okUZDhXERvpr
lRmW0eYAZo4Ihl5zkyw1RFrt/8l7STEMnlsJwoA/NdxvExKqu5+tAbpgI4cbiF8gAT25tIu88Oe5
FD6sbauz/uqG+n41VEx2HA/SjPw42za1e8d9cYl3PwDy0VZcYwDmqIXoVk3u/+3xa0OWtuGr0e9t
m+cXgd4DAfbnSxwHFxQqHt7ZuMNUd5267ogt4tQz+BczC4LdpQYsMBubNiOk0WN3gBPjdwsJG+fD
4AufPm5coylnkMefXid0kn6gs+X5VYrnW2/obnbymYNX4UvClr4fHcyN6y4yCJjClkUKuhz4/W9K
a7Tjfu65k2dAnoBaVxemU9HSwDqHF6sZGroR3Ubfraazp1GcanTrLSeJ1D76buM5ZZFzSNHBU0O0
1Ksm6BzkAQEYetcdHSF8RaL7+C3thHjZSM9ewh1TcdH6MwEWyPMV+6i42xIxACk9SWVAD3QaR96g
er14cSwC6kY49BvgIaNdG6LkWZubyx0lCR1tsP5IGQBT+SiKZK0o4+ynMTEEB+Y8TrshX2OFNxZT
UoclJE2s/ei0wZULcNmRhpj+VQoo7LbktUX9lDGpdrNSAjAVD1Bn1lF+PvNEZWeRQQnRNfYgJQ2r
vBq7393qhHN/coWK+wF7sv/QNSskCOBUtMMwrJwnQFOwf4CYpwjEoao25tr2ECGOiawg9eYSmEuA
LIIOy9ojCkkLTm6FwI1SimX7J3WC6+pwxZ4JMLAlbMDm/05WrKNwuyQzrosHnEOlxhDgAt22aq+E
9I49chZdVhVU+OXQn9+AHuC8RJw+mzWnPIVjGVNg1J306ERruWx9X5HXZD3DFKMLJLYuvWLOVzLj
9DyGq7cdLNHynm6dkFZCewNUsINUFWUV2VrZiFtxgJe3dNRVr7e2fLppdgADvTu5tdIWRU4hIP3I
u/K92aW1gipr7/f71vuv2wwFCoAx3r7zWCwrZ/fWPTeDAOdpkrKs6PRhsfjDYXONfEQ+Fe6tgkft
iaL+tXG9R48wldcmy3gZd++WLJ9cbBxVl/3oWTVKIk/rB5UQuNeAJbWxSI2MK43FZimPBzoEj3qz
hwXiRH/lTGDqbMinpEIsJrEorICgoiqrit/intwMpkOxSPb5j0l2HFkaOGS06OwFNnSN7W/62dJ8
MacaXdJKsRsFkGCS1kLetdnD8YU8TZIOtSD/GfOqBFl7e0cjWH2l8Xys97upiTlAFQin6u6lCkgM
TiLrUcis1p3cYioMHUfFxlyZy/LqRLDAsFw9iBcPFKSFYM2/TgGiYni+rmF15xSNbwy7DHROy7lg
Oz/cWmjSqflyeJnQZQk8eRi07sVIf2YmQ0DAa5uXUQ+S5Db9Z3pj4GZuwq4mWRrlrdCAGC1JX15x
JIEFLdENHp1zcRC+SiL3BlmKOJfYu1ClY7t9pHghb8Fymh2kxzVS2VSKBpCksPyeCjGPsZFUrGng
p+yvCjpOZv8j77mA0M2LryCUh+bm+P1Zp2txy/j0mz8EStc9jO9NnVer6OQVZXNDU5ML69P+KgQD
D+Eut/9eDOgXaZxSwW1BxC7pv50xqya1XlarjxBtjKhywkPeq9OlcXt5lq29pxE6toTX+MpkgGhE
JDG/WMsT4mwnnCa5Tct5xp0LQOCsOYPR54fL2VSwQv6gIGGos+eGQ+RPgNBFR0YBnmhyQs+uoPNL
H6WZp5h2SyIUTIm4Sh8d5w+iEE+xO60wnV622WP397sIzCgDYHj/ucmjt1wrJLxjn9IMoZjH3L3x
d8bYsofRPMAKr1MUJDioJzgCplrYK9APzS8yVgLP0BA723qXijKt8057/juKXS3S6L/tPxlormpb
1PZN5/NUIRg562Kiv/FlKY3X8e1xRblF+/YVRXr3OdTt2kS4r8sbICt7GGXPUwyQ0RwYZLBQE8k9
y+FHN1RnHIAfmIgzq6C3KnTCkjJKeHitsnOttMgr5md1aaCT5sHxGIU9vkURcOr1nZsWL23RFhvm
TQ9k/bA9XR/x7huGUqpITGvoZjyTtWjQ8DEWE0NEfe4C462HjtmBMzAChwUpu6AfikD2EVcHzHHh
Gz3qRQPqio5ZfGkRgJZkzLKbRXUTaRaNHRFvm4wm0lEEtmeYsYa9CpRse+g2zw2B7JGsjLBHgpwO
mUKxdCnCdmsuro4rutVbDrYvCO5oeEkOMzlGaxDX2MEQFBfTUGF2Q3PMgkVCOhBdtxvt/fvauKxh
SJ9M6ZfRd0cOzTcHSOk6vnPfk2TOWwonQtv+4WKkFtyYcrXz8cSEl4Ew+nHrBQgPioNBnLAvc3kS
mtfXPM6bDY/cGkWXV/NHR8g2IYaRMsJs1pRPRatvjvgH+Z2uUJVEJg/9dZQe/D1udhtKB1Mmtc4O
3FHfuYc4aC9/OZSzXmnNkkpWeImFJoD1IhhB9oa57/T9I6ckNq+DaJSgW+dQaRtcGi0KfQ8iiR7o
QqIerV1n3AUhn7nYUYFYfY1E6thI2XFhaLQ6pvMhqyoa4oUoDdSrkkMYvXdb/SFga7L1udNvHqoy
j4pYtEwE0gua9Ne1DcnQtnbIPMvqdOmBQSb4EItGhxV294Yb3p/v5tDMq87VYFxWHFtDehTyJIYz
Ddriu4Wr04oZ+50KH6nimK9ZTbFFNAwmBm0FBPfxOdMhulCdQpTchRDtcyLbBLQj11bJOA/vQO9H
P6YUAiz38b+bxjVaG+DkzMwMmKQBS2jM2i5I6+9okMi34MgTqQ847gcQVZ0FXq68cLVIipRMe4yr
sD6mP/4QZpF6p4X2+1eCwHnB2XKbN69RCYYGjRvgaeJqgN6/nP/ywQ4wXYhGHaoSWad/v3jbREKO
UHuy4nNSqA5kjN4RKva8Qd8KCcyFd98pl0piZC7SpCOM6iEX4A7CVTHrN0NMXe7IFJ0n+YKyHRhb
bxyJyIJCBwd9xevVkzhgJ0XCJqnz8UZLuoZRmcNPjBNqV1rrtgy0I6CJlWtRwZehvhOYXTcdtEHc
5yGyuH+M3waWloIUnYPlD810zTnvzaZEL56vb62nTyN+9XEN6y6oecvxWzNB83tq7i7RcrkhQfK3
7G2pzN9zIsoZ/GFpWKoK6fkxr+Q9nz4lxI/F0L+xX3DKe04SdCApjk3pMlMzGWIvdZTjjX1Pi1+i
CmD9CLI2N/8MU1hzDMwS6lHS2EpKTp+jSbBFfvDQDutWb0L0JOfwhIzvHAI0CGonrIdKUP8zp4tT
nC5iOTV2Bymz7677rm/7Qbys2u8XrDfgKzwWwdLOGE/bLUMI89Vrx2/TM/nJhd7wL6WmTVtrvt5Q
CmM8SdbF/Gf/ty0ZAWCaAc4EgfU4Bs0Ce0XF4t5598mgc7Aph/XCPUGWlO9CGoES7+77j8frElMD
TrN/UO8uNacA7n9piDxxLO43LP9tZCsrKsm6M0bPIq/sAO7Awi8xbI0P7jto7957IIx/jrqymlIW
aofPZvbOnV7ABdLYLX+LPKcIisaNe8xkGvsgdNschRxzwLW8B4BARzTvErqA1Wf9g5ZyGSyHUxGY
jCEbA2vaDNENb6KbyhEbs9GVeA5d4foP4QTErT5I8sFVdpLUH7Eulz8JQHaeBdCDOUgxhEjmwAjn
GF4DZrVx2WmHxvv1oIRCyiHcCDVXEhmZE0mZp6tL07i3k860FqLbWGNWZGhfNMIbF1JLbiR52pom
cIIUgkIut8v+ddgEBMUxghcwZMFkIIvQKLupMsPFfWhV9yjo5Zo3ypj/NYJyPXtQEBapaaOrbLBV
nWc8BNUGOjpLh4nxk+fN1BcqXcX3+FaXXiBL7CvvQkNhlnWhWmRrm+HLTgzhr5+J04T0sLVWbbWZ
+CbfTSyTAWSu5tfONKNquy6iVRLSNRg6d9rcTCyLZUEFaoEiwQSvW0s0vi6v+8Ouda187KL2PeCE
k1UtMwztUwMMWoN0PdR9miNxYWb0RruhvMuKxaz6jPoUbvkOT+rZuodDJjHqwrTGXgsv8EfCVHLS
PoISFV91WmbIhgKanAnssrGCL56euKL5kfmhHs4OOz/3TZcXmBqU2vRV5QxPlbrPrH12ubPlB5Z9
WB8djmgq3f40XcSYAEtHSXSTtFDRXi8lYmbrVBNcBoZ/Bt+ObdJVYmIbmv7cwbVmkd2ycpdNrYNI
Y6m/Mk5RBWlECQv/z3hPEY2824DADuiD8XBAhd6yaxqxCTifNtmJIh5dlFnkdUb0oP6kVYo8+wlj
ZTnLnPsRieF4zIXTJjycrWlK48Ao7fQaPgYDSK/Y8EKMIrkRT8eFQ64AfzaOz0pU099u3O0aKMTT
F3wf3RSOgnojd255JAVKswYEL+r8qFaJeyf7AjfKoMU58JsvMoVtHpD10/T6jf7llEZAIExpguUo
DVh07hzyUF9iSz9SFwYHUpoudJ1AwBviva3Fi++HRVJ2/Ze+apFA9fE5hCBVk13RXPU6fY1nv3JW
oIXavH3Xh/WUM5sSfTmxYII1J32G7D75sud6FJI02bUZu58/NZGUfv6E9appsKIMVmtKgkeSX5g4
bT60x5Uxn766w/ZkaLtCTXAgTADjOVtDdLvSjsqU10iN7Ahwd5Ie7gEyc6G5vM01kuNQAT2eH+Ay
P5oaNyd8gW5CkbxUH7z3pdtEw0OAkir8FxyTiext5hIF0/b03Kk4faKqU+V2usdwTzO9q0CBnx2v
6TD9pntiacKonxCPouMqR20fOwWaQkry5s4yjratO3SKQoLNQbLe5b5vyddVbdCkzh4JDt5FX2pZ
6cnErJJhi0vAZyyq2OnMvchXQ5eU+9fIo+ForgfxfSCEZvZ6GtdqAnif2zVoavSgAfGKrH0a1iwR
FSujT60w+rEVo9fij3cETT0YSnppRzVUP0Mqo/WZwQCavyiSF0VpxlTkkLxA0g3YO0P8q2PAKGIO
YkffL+fHBXcp+nv5kIKcY5KMEZVnNRdw0ycQULZ/ds8fkoZGdslBIeqwJGnRNjhs7eAB4BIIcQwf
q1hmMp3e6JO9VL/NqFHlBq2prTzpEkkCQe/+mzGwGFHMzum34SJNXErgtH0tnh8g5c6TznZh9u1i
30F+FRUeEdF6l3xk40S1qgfbKz8/nbQIVs+8QEqe49/MKdPI28TJp/A5TLRdnJ4ZWKtzieRAkZbW
Si/K7ixIjhgu1Gb9qgJwpuJBzumSC3fEmt1HGv0el/uQFIn9FZyCH4nP+ZTiFCW6MOc/NCrc9YpA
rwyG4aqBqDOo2usrEJbcKCCwcOXYIQUHYej8PA6FGy0TYoojiNWh58yp4u1fCC0GJhEf6vCYLijd
4BGub5Iis0PprGZ5FQxMfQKcpssfI9Mi/vaTw5aT7Gh3NiTCXnnppZJu/HkSzyLfjmYV7vi/t2a5
bgB+fMLcliZnwrfwtAikQ2yj7qJ97qZJFOyY33iwlJr2Ur4q9sk9KPExXP0AVC2h7G7qxjD30sQT
FQ6seoFtDCZoWL4p2Ct2NrAvsUiqgzf64y0is7e1vXe8Hrb5kNEU0xOjKiUEFzY79zZTc/MX38vt
MAWfBB0lhxNPKi29NNKNbsi3+rSI8ndkbq9OQ/ODH2QVKsYtqGhJaECrEjHSwOc4tOC5QBMjnxeE
TuFHgxApcX5KcR9Eq4h8lOhd9b8/l0uBLuhSFduCleIESU1auvfGSqp8hh/vpO19Bk1LVuezn8jT
tZSCZJMxck3aNnJAQNma4p61B5zWsOWDstN3UIQOkiuAhvtKDzyj2uWQ2e2OmGNkzoVccaX5MilQ
ICmyDgPYc1YaADUxOOpGbT70hk1CiqqI88dhenOa2bRO/3GZyXzCgQuAnuYois6Z/OmUjPtYFtkP
3xpdgFitYPDUgvgMFdMX+e/2Cz69bqRMnd5xzGU79+IhvP1U84ob8r1Xs9A73I0YGuGEFTPFo22d
yxPGSoIkCvDotkxH+cP2njyVLrM1ZwR4jVGT0C6OcZg5dMDGXFhYiqjpWxfBTLcHF8wo03oA0Pzc
UaApFxRe8JsF5bRIjDekPtYQjAioOwWf10sshrjwAuSFeutqQNu9aGOQV44EKggcz64kX3tU4nak
ZbDjgAkYS5NWBcvvOpg/J2IIAdQpOWkMpztXuriDynZJ/a7hEWWLl1n+BA2AMVZkAXWh3y17RfGN
E0di9o9a4HZFIBB1R60dQDl4OWS6zF4tWy64tYIzRvoido5mkwtRlFGKzDmzAzNIHPArTLT+5XYN
A06KfP+rB3mbDawj1YJQEb8GotA3n7f7KeDmHAcrgozz/Ifz2pHiP3OJ04E8FMT2GEMKdtnArY0k
OSbtPL663uTCGhEua8T0AoECKRcG6yW/LNL2/q0HTqNlXlU48GqkmJQ7/Idl5iG4hMGP0MRLNzDJ
aHoii2L4X9oBiIZ9k0lJ/Emc0J1x+Z53aDZrFnp2Hi1oHWHOJni77wDqKQCDUxW32S9j8L25rquy
1w+o4TtUHbENALMjck5BJwPs8P7K64Y5T1rvI1ASj4s9PhjgnvUloHh2nNrx+SD3lnAJ7JtGl7wV
AasrdZlrX+6hSI6IYxOlxmiX1rTwiK8lQ29Py1qME0wXzLAkYOKC2EfgIdN6DUzfucXInmZ43AM/
65pyfQj21w6ZghgsuQVvywK8GbTtQcPOkTO8c9IIQ6LBlBYdjPFZHuF7LYntwURaAvmFF57sMekD
q040EuoQjMOcUSEeTagaXTHXrtLyd4/8KrcChxBGFKiRH5+1LFEh/aC2vPZ2A6s1hbtQZQwUf8dT
mE4K/Vby2eKKzmtpPivJ/25vNON3L+h1DOx66OI37mP3bx5teXKEqYK+FhOMhmqcZjpgy3nsM0ms
FQ2bBC0ryPI+y/YQ/+3P2U0/0QSxJ8q9/vxTVPH0vd9LNQq+IB6h1DpZLKqDCRd/6qDlWuL1iBZ6
+HKIIx+kt2KJ4RbnPvFdxDSD2qX3G/nfuCdZy4hHMoi5iu/m+FortwPNLWSNhpJSv+QqQxGzM69o
2O3jNHCrjKu7gZEKjH3eNiTwtDiSiO7p6xfaX0NnIxMaPrtdhgC9vk+e8dlR3PHYF6xw4M2KLb5n
SJPyaNWhESC/mjkJZomIWo+QPVC2Rk/xcEg44R11z8S/EMjQoWWyJzAJrjW2alLm3vwD5BIffPma
CVFO+MFBO3C02GmK5YXdOVmwTRlqh1ZVdy2QxoBhr9rDfAoNBTc/TE/1ctSMaiLRGDdtl6q1NcwC
lUrDaAoZHOCTmsdabhh0Ggs+dtQFvyN6ckv3ur4E+E8toWnA7kee706oHSpWDpKatzOpNrJcxr4E
sHAwutI4E6BQ03eqz3peGGWtLqCupVzX8QdI8lIFfezcv9N6y4paBkngYsPXIGTDk9ooucETQT4a
v3iPWcvH1y0Ks/T/WtaLreZNRPLn0DocOWKfBGbUIw/HhQkVb8lnrbuTSm78bXAlvC0aNdSptWEf
+MGQF/BKjhY5dG5VOjlbfDeZybfpe/GXC7irjeVn0hSs53aZS19wIaCNQmkLXYMrfJPIzuByJupi
bbveXCrVko/B/e0kWMRr+Lig6McMt46V0rpBq7bARErzbe4xp1b+8ESb2k//4lWCMdbXt8ZEWeFh
DTKDZglfjGFbbY/pOgRK9Yi+oEilazPpJqnrKjwAd5jr2AVLOyJAEMrZjkY0j92MtAanFLhx1S3q
aTElmTYYNIGSwFNZkBFfzv7/nXep96IEuf33QNz5I1FUy1gw4b0COWJDiZ+F/7vIdBzNALE0SOLP
q6WkwHKwrYto+nm2PK0RpEerQ6gJwpa79S98LsMkrYQONcRQ3uDUxA40LSJHkogbxlgB9HQJSZnF
ZIbBTTWRHx0fgrDqYJ4SEtRh4j4XtMGvLmhNAxZbaQ7gI4CIpe/913gGlhRmlo3hJgzynz4MBlvb
pAb5zjDFuYvNQKJGK2ppzKUnrEw9BrYv5Di4macxtzfdyedhZh7x9ZnKBd+Al44Kv49P+5xqvZvO
KO6WsJZ49WeyhpJaWF4IkmQINLsOONly2m9XEcdokHXuyqzRFxeLhutMSMvbHEcwH/xqWPIvIw5I
X9uMI1S2H4ld5MKk18bxWRdZrRknZVSdKvmH9F7Lmnoram27vAFdEzGIAy8hQK7Kuu2QVLXCKkz3
N6pGS/SDSDze44ZRNvPcuXtC1XmWVudl6aBkh0pFeJgd7wO48OwySHgRXX6DlaJvaoHaGXfbY+s5
LXmqpecq2p4vOYwq37EiJgPwVYxnHqwGU7EkdP/DlmhcMUKK6hLJkgQcaxqbzo+R2lV4ZtlDO2Ny
5NcF2UNRRj4rSahI2iET/h0v4CSDggQ77DwyZt1QU/pKW8hu52zgehIfSNY6qYcm4EU/CehR8dC1
EKtbyzJ1v3u5CvAEVxeExwp7MgiDHJuf5MuK5kpOH3PmrTU4y+MbLhYLegicHorGB3zj9xr/BWd+
WGVH1RlgqGnxRDw0jUyJRiYIgFSYptLCsZnc3nYT0vI1LoxqV7VMFDAMWoCpxcprQWdLXhVelvsH
HczNS5c38GpYfBOfSxS6kFexhZ7IuUcnlatUilfbZ6qysCLH9pXhL/xtFhKkYEMX5q1cQwHFejIX
Y2t7szmKoOms0vM8odL9iSzrWUgTN6pFOSbhIYnxFjYIwhaxtrz9ZfTOJ1eMNzua8sKll8fQnHeZ
eBPklkQOv07CfIJGmWEtoeFlNIXy0J4WkOwYpwXgsE8bCniaRrUBJkZHLN7GY7U4cZ6kNbs3SLNu
6l/F1kR30cMm2aBtKjRYAyd2MeJKfu9VntOzzypSrgaUJGxYyOIrtwpaOVPrDiNh10uMC0PwBrjq
oVfjKDyv4RjLY0/v32tnsrPmJNvSu0s74EJdSLvNzKLkGPlbIpmkYW017+EiAbYNuINWY07WbeY5
5tFnzGOMsJ8O97kCwo6mBhKlw69IKBn5yImWRb9bhMiBfmSulLRdABTYIOfW3H9OI9+08x1zqmlg
apKMoOuyB5BAwDqsNtUhpDVTvCDmdkcN8Xp35D7nlenYBENOCQsSgheQStg04BCLO1o760F9+z0q
8QkPhYCSdKPkaH5T5e0q3bz3/ykTjBJKKtbSn/qDXzKC7PNjup6gx2Fce/Nqx4gmJ01nvOcZr0PJ
K7wq76nyXVoSqPprKTkRY2v0n1l1l2koU82uZaiyt0+NTRFXTCFcXe6wMpKdunlHe4UgCFJLjQ8O
nY/IxdCiyYJYjkDpiomSJfWpiSBwnKBIYH5PTY0sWJZ36YenBCLXX4VxOVcwjD2ZDjZJ0EGdD+/P
GKWYARlkr+zVH/cpu42+OXy0Mpsd/SP0TnIVwJ5399YLgwe6A2ZZ2eHJuCaJuhsI2/6jqlr43pUS
l+fE1kegMS6XmTwEb7KOQxbuIYOnSmG9P8MDodesd4bvetStNvJyOUsXVNiQ2lTzdxxeups56w21
/xx+2jUwvBE564ZdWcnkp9q1GHHUNY0bfatMjP1i7cheE0aVikk7FzR46Qjd3Zl/dy5G5uFupdsh
EKPuLEwHdKQffMpCc6KcchG2l2j+jYUb68A6MKLmXeNYPpC+rSDhHTkHnXnM0x5SdQbxGXCIcnU6
ivh6A281tmJYCTRBGgaBvHFoM/ha8ux3y/kHmfIzbIXkRfrm3gGnxgykWxbMr8lAsx4sBdXT7B07
RC+5eRBFVy6S+eu4F6BwwY/oyEPoPcNGexYaNibRgS5tgCy8NoJ2qBy0u5Jdt39FJk3pJTvtOrDf
GGk33B7hwq+2Y0WiGNIBbz2JEVcHe44atQhsTRwH94PAOc9mQ/aJto8G3Dtjn6kvHMdVh1ZJmSHU
CKvjYVICO1HkVKZZdbD6v9x195T7OvSO6WPfQFLHfideQDmCkK9mG8D37GaH1FNUMXlK9/WOMGjm
VNUq85v/A4Bnqj9KdyhzXe3Bd0nlKRQ7JWNOubdPNcxYHRwR7yEezLjAuGHCW+K+mpOevhC3V1U2
xFWLIrphHmvb4g8j8kwrPxFCxa0LLQFm/GNN4x9zZCM1hEh+/R51bTYSWvL1bHvMfQUPmTAQ3fcU
i+QCoTry2d7wu539cPdzPiGWh4E5olj/aCLw0FaGdnmUSJ5rwHOfT9XhWwiCVP6ayhOL/NFHEM8S
7c2ZhBNqiLV7vu6w2SBBbc0VM15B9qKDPsY1cQG06RJ8Cb94UEIeqslL5P5xihWLKGanximMnr61
fXBmlPkeI5gMUXQ+9BTN7qxQOm5M7we5EBu8+vEQDAouc6XqJS19qlc/5Z7st886icsnOaaVocSz
jQiivp+dlpquak5xN61BhCr0nDbbAJqKRAeaGo5v7FsGy3TuNL2Va77xLOa+eQIZad5ceWL1iyrr
JdbY1KgJcXdab+qepnclsEujK4S0Gq48/wWffuRSOtgrTQGRdy20cTuHc3DcMnBjzNzNExIgYB7P
oRaIuLz17KyWQPCspJlWeBN86kp0soEh1LO8W/OZxBLcQBljKg2XtsCDe0uiO3ZxDbaQL0bmBjKH
JtEqJngI849hd6ZL3Qu7OjvGtejPw3fr9a7gkW2vO/5KjvOTWghPd/TsN+ip8eHco198bi0PdQ/h
EnRAbfsCcUbzG3tNkTdu6MBS04NsGWVH72/6ucbKmaNykSBVmtpBVutyKMFGFRIelTx9JsnoH0Av
kviwCYy21f+0JCWBNYaW34OQxK33KnC6nn6Lf7xKMKPfgo3skq1X2gS49eFTyERfaeUDmHWwtpED
vV4h/nF8Pw5bykLj10GnbdKqRMjUPu7LpGVGm9VhMZ14Qoa5F8zkQlW4m1QB257/34t01CAVVTkx
FeTK2cQGPnlG4w5/xNKKo+XG6ICjBiWwpmdVJIfmuuKCwulWT5ChE4Kj3Ub6os6j3B0v0te8Mngy
OvAjYJ7Z24JMz6EjUXYugk7Jzipjr5rRgXpDo4M2Uixe5qJReVxrTtSimPhiPabozLBv7sGUIJLA
cRciyQn89IAoitWhlfNg1MoumZpU8HV+QFAwVG7t1MwroILhh+LFySZV1887aYduZQZSmkK/Rpq9
LH0peiWJeE8YhVX39CpWNjY1yC/KpXpFe6COzbP3AtKiIcyaNjhJL01n/s1kwmlVjGakzvIo4r80
S4CZtEWcMqFbCgetSIS/KO+Meqtzuwawon5CwHVC5t1kWS1DoB6J2rEnn3CBipHEoIfvPX3tQbNS
0VtK6y/A8jbmK5LQ+NJ9QNAqGK+O6iwi5skl6po3tg1HCFHs06iFkm6FdBwK+70AvQ1KE8ZEinSG
X4TlekZTqpCxx7BOLgcyF2bPAvlzPNiu6BzFyRkKOuaA8uQl20p/vuPIXoVDsEzx0S9ockzUe0MX
UxusDhVHlAN7oB4Z15r1Iy1JqDeAPW17GUidhmCyJKBchR5M6qVd1YLaACfBHif3XeWgxvqtyFc+
PnpDX8GLZQb9uwVSWagHfggtFm1eKnT5dxeNaDrRzsQQs80Ka9u1fEe09ZQ9NLJZkRT0Ly7jEkgD
coRbtcbeQlp6umYRRj9Fk0CAw17wXPU4B3Y5DKqzU7D2CjHnNMCrRZudTFLxPtw1lDx3lRNMnPIC
yKYJosC5qpW55hIKz0tk7K2LzGuJehgBR1HciQRHbu6DL4Fl4Q798jq3OcaV9fF0OnXt3VpDHrkz
OmruID+a2IEfTAm9BJecXt3ZPczH+ISmrbxR6Ohbg/RAYauf7yBsgQgckIo2ark6xrYarO9VaNDm
gsUHt+vxf0OQYTbqjyALuWxJR6tx5uehoa8YTnvJ7dFqGfOT3LrgqTj6pt2tg8uWjDtup0mg/H1f
CwD7s+LFi/aPSgwJChnF3cmOJNK/99EjGZGoHs5tl2dTOA4dfI3H5MqH9V9ZnDnpdlMiCGXf4Epx
vMRt9e1K/D3g2X4Ba9S/jQIzDUBRTfxQJ1gNkUkhskpgEnY3QpwDRAeO1S163Kbb3S+DPxhupcIj
YEmRhmhVf/VWLn8FNMUUl9QhmlqTEtuqyLRSWThPJyijdf1ErNcdgD89SJf8rtklH0feMGlVFTFx
+b43lHu0k3+tJmLUTdfxgRmr62P6ET1cB62RIx9Vr9npQcmSUq1VbxdHoovsF3r9cKzmklamSh/Q
WcOjUgOmLuAynCfzrTufQUeCPPb4g+bED74LnD+9w/Cfhc1yXzYWmHcgFepqti3jta7ZNCz4SUMT
i+zCZOFIG4+lFzCbwdH+uH1P6Jnh2saCm+xUisZuJk5G2p5ZcmFyfL2CFnw4FGG6n/irQEV/ViK1
iiBCYgtMI128pK1aRJCeBL0RfAmKlnZOGixuOtVEsWJuJZ8dHEmd/zZ+zeHCCJAdc1SzTern1xgH
/otcGxBTHiXu3zXQBCA0w3OzPTkJqUYkJr/G2Ljp2ReUN5FfFBdNjPbrO4TXT9JwbgrWOBumi5+N
FXF8GpmvI2cFCGXsp1gxfk9/V3jzS4lWIcJgTIu+yOiorJVZX/OgTK0RGJuVigK/X+HqPDxqn2P6
SLBPSvkTqi/gFy3Y4T23rnY9DZloPNJDo4OQVefe/Gwhtx0h3j+aJATbaeethSCqHtRNQ1HeCK11
H8F3znhQRt/+UIC2rOXk2olnwPINsmF1nmN6yQlh4fJg65gmhisRXnROBOdVJgKQE340Lctgcu8C
FmvARxRWasGNR9BgCcHul+XXPY973i19brpUjd1UTGkasI0cBxleVdx8mSysELaSdltK45wcYHtQ
wfZ75d/MlWWdFf4xnUdkyR61/GKLlT+SNZlUkfMxfzR6bWX71KBZqR8qOBfq7eVA0wBDqLdKWz2P
IlIWAQKcngoJaMPK4sBB+Y/hmFuSNl4OrCUE13JgWgcU3SO2CBG9ptIqg0TKqiCM6ycy0mta0a1o
IFcv6tO0vCZA/oLJxvbArIknmK/oaQ48tJ/7UHvHBh2C24R6xVhRIfjC923DCnOPMMdgGkHgvJ+y
kL07wff7V8mwPvxKrZ9vlM1J+cNXMWy+kZUyNUQjYC928JKsF/QA0Ov1PHzJUafY3K3JInMlcZZo
KDfJNMpOOq4BD8MF4Nq+4KBfeBEtVSB++oCSf/c+1UxFer5nRUkXF+CHOFBzhmy3btNUsulOKALj
17pZoRfgtfbGR8R3cn6hdyRiIoYSsJTBzwPGsuMeNmkmYNQ/Wwp67yTqFDudecUH1JgC8dO/v0wb
KT48qNhMqCtpDY7JrZK4JW1FU8+MgJcpa4aH9NlhaBvFyJ47inGjK+5NHD0+HVQzQPJVCbrmGoeE
Md25+Pf7OnHpezU/I7Pw1FuATqNbFODXeJEKz0glmJjXRwg18qViB9oRsHcOJXY+VxxzKeguijkX
JNNSLDpJwpUJaEDDeDPzU0gIWsMCpjmSeDqqsXH4mh16ruDwCtGY8TS/qDL6fWeoySacNpXWCB5J
IXRNsVtES0WArr50kWzsjKmmocZmQpYFGsES6RXh7w7oOx+WzXGcIBckvah77dWKNqu1zCd4KaH4
7PXTRDUTyqaiqP15m7lTX+Y1js6LI1qn6IM3lVX/Caw1EYfAcSWBsWJjk5L8lXw2QwoSPy9B2Og5
g0JtCTZ+DXm8G00P5ptZwjTHd+odmPBwbVRDmzoPnreQSeHtuk+ZigJ8yrzMVGyD3aeuBjaMiDj7
L/H9UIy9Bw5Gf6pK1rrA9UcP2UpX6+C3htdwGX27roxjh2UlScP1CC6cTP4P8gcSV3mBHjSF4+KR
A28nQvNsAm4KJIFSAUgxiGN66Q6fPlN5mifJMXKkg06BTnI66NiUuhoFYh4sgEGpUPD5qMsLFEm9
s1kzb8t3Hjm4GfVngDAj0czoQqxfDjokV5h+yFqauGq4cfIrBOtdZa0zcTucjLusvvOpKtgve9YO
3XZjidpO+sc8yacKEGWjxss89pQ/Ur7p99hpp1BjFYjg2qLN/QaTT38wfOLBviRcw7l+1O64ll1L
Z1nyJsqH82aE5EjTzzElpm8GoTJJH6Bi8Q3t3ixOGZN+tT38vENk5v8GqlC9SV+1Dos2uSWPKwYq
GfCXCvj78gh9KkbKirOxZrnWHkxwvAwhzyCPwilnG4kTqXQuQovotU5gDFKalsXwMDBnNM2yh0sd
nc0sfe/nD0bwqsbjIG9hPYdrtDQiN7q8WhsVhOq8x+2ZJvTGdO1zDpu+M0lPYk4Vck+rV05/kjdO
1fBTelOGYhWQlP30faOJjYTgB9rfR/CUMeDslUuX1NZX7PzGgwrPXSdAkD/7MLNA7tN9EJXXDTf/
bAPlOaBESIQ33AAc7sCkppwqXrIp84PsMbTkxRZYijv97d8I09iul6h3vzYp8PzAs3ZurLydS9t9
aY1/QxGOUNggXh/v4zyMw4ef/0ld9FpW2DTQ4qIyb9CdoK+kZy0XKhE1FrUNNrLZ5265JT+VpCIl
d1ownkhey1qPvEFp02trlXOGDIAxse0vW4C/6R316X39J1R66r3vd460dOK28SvN8fuyHJhCBx+C
yjGicCimHhD/HLje22xhhYdHQS3qL69bv2L9QUkxucAxO1JnCt2tvVytFV6Fbg0FenzaVlUVvuX4
cJmIjTFHX/LyCaptlni/q+9SI2P0l//3mNG/VwYzyMfMcl6I4NGT2RrDtwPzy0t6e9anUifazZYm
RU8Kgqzcz/05vs8FWMUE576TKWlJoEoaTAGPbUZo3sxaxOpZ4OCrBThjrkQLx3QlNmVyOURHXpsa
B2CKfD9CHl6BIxYW2NmNiPtSUY0T6jlhxTWQNB39KfzPh7E8w7OTNetpoiXcDv5oygt7zC6xP3aX
JTFlMoOckOAUfQTK3VQKK4IVgK9y72kbXq0cA8SZh/P9pjth/kXESUJVu8Kio9U3hi7J2Og54g7c
qFdNgexZtV/ZftfN6DZAYAmu9FzNovtPLQA1oHlx+lKaV/7qajjL68SOrzSqjxljqSOtxv5v4VwO
sPXrESGStmrJ8kBeS8gB0m7d+M29/73cOG7CR0YpZs8ccj0YST8TgfgVs3BN+Ep6C5jLgNZp0ziz
W877I4GBtRwrHT0jBKOf+YIj2TWv/Emg/yLfzGNpRbQnmU9hPWAu2wUy9RdE8zMLACOgufzyQ7tk
GAo7cNQ8jwuBZ9GB7/nrGq1rot7fX5RXRao1vMbNoHbUXrYa4JRikJ7vWhmKOUXu8TflG9AlqiWp
EgZQNgxUw0KXs2MxIPyT8PIiSdk6LKuoDROFoxtqFTmV7Umwhz6hUCeFIU4CXVa5f4diuCQfxzea
HJvbSIsumfoSdOtxn9PU5Sy9jxsGimyrgQQw/wme//2jAxCOBcPffS1l5MV2OLzl5PSlWbCKuloq
AQIv1V78C1fGtpY+B2m0opMtCxYYkrQ/EPN7Wj3UCdYweEirWze6ZBr/6E++cAzVAfihSYYJTFwN
9sdMHCifgghrixFZ0nRHf6vGZbukmzN0BYlap96mQ9IKJkW8e27O6I+IVE/vSuYtOB+08C6GUnmJ
XHl730LMEWRIqmDShrPfVQjkMmfH1RBHxDPoaedzZ8GkHXNtOthCignW9cnYjvlJjGKaa0N0yQPF
P9RUda/ppAzMVkXyATaDjkFhFaXO70I2lWpeNKuD7Djh/ynAGAhDQkUhoSIfsaMaoM4vqLo7stjf
RSY51Q8/Z0osW8N7D7Tp+bO7/OAJlXgQt9amc+KkBrCZcQwE1M1RQd7FXS5vouGCr6FeofNJQQe2
uBP9tbXEoYKKeVfOwLmPJoT/CplxwYywDnkHeKl3gq7/VXF/41vo1IREUDkOBSWBFyXvEjm6XXBW
MwMDPwz4Ih4OF0kLG0juC1qlrJ7fPOGtkfXxdtAUZygiR1zUmtxnyH5o97tBxXk0/4D2Wbm+vQTW
oxppnAGi8jIYcfNYYdSc0TBsRvjtxcxi90OGykqksk4XRCwL4y9TYMuHjOHeWHYyKMwf24uneKOx
yMhVwqGyNoEqANed9CV9+Q1BCxDQevAhUD8eTBqOPuyAAKQyjsrw4Qw/x54AibPQU+OBam4nI18y
ZoOwmtBnv7w0ZcuD9q+7EfTK0RkBPa5mZK7mVy9NJpfN7Ej6suYGjduBZziGvkwrb0ITYXU5SNUt
HxwKkaCC6TNvHk2bjmGK95FJhSDmaT726LP/uZqFcpiR6cWe8G16QbjIuPRAdM3Cs+jL76RQ8diN
IZBKfrMRYoCLSJMugMeQNn9QTzEPv39Rd76GGAbUqQOP4J8cLes86URRouVOnm6yi3mFJSaGVNI7
sSEXp5A9hd8GyyxmL3oGid6xpQJ02X+DDIa5o/ewFWeBRRtiFph+2/CQRobvBpWVtBYltr+TFXJn
8SB9p5tyXnqoyIVQKqITvNIBTQYA4Mqt08lQZaAEbO/UgqhFjzHyzPwsocDL1DkAgYolsVxeq+Xe
PYCDzRDxUgkOtPirXlTMC/MYV84DfFL0pHrUt+sk3YYn/MSoiNaragdsCE8kvAGWmrE8GiIkQfNG
P4uGW4ryU+n3O31vTzFeFdfPQDmQEINE7CyzHxLb4lepH6KSKqzEljAlDbwaJTxROx4HGSwVZBuF
+/FFI4cxLKVKmHvxAFZ2vi9K353OTR88QyqkLdzq+wIbo7URLI7T01eCf0smdXjfMDSqrCZYp6pd
lOEhBnO2IX6kPp+ZIsFNz+ly7mvZ+AsWAKUHyPpcH7AGxa6NsbKWszOl6KfPM0uSLgWnSUrHShF5
l8O7biL89Zu+8Xf5B59hFQlhBAUtBUGF3jeO2FFFcW2sS56wr+0ZEIkoBO+9QoPstxSlwzldyPMe
dU1/mZFdpPIfEJRsG2R3P5IXCMjpkzFt0IEv7TQ5V7bIntIN0m2VGik3+iJg3SMgbNeWfzGmZax5
nyL75vi89YNuBSG18qJyqdfBE/9/GAEiNdYt7p0Uv3B+1ePyC8EwcHBNf5/PXXswhkm+ULDsVyj9
22c5lxxe6kmIe5UIEYRNb5oH8xyWl8vR9yke9To57+tvHOI+q4LvNo9Z3zdz8mASi9xHPLIsJAzJ
RQN/oBtOKE4GB/3aSSdBH6o5KSoz9eoCiHefxNLo+Li9sk73X/K1JKNDRwdwtICzFoPWyGULpINI
h/srSCfAuprtcwrvEyRccNDbWbg3Azr9X5fcMBrnZBBEw1neli3lNqvIHzTGAVfvhbKiYMshQU9g
oyLQKGPUkYKnmkFdrKPUH8cYDzvqKIEK1RskbjZ/F1IGX177V9n0vkVLCbPxIjP8RErCO8URNj0A
ewbXXXmEalP2pg2JWdLcDhjP+hby52j/pwg0JiDT9e33A7LkYuJRlnQ93RoZI8f82RK+U5L6h7+u
CwgqMrZBsHKeTI2Muvw+5V3CrRgMGUhv5e5oKdmZVqkz4r9JDK4omyDHYxyzyMuBD90XCJgxQ7Cn
FQP70CI2h2uhQAEiaJwg/gTnEeNZgj8NRDg/88tvsP7KclmWR5gebb1rbPKD9Hwg8DWKSvx7O4x0
hLyWYeKyqUsVeP+5bmz0MS0HCjFB1QzauhabUC1ii7qonbX/Z4GGrSdwnYRMTtjmen/+6gj5RX7L
oBsiOVeCGpDZ7lcVNzzb8+FxVP6XAH9TLKmD0UVuyRuc2EP8yQuZu6P+UyBPt61edyBeijchmsCO
15xx0GhoQYdXU+6fYT/ASqZ73oqmF7Tak3MhY3xHCDQ7mIqP+qa+TAj3sI62gJuMAw902QR1YGcd
wFAiVoaqJjKekA+A1BJERKASzp9F/VLtujAcTNpnrZEo68b42iV6dmgdAh6RKYuP+PiNJtMzg+4e
oogCggx8W/fdS4FWOux92M/CLyy13osKCconV2EM6LzjU/fTAMt+nD+Eydt/MWgZb/qn7DJ+hgOr
rKkS07EmW32OdGbukT9AMJRvwZWkXWEc2h8YCtKxuJsHdOrbDGnJzvP0AE10H0Y8GNCs6UmytIg/
cuQeOVOpMnCWoEagIw3H72sEyz1G+tpi/FG6O5VhAwH1AB5NexoW/fvdXCc3U4XPVQ0BisZ/ksF+
Z6kVRNQRtr0SY7DTq2hzcOKsAHNG4qn4SlcbYxwy/Hkgg2nSIR0ffxFTtDuizkuW0DkJqwv/98cv
/nVrCb9hITYcc/C7JfLkfzR1R7x9JRxIs8jETYr/Xq57UM5oGMzXAgHpPo6xZjdcBvnwhoKORd7N
OxN55iwdMn4xLWZPxM51k/CY41NCeb8Q1jRNeE33unHrd6JMZJMfoGBz3P4u/b0Ib5I32iMXBVuT
nZaG/gTul69X3D2+k8KiGRnRLuKlSAeniH1K47dw+4AM+zZcL/i8z633WDz1h8t4KKWeWoUFGtmH
yWmrQk8Z1YibHkVtXx0V5nfJhfC8QN+/6zLZyDQgeEaeet/2j1BsKyLKguDXAFGQyBJBYmyl3nx5
7cm3bN8zv6PIhxHG8OsO4AwD0EkhhAh6L61L1Y1CAENV16/Fyr/PPfSoX9G8XQAD+ksiASIYn2kr
+TRoijDeR1VrGE7ORmuQWl8obynhteyzsbn6XTWg+rEIVdrJhZhmlLY/Mr0tEv6XzvVUhqa+uBYp
M5e4kiFffTRHJXmXhc2T8OSWVowl8PumrUuPxCFpbmbeMwMq1lIGJErM4rQHao5oR4I2O8Hs2xTz
koDxovr1w1mB5rHiMYrYTu+Ex9hm699E7LgIrA2XAp6Kt4rkXXC1CPHvwMo8PMN6wKRmPQVCZfJ2
B9YkEIcRYFIVUnyLFsloZ1esApN9ouGYbNQFSdfKipIWRLvXiLSRq8h7VZziV6MkQkNOTL9xwYAq
4JGBceeqHBmrhLfubhJz8C9Cw4C4YEjE++7NxvI9vcD0bjRxPlslzyVu2xvzb4jlhcLKnWhVqq5Y
wePbVjc2+O7wVCYTifwhzTDOFcX2kAIyp/adAk/ePUQBl1J79OFCMYvyyqUxNrI8PxhBDACLA1Ze
Yd75rzUlaAjRGeBQV+HLvs9j+u+Edg/D0EcYriXikXHmLw5caA8LMH5q14NJpxcCpk08UaiGp3f9
vnqtiu0oAHtqJc/9nJtnDdLbyGrLrP1xoKIYomgf0BO+PUaWjJESKBM3pmBijqh5dFDtLNWvKo20
GvnXh/8nOEbpQTQJyk5zh/N4af4Y2ZV89saLJg0Yk41SwoL+7kh885UerJ1dsdZnhn80Xstz0k12
Ey0KVoFGHZZMhGUpOc6RCKgnYLDOINdmgSj/2PDazsMHV11llQe3SAERxDILpkowD0B8R+IOzXWw
yIofvMAtlV26FaKDyHVw6Lt5prthT7BPFb+pAz2HTCxwcmWywFHwycZlSFVpj0fHbGCaJEvu+loQ
cP9dXLkO4dRmVXsD4dm1naO+5fASvFBBd7+XhRCsrTXL+3CcQTER9sHbtTAIxiYJxlY3ScWQiXcZ
cfpvpvDYevXE8vegpqHO9XNSRHUVjEDWtlOKcBsX+FYL+niQww4jeFBIWUjnIRk3wWF7H+4feedi
pzugU4QKgIED+Cyl68hz62r+0OVHjjwWtnzv+2cULjIA4JHRhd1dbiqTMTXOmL06OzRyishdWf7u
xBzX/HWWwqwJHEMhw6AkK2M4dQNqIgxpHpFkRZybGzKx527iOCuxT1P2+4ytB7Qs5ykL2zQlx49a
MtvhjvEjQeHrkj0DLYaEskrANxG1u9ydvJyVOqHXpGCti0rTyMrPC9TT+2dQBRAmDWtbZrG9orUY
9Q/GPBrYkelkLf1R6QwV/+l3Ph/9TN/5AS9Lz7PjVimJeSZAIjM1BHfBF0m5m5hVZST3qTzQGLBN
dI0VQZGmlQMKgPuRtLTVcf8Ek2iV1ubYbf+D5ID/pw5Q5Oue+KBs0yVeUhqGDWAVjIMJtxpURzON
oW2jrS+LxMS+RiOIMcc7ObMvCtvZxbzJPwAVQwluesOjuDk2WgUhjmo1hJqNQH+nUh4cymCYeRAi
zFkPM6zadvYDGAAYstvCnvgwkE51yyTJLOu6A4rs+HlMubfsNoCPNklut9FxEYhwXs5ACChGNZxg
kYKe6/uJzNpXW+CEvikPstXc+4EraKAdhy/GNCizDGrVCltopEnCsgWdqI0em1VizkDyPwdXlk/c
v5BdGu5Gy4g3G/znOHtgWdmmyc27Mk83uRLLSDhREPm5XeLaSjEBpzUltGnv0vi2PqOst5OrwpwV
ObhSd56h6yOUGh2N/z4Q9jU2jri23MD2IQhkm2aQO1IcCDoCAupRP2BhEhr74htZRvrxDs7a3j5P
fK0agBgEeY1U3yBmZAWQ61a6U1r2mghLLQc8ZS15qDNemdT6o6BIN93gobYhxOotLm2YITtg7VpI
rBvMcyb72ij1O+PFHkrHeaT6civTzVsK5c/67TF7yWY3MfpXsurr7SpE6V/ImhTl1dkx0Umja2Xa
KqiWylN2xiUqj1RwR6C49wTxA+mfyH97xAgnIfvmhth4cAP1UF986NGQ865rYBkvFXylMEEm7qI8
5JhlFfcMHJ1VlqQaQVFPLDmMWzGwIRYXlsTrHyif8/e3UmyMS/mQFFyJfJ84f2HKg/foSqUHO1gF
2rvddjuVUvygx15Af6ru9HyJDg6fmcVNWfsD8Oi5TjPRBETVxwhjO4w5HdM9URxd3s+I9E8LVXuZ
e6X/tJKBAPdbnzMYAnGfvtHihcZDoEbnixGjx/dzGdVLxHaZamz7QGK785Gx//t+VYJ9t3DlEAK5
C3Ie5bz+HA8LdUqhohQZBaQ0dRwsPrwpmjGBicBblFSs6XNbBj2KjgTC4sk3pPXmbsnQhpRhy1PN
0MdlroYqZO3KH0kRfoCTwtVz/VCms+NMYyYkTNjlVdptunx9RkRoHRCPcdWvsJOu0xpBSFQrGtwS
OT8vFA1bdKh2ZTA76BSB+O7bav7ySRVRwMZR0WZYGP14SKFEoYwaHRjdK7IJPCiFE/QpCbZzI7zv
G3L6BDOZlsxRfiIl7zrqyDUMk+OzIHSEzbsk6C35J/Oje56be2lWwqjmbZEJ+oOWIG20oNaxsuVo
S2U9gVahHnO/S4VsSbxbQS/2oRLLiHx8V4u3Twwi2bTZc73S3mN1YknrEUw43Am1Z/39jpeQ6MWB
7ygKRpvuzSIH1s3dX9RjWjVoiqJalP/Xtiv/dva+mHk8QAkF8UO5ZZSV9i9yReBgsbpXxsekRt/M
TvjkxbMmOw1o8Ma2YhIebFeWGYcBpLOLni1XRNJDtn85TyaAgzvXID9d0Li3291FVBuSbD8UY0ak
BHEyqFVCn+KgMyTcC72TrXlhcOLUQA/Fal//AftN+j1gw80kLRNzqLu6iZKkBUEoVsaljM4OQJCZ
uqYIttYcbvFE5eMz1D2zoKepugnymvdc8+qYTrQ95DvMbKgk7/Jspw+puO+SJUAhhFrQu4T+LJXx
TlQBtRIry3VUls4YyzgQEAvDSJzMNoP3pur9wUp5gs9CzPg1RAcYFgdDib/hZYJ3L2R0k1qCtB2p
seh7Gb+p+cyRL1M+mYR4ETqapU57uz/NjQGXkkUH5KhRkfWjpUxlCMuWh4CHIhNKraoOwS/O4+ig
aQq5CVlvzi0LAda0sU2ig5LgmpBWvwXdy/UUVJw6gJFPz1zS99P8G57krWwJC3ufp4bhaBgS+WHa
p36VVuEnDjzHpQG7lda1meBwF7IzBAZ+1p6GQst4KE05rfn5m1INYi+zyn5MyydHDPBp3E3lrtbf
unW+Q1BzdsEg/6PBOnxG/vCd6rSw38Yd/SxMo2NpgEgsMXul5jsgwV0ouQ4Tea+oZUOGy++schKZ
V4txIhYNFLe2FLa/cf8vsu4JcG5aRK3NEMP5GCj/cLx6oMoHGfuGF5MkcGCPFrnqS84xrQtBfCqb
Rc2GhyoCJRcaQvMQTwrU4l1VZ8kBxmy08qtbO18Rpdy2LyMHJ1vr07PKhKx6UA0tNgSGLzWktEW7
ftsmftK568gIsxBi/TJFQfgh3UeDIXCSixIAlLQqZz23GV+hHShmSrt4DNUymmovyZlHrw0sWfKX
CjkLZ63TGTdA76E7DVd3fwRkWvtiCltb8oXanyvjR7MY216GjVtK4+Y2wfDqhH9lcNZoQBVtbfH9
/Ki2alMOY0z0q6hK211grSWo5JQ4mfJkxQ0WIGZx2DxPAiXqgxmutPGiq/87SfWiHO5I91DOYnks
y7s1M7rcIZvwl41zYmTZ4x20J1KB0XKAKYC20gHFtgAWQncKc+Ad/y8fy8E+HTpZxFHIED1Dn6dL
zx8qWEBIhjLVLIfjuqQUxpPuT1sP1hBTAMNf9xKBe1pw7V86a/zlS00RNvVkb+VMI5uQVqOzjcQZ
lhoAKRbzF+grHOTMJxzThzCCSIl8Y1ECcMDIE534NU4eaZ7Oq1Odv3hp2VYhhjtvU4Bg0VELeaM7
cUfRcKXBpLLSso64BG9MzehmOrUp9sMdLfcY7SS+rIhv9odv3NarbQadTLzGMHUwy5K11tDKCEff
SiVHeaQgxL3B8kyyNMMa2gAopKr6hSCC3qCJQRV8BVwikv6WTxZ9rgrek1Sw8FboNwwkFBhZJ89r
jmJvTaSZ1J11RPJaxTRt9IEMGa6IF5QUYB64CdJvcY4dfk6G+BJehZITYpSO9wl19HWF6EoeLPmA
uxWfcuotG5FTXjoJC6NYwP5fmZvwTrdGqoa/frCRw+TYIQ5mWOE0H2nFoW9yki3vzYmDwNpEaI7u
rmyOuknQVwtVjVNrbboatSFV4hrBNhvjwumv9oaQGiU9qZ85BfFwcJOfyVCI0oj66LoiQ7l6Km6S
PcwiuEhY/v5+vUVwhH9K3oGsUcVEOiFUy3G8XSEBec24oZFxQx/0E9ebGvX5KOj2UoRz4lKZEe6f
On/eKi+AUTMQoreGNRLbJ+nw8rm527GIZVHSIIODWHGsAHFjCO1FqN2jm6fOZZ1bPfcWnYGaesna
kP3nbFWVRsbYjfDvNibih3osfSpXQ0s8XRc+BfeGcANgPnKydMUyxxrzc3BMHLp+/DzfIXVrqsfc
Rc8PkMbd8DPfzilkmLG61SGAmksGXRHYXadonau/jxDVvQt8Y+7esUhCN5tfIq7t6I5byIvmMAcu
+7heGfRGCeZMb891P3FW+VdRgdAJvs6V6k34wvwjxj2mdSSz9IHqjSd1MDgPYjg2HW39xxtyPDSk
t7T285+R0+0nV05YCmQ92GsX7112HzWJlWaUDZNrn+OLCcHp9t9jk+LZ6PwEnGAwfpTQ1LWY9NB+
6eJSXMjbLnT1jpukGNT9tXr2CbaV03h2SkPvLQiRUwN5hK+R1J475gUJj+sQqxXrN1WAJCE8intN
/LnI96NRfYe1wLtviykZiR42N2Jy60xk71QLOnQL2mY+6GPtSCCoCg9PSHXChYCBDIC+BA1brixN
Zw0BVbmw3j+nxeCE5hDlRQbJ7UTloP27/+wVwGa5ZubPfn9XaSAjFesCLELt1lL9CLNwLJrWLk/F
s9/+vkcdbipFXD4BrGagCUkXQWcP9VzdpujfJX5w3ve+iRVoldWVqcyZntKWmPjbcSKXAQwtIHRJ
qJwwiZDqr0AlqVjfzKwmX0S8wtea7Cepo2LV2CznJbmKOdRAnVqeAYDqE333io5tYyEwDSlterE9
5QCiYW1Uu+M4/pNPwkrMGg3LNXc+5CV5vSkkU72pj/n4o5/VsKGNpF+u0sXYDU9vPHTlKz7bQvHl
jW4DEVf8FsDIP8rwItmBTiTM0QQfTVB1yEjyOpwMAFQ9I4emiYq6CXCnxgX2jj9+cMbTvzicjU7I
OfXqRB9miSmhgyhbXWxecN2t/tlpFOjm6joLhY8Q75FKl4tnoohEbLWeLGsGNE43sxIGvRJ7jZ8w
4/nQw5tSa5i56P//vN9QIjqr05DcfEm0KCEBJAb2ru7nn2HTT+zZckQ5Wlvw6ELALJ8zCirpHQNt
YiXB8HGKcrmb91nGQa1z7j92ioelS1mndzFFzgDYtt2YHtwNyZwKY2//zWP5GbGPefXVCg7cU9c6
hizrHvWz2pG0NDZa2+hEx7pfXC5ChMU23ArwN/KTgHYfsbGLmIcai5FN97qkMC0yixvGKHmtOdx6
922ThQR3jFZRra/Tz5ohlFKTk8aIGKrwjsSCggQgJXEXVvOnWIqVTkSREVBb3sKR4m0b88SruOEd
8ZfVkwVp1zY7QGuGeBK5HoigQsmc4kzC+nUyXTspUBN0BixBwMxzwkAQm8/n+k6oN+yVzWbafu2B
jhwkX0nrgYURCPosKTT98terMQBCEXx8jM687/9QppdFjbHv63yVyd2nerYXF/TE5P0w8v9j9OGG
4S0AONdodqsKyjV2v24ldCH77NgIP/7mBAtUED1OVFK8nW66Pz69Mf0p8w/QhQnPEfZwm3YWTpyt
haEIz2bNSNOAO5x6j2rMC46yegrqUanAEzdI6yALbT0z6g9ZRHIOdhKbOn93kQZ1UCIGRv4HMwwS
U+FQDigQUyhvCmuYmTBteydxzsca07zDwA2FsRnuyjiAukWW+XOcmytp3BEaDX+IRARvct1LYqVU
/+p3FLB+P1YkENRujDzRVlXPQBslx+oWxGwD0H6whTKrlUJumcIU2uRw54lBq1d4XSF9IU19DEtI
gbJPn0WycUJiy4K7M8oHmiHihuigijGNSwKqdL1qv3fw3d1RIhk9q+h/kW6zyc005ImMfeEQesEZ
j1jm2tOZxyjCeP1Z3MszcFDTqQtUUgrEFh60GM0BOCwvX0of/P2OoGb2rFtLESwDFLTkRtnIevYZ
PIZ/k2b1CSAtajB+NSSPCbcHNfr5TQO+47T+OJSojvI7hp9d/UQPDNJNV1FirXxTqbYIIUiXVZfZ
aWLI0iFX56n2m7vN3hnNoZjir25YV7sb7WBlG0AjP+kq48hyHzZBc/Wx+Ebg/lKZlf060wsmAwUp
x0UGRDfmeBNy2AS980Sjdqj2yfZIfVXBZMVwBG70QpoHtKzs+MbN2DMsutA6V58BHqHhs8EGPhEN
hdCXOP2wV3oMjXxmbiofrya8rXbcQT9ADkJGR0Yu5IsbFS0din3t+CwZMYkLgNIInT3LE6dqVpox
uXXyW91O2tb9iBE5ota5KbUJT2RsOtAladKqaWxV4e/c47fs5t7ZyogbEazsVa0v6AC9ZGdjYFYI
YkLRLiG2qEOat8w/fegPadTVbi63B3oaV2OczWoNo6FzbLMPoQA8P21kAIckSiYDZr+SsR6KgdES
1AGKk7xlQyQefAoT9ShaPKHwHjekm8QfXsT4I6ccYojORFscxH4uS7wwqdKSjZf6RJQgLUeClSxU
Dfd8m3WDAT9FMTyi1lCd+XiWgESGY0FM1El6/I0dq9ZfZBDoNLbMNhBbuf8SaZ3wl2YfhgkEQ532
ajuwIbqbgeYjtcZ2d4ZXogZWnEDHdu45HodDWSVlZh2Cs6Kiz0qmKs+CSrF6TR13VKfvKO/mPK4g
8yjVdmq1QNHUEgiNeezKKmOfK8GBdtP1UgIwpLiENTNg+a+bCNeL6O19BGA7d1TymtYdDPQ2gN3Z
3jXbTdTIA2d1TtbbkbH8d5483gf/zXolykldGIvyziAlxjPG2TYz+qRUZ9groiVHL8y+UuhM+ybn
asAGV49u1BeIIGCkha+fgddM8CQv7o/O+hVC1izdHjdCmjdaowi82sviC4+zF++ix3g0z97r3gUx
3Ix9WLn4tK7TeT6sbDrImYDa54pq/lgL05ZK7298yimjaVSh24am6g0VO45zqGgv42+Xe71hAGwg
LCplbJIrlnu956lN18cQpukIlZIYzFfZz16qwBMJrDjG7/50FaeNDszmzGPepnDO6gsllALL9bKh
NgtjcqKnjLkptddPipgjsgtQtvlUgMdVy0pK6GDv2uKmBOooYpVdg2CayA5NeUwr2f5z849SKCox
AHP1gFBH2m+IXWxfH9A2HZWdUhP6804jVkvZddjNnIeUzez6MGLd/CrRBgkijYdkpf/XtuCxvhmG
tbVtBP/wazyO2PEP5KnAK6cms2wgAsDsr76Ud+XNH+MouqK9SSJt2UMJ2UIIIah5AoZHQZ2V810Q
2NnvKIOlWsEZJEc1rKhe2b1GiuA+w0gnLOgUJjx/+9BhvCdoLjaEPLVSs/bHDJjQS8eUfs9FveuC
p8l1aPFnUo2j8uKE0E8OU6NB4K4bvkgPFXCuIWGBiCeYuDN0dDEFEidwF2NX+O7CStu2LoYzoDnS
ecUvfwb+DBGiug5VfmqB3aORjhLe29OqHdHwigLNrZ7vQkfOq5KH0/cZ5XZnvBJC+x9v0i00Grtr
mZKNtYrP97VTtH/agzvkGxuvENKnb4nqcpH9PqCbN682zbyWUt/nEIoUX7zVcaT8dhyf9n7hGnSw
DD2hnyI8scdYbuizZmD7uIxvj8jJFsiKnLcwv30kO4t5TkKv84HSRALYVcoV2NKwqcNmXgr2EK7y
UECUjFhhwWGhwzwRar99H0ADMBXGzdOq31uRu267eRHS+WA+7BxiNXn4c33n9i9g1tVCQOyul2zT
w2TjOeHuhHZH/AZ4J2z9sfz1OfVCH0XvYsuuJx7tnuXSpjaLrkgOnpyjsovKZ8YRKr5ydTitaRA9
ve0yktwNzNT0oL04jAUlro3N/HkD7utAzQY3MD8RBa5o6IOMt8APxDuEdqcfWOSUs6Y7LhStLp8q
3C9notd36v+dQaL/EIqdst9cyVonzJVrcSBgQYIVBW4Z0c93xQxLs3foVa9mMhO1EFCz6+10mpcf
Q64f0FaswmicmyMG9iioohiYxuvZZdIj1Q6Xj6NOTDkqLtt/8O3k7JHcW2Ei7GhQPQYJX7dYXcvU
Yx2Lei96w76itEQB00Gd953PiQSnH01nlb1xaY3Fla4Mts0VqmP5STBa6ALZteKJWvHv3hVvvsiC
c8SG5b2psKthM0SVzgfrtHTG1TifqoPIKisujUoixK+/JCZ4eDOIw0Wu0mFXFoCAq0jDTpHUzC1w
FB+DieZsgHr+RfmQV6zrU3POFBYjhqnxnhIA1cVDpRgNHISOTGvqCpQozqa9nYKbPCbHRycJw310
bSgpyqFnCo7GjbfLlE5tyQF+I6BwJpAnd8okD2q4hkhFw3kvz2atOMDLhqQobMgR5MtRDzFHpP3X
wvU4lklNhl9iEkgeq99tW/7OSaTEaFoV0p+hQpVZfTHBd/divsKGnLvmx855nTpRc1ihyivssMi7
PiFGJyRStOLWCIzSZb0fXvOG5BxZ0dhExXHNLk3oMioNN5EvIbGCXh8jqkgy5gf+rxhHuafWKIEH
EFvdGj8vmU8eMxuWvJReidVOf/Mfdi2C35Yib/duEp33kOXGwPAUqH0gJGzNXJzUm4m9QM7nMJxz
2uWGYkO4lZsgOdDpDxqgHcONErmkZBlBefLUmdpU96QgUhJO3uouEU8PsLWNUzv96oxuyO8Uzwe5
Cj0bb5snpiEHHwidddbDniAKFmX+3yNcUxonawSAZapbjGd+I9qcaH9gwPiXvjSTdf0y+aA+grgq
DoRdwEkR+/ncJTx0hMWYSg/lEYa5qCdEBW9gw9rrtdKZkqAX+Xr98ZLJYNoG78Lkd4m/2HWtguz1
GuM+oIdTodaG27S7DPm1YRMrJm0C3ltU3r8QzMo20URzIqcJD0e8pSn3vNQQDKgNVRaXDMR6lzRE
6pQjOpQue/thOIKONe6XKPaqDVLuM1sj90BSm0GlllOZvcs9lcVH5EqEmZbA8tVJ+XgcxP05jLD8
OHK7RWraYRk+BhUDRs4LBhGKRnsHkNmiMChiSpOd5HmkHWSQnDA/o78Q5mjBACu3N8T7tFt3abcV
8vCzJ24uZpENPtcQ5ewo5BQjJ200Q1WmwTzR063sAIUuji5zsktPlcz5FKFR5/CH43Id1ydOmpMB
DZeCxPunkYOCJ2FJ4Wvk0ldw6mlbAlIpfru8j3y15/rzTQY37l+xnmCDAoHUls8bVfHrbzdnVJQF
GMLL0jZhelot1c9GnqKRJtfOrqNH/9IZDaDXf/lRr0sYZlW/dDlF9Tpnkncpq3V1V90jIQq4nNH6
7GIizxWHhCzpBDkLVxNurEV/99KuEW89rZqA6gRFwy5zp7lCggY1Tg0zj8WQeg/1h+dN6aIitt4p
E+nyRY+1mpsT6h6/0wHNsHbhk6guIo8TDeTspTCclPAQ2rXtWNPhGRzh6H+Iq/XFNOcTNO5LpPFN
U3cpbt468cyziOIXNWyJcZshKU0UdzeetzNxQ0ebNGJoUvZxUPEYJzQVUV7Cl3/J4UDbRbx7CBwr
HeSwzoYYr1ct1AMpAgVoMg/OuEKmOr+UH/2reJx7qYs/hmf9ul+xEAi5+Ooihdl2VGNXVVn1V4Is
t63XBKnZRJ7hGPj8HPk91M/7jqATi6ugiS3L6EWV08Zbvc18eXnlPVvU57Yqo4ccBWHfF1T4/wlP
va8JtmDBpFyTFaHC1SV/pgcL++dbSWGvrIw8UnjPSeJ+jkRif22MFWeLIUIiOwd5fGWYlKxKQnbI
wmVq0I+BrULY99u304qReGbWQkBalqG4PBl2YDXMpfwUVx60GmdLSnvD/uM2bKDf+tu5jn/1Hx9n
ToGfkRIKT5xF0mOvF//4IdGmim4KGlGS4e7ksnhRwHxxiJyyQmXQo3hkNICQ4Ebk0e1z/dgcO8SU
eDwYA4ZdDHWyei170tCvJipx/8Dy9raDYezyvNBVlsRaQvpJgj0/pV30sf6xim0V0WaEdOzTZTv4
T/BKRpfwPnHq9aLzdypndVtPRqAVyUYLmnQdTqrgKsNWmVzfOaw1D3T6lS9r76WkQVT0uO8GSWAE
IMaakm1LIGzNRAwkLHxQBfXXeDXfwdysVvs430Ol7Ze1gzgAvivPR7cw5pQQ56O5jbW30huucEiM
bnagRh8rv6B5tVokfXcXERNWwMNFfXQQR3Mn7Jx/sDdtb1Bzh1GvjtpL+7ScntwU5FtfI2HOVoNy
cABDwb76z1Wmo+T6mb9W41yz6qT+Uf0NaaXeIRmeDyo8do2K9D+LYWrWfh+nm78B7YOrSyDna6qv
OTw5zp7YfxucvZ8I5S9S/c15L11V9p9pXC6oaZzYjmVETiOIgIqAfvw6tKLiHNmpssRUvwB1ktjJ
gqEVjPQKXfKMsON0V4kgYirYtrImHoDP+L+RmyGy5Aabe4+iDl6H3UGisWeqdBtrH9ZpTJrh09iP
qBmvfTGXTLkJ3/dFIOMrgwZBviOxCZmkR8iDqgwI8dVG1ii1bkU8/LjqMk1q93ngV5mYdLJ4vBW/
H5CQMNwhlurWmuaT11g0d6VnGkGyyexEaZQeuarnNgiY5U/3ZXcsdK8Z7ow1ukQhJSy1PaZKgpQ/
/VthCeMyqa688Rqm/lPosH90kIvGgVy7hbnjT96uykJGX/Ch+o5FZqS65KP13+NJf1/8LCSEdnM6
0R/oax60Tv2H/WQqnupzcGt4y2DrFmlzglPuV8r3VXMApjVnuu2aCZziu5Yo4ulHVTii28kEtVu6
xaMy+ZSSS9OuGVL7aa8BtK2SNO9wHo6YGK9VtyjjvJobtf4LF7+kQ7h51jBC9p8o1yNCcDvTRQmL
VGeQPdTeq9DtQhKBr9w1aFhDpnKGjZGleHXJC7+A1npbE1b4zGNDLuiUUP0Mn/XmJlSwEk7FbZmC
V346w41/Yzlxr95gWxvliPGBQPOtGLQwIkE8uJXHPfVBC+NoWYSKXS8T10Wa/7XgLVXjIE/Owang
QgwrwRLlMRA+sRaE0GpsRdjdgc0/Ox29bQlAPpgHYoUubqB86aX8lT+gAR2WWfiLDTc7CCK89EG+
bpRNQQ572/CtRDziboW5IKOgGLnGsO+d1CbonGxc3CaRWeJnxW8jga8utQDjkSneXn5Nx8xGwhIX
uaU5evFcZPDMlQgqMVPovMxCAmj51E3IWIAEWpWBgpwaiNrY1M0NwHqkpb7gYlJZFIrgetN7w2/a
caAejVRSSMQpmDCnaJ7Yc4lrzbGffEJ3zI6J+VkmeWEML+CF59PPyqHNRJv8eUAvvJVlQ9YR+upK
WGHkOoWV5ra0QOoKUN4JHLX1LBGYEf6YEIH2AH6FoRVhVdSX0WQ9sfS1xMJly7zwoxvzqbwwOp6S
DD0HS/LexKe0+Hp92bGDa2rP3CqOwhgtycCC/wpSzhYZm+7gM3rhp4aHl9LxSyAc9D5LnF7xmSFO
+LfdrkjZvweNUKEK48yNaQN04cqv4phRATpffcp5LDsbI4prZi0j1IkHEETxXCCSJEzkIWPbAw/z
ZsKQhAG4y8sLNPRDlUxPUlEYotHppH1XWsynfKb7xpZR0wgda4Es3TPGITf75l6gx/BFfLxt4LOE
DNNjF+N3L4UJWPvPic4DiGizPGvbvn7fVdj3l3GedbKiXIlP/a+i4uHox3UYzt5AX+dm9c1tkPA+
P8BOEpddJRQqRN1aKKjNDFgeJtiQG53Vo3D20LfU80w3Py5NqzEW6rTDEXjmtsT+BCJsb7rEhitL
HDIOdzUz4TeHcjJxe48S90xqmAO0EQ1paPUDZsJa2LB7KPvQ/HAdWPm+jy20f13Wt7IlL0zGppmm
caUXzf+f02mY8YBY6cvsxbsmSPHYeGo46Rb85P9+CMRbnVCFT/hsgKuYkKqiM1rXTpvA9wtIyGrl
3+erKPyEXR+F8ZB36LxwbM6K000BQnhNAFcj8ylwkLMQf4qsUEXCiX6/9ZEoPAXkC0+9ac3lq+Az
8Y/pmdqUZyqAAap1kahAqQcK0B95B78VBu2lKEsRDSjdybTDYvJpIyFoYFZKvOT/TRSabMExoRFO
JHYAVNuGGjZZvDwHhyoQFfozjSc0dmh3W0uzBGEkE12aa4OfULl5iFTqjEmwdbfyYbX1UnsSP3ua
kUfwBt0k1qmHVlcTZBwdLBj4u+XR+PrziPH/Z3vsKTCsHql8R+L8GjNzLBlzFSYNUUmfnH9LcPOm
TlDFaZ3dSdBOtdd5zGjQ3Bk/XfUWES3x3Ai0O5o5b6Bd0IxAlY7NK1OBuo5B0mLGuErYIXjXjc71
emQ8yolox5cy7zZI+loaPnOz/tJdzGCbGYc0XFlLR6JTd/MJvGj7I4ToGlsMb2fW/wBFyyEXZGL+
YZ5HQSdv6ez189NbK835V+pgkxlVjWRcpWrPzb3nvFtxrC3ns3t4pCuIM8oKCPZ2D1odVoI8BikU
Fg/nf9XSoYL/WjmTIof5YQR/K7VbAOqnhCkxiy0/OayaDFaHOojsCgbiPXgvfJ1iXsFNoPXZrGQD
kpPp56Ss5DUkDgYAqFQWqsslKXRB+OSw0lE1epzPYqW1vTwibKbNVrsvdOFqHCG1UNj2RKBgSG6s
YxBrOB4edgctOdCSDM4UYgzkSVi6wRBo6RQxGgfIHsTPUJ4sZJ3FNVBa2P/wvxkasDeEhn/469mh
7ooGNqnVrD2E/mfrrIz07rxoUrZtbHr0TrK9XQ6drQAf7XHUfQrmpr6HHcPuLaq3n1FAjGuZ07h/
fKAwOxDGV1+sbFU0o4ZGtRp7rSUpv1zcBTWFGmzz209CoITVhjMOksPZXdUmwGNdIfSN2VpNXtkc
JEaD5r3/B+CQX3QNY/3xHolds3uTEHDIhBLwEdCAWIdb5S5qCgYuqX31mMDtRJ2bMbqpgVf4+Scv
s66nkIJJL33gEIJ68YF8kOQSQyoMKY3zPHxRnPlv9ppixWUQ+4E6aFSsF4vmyhV5pdD5Wx6D1gbz
vA3Vd6GAR905OFK+fZM+yF5JiVqFMfsv5POm8Fvx//bw0m39m/y6elT9AuQDgYn5pBqF3wO9O7WY
46Q0QO0HZxQ4qAnqdoZu6kYyfRVFVBJzMVSXb+v8PVz3FiK1dDuHqXXjDmrzyL8ruVUiPncMCm4m
z/4UIV4jc7iRsj8Y5U1nu8935pokayBB6TAQM4btsNCaC77bA/P2ZvvJZDVDo6juwHCQswZefmlu
JodmV/9X7FHm6pybG49NstyPzPi9fQftx69t0SbGwKed2EIqGGsZi3peecA1jS5SRYaKGovewv7r
oi6PV84rTFtDaJoXSBermd617lZ7mdmhKV22e7Q5l5kd9HT/Qx4OHY4UOxhd4SE8jVl/g7cn5ABN
nXLEmxBuF2iCoJ0rBDjOyJxpKxkpDv//eJ7piGHx8GSAwY1CZowPB+TgOVKuK0IyojuN9jCP3Rk6
lSEIkSBmSOzyp1D8Waz5soibGOWgvvEdBcYg3HXNzZC2nTcCMVSPAjqamNUT1t/4uFcVj6qCdrHi
zxqG8QOFMAhXZaS8BIDMXCNd9EU3ia41tqFvhV3d3M6pXrnyIDaMZe4MG++COLQeLvr1VaL7MgAr
/1zBrFMtNmCe0vMntT3/ce1XONNhJ/L/dhoTiowrJcvCVEW3RbmHxVvgXycBHHafJC87nzGslq18
2/P4nWbqUUZESPW6tBNt4PrQYsZYxMMGhtwaiOAZD2nuZtHXwDut7oIpPFFXns6/odwAwdZbknEo
zH3eDN5jHUgeDgdnDYMPxVOm1H4K5q00JXHchmdB+AkWsm/rgf0g+kBymIIW/b/JYnu4lhzx/OhI
J4Z6R8AcJ7YpVViTFQjqFGAXYXAzeBdXC7jZo9jchGyEzEmY2JlCd1QelpZFkeoUVeUWlS+dhOZ4
kH/vpiDgFvVR3Ov4g51qGlLWvtn0tvMbHt1tG1viCNKs7zOo8P6nIU0cB0JI83gfhtTtS61pTN+I
1ZA6ExfirZt88dTSG8a4m7HJTeQbQ66TL2jvRhREAh6eKF+6TdLgBevQDdgbB3M9QB8mWDhnsnBU
8P/hwugWePc6+1zfkjq85ACNql0mRmEI4pvMw89SxbAO+YmK+6BAmkJfW38IHT2Yu/1WoSMiSjXT
wkzm6tHEBSnu/33/2Ch5DwM4lx8N2C4Tpchp9EqaeG837y9+gn2SmZNc8lA1kfGfXwgQw4AAryvl
SeuztkNCxUQxY9Fns4edoIdFn8EJZ192URj4D/p5cewwiLc+v9W9d4YWgklBCkmXHQflCDkpPEAa
NyfiuRMJDbKTihsh1qLdR4fduBeuhzConsLvDrPRgkO+Fw1Nsbxsu0u9soxchYbXjU63VpbbYvYz
BkpuHzmeQdlA71tIkxCzEuTsTXaXvVhXEYKi6aUiSrhxCz6qxyJgg0bWB85wlXC8XEMzq2aRDEF0
prGbtloNsxMDas97eQY5NSIyvXIim7yMDCKfOZKlRE/rIn4H/jnr2M3p3wagwWmO3sIRpEm/mRm0
/zvp3MdWkTFqCqJUQ2Gv/SUd7GXxUmIINYUG500O76sOzXx+wm3ZdTZvaPr5t/ysxCFsX+XEfXsv
EODFgtRawV7oqy9wiJpba4dTpKoLzxwiX3r7OC+eJezYq3VyWSPO72kJIqB2zuhHwJz14oCOlDoC
o5VWLWHEo+Ix7l04knX7qt8SOQi0PIqDGpRem8asKNuxmHLZcJzQjPWuZFSxK4ZcZ4TSJhcBvTLn
+zLf4IS+JlT8F/h7yFZfPsukTQpwjE47hKG65hHET7aoOP1BUvqRjMxXqOIJrbl1sWiPzSZHq2yL
yY3s+VIwtoj8Fb5ALtg9e4BsrGqjZI1C5LGArk86mGsAZeULu6/tCreaJ5H6Da5a43fhDl6V3lv2
2MzbJnud0cJNdG5/lu3vSAf+AraHzGLjNBTgScgSns/ADGZ1eSR9yd4SYkXGI3iDalePh6a8fWUB
XWrR7c+FzQqSLS1Rf09P70S6Ko77JANN38lIirFJCQ3wUIR/B0VWoF+VCn6dvFtFvW9HklRWldYa
oX+V5OBiGzcHeI09pVBtIE/HvpbUtschkwKxGO9PDL4t8rsQvmXprKuREAipICRGBB+DeZ7SQsfO
ppSEOsIXfBe0SD7HDDXGy+V6ENzEDJ2CkrftJe6cidKlN0XLJP1x+mmWD7Lz7Gj4cRk8h1FEpx32
nQhz/Z9NmbGRuI4vsW+Ko57fDyxUF2RDMUXp7Aj9fO35Zw5zwbGX4u3JOMDi01uUEDp1dG6Bvniu
WUMZrnp91c6t51kwL98/1LMbhiUzsBXzhM5ixQ7zJGkY4Z0QtPRNFSWl1PGK21e9Oj7BW/uUsYtx
XoKG/Kker0x2fa5hBGMpW1Fcj+2rtp5VJ4g2veNYBEdMSgnx/OnfrDkcwlG9GOnspcW2Jh2xZ0Ll
VUWIJsXW/qBK8vTmbtxiBuzi+ozErDnIdodBdIAVAgzMj6qhXHIe14pJ2Xw1wf70ajKaCW0Qegzl
Crt0kwBfFcFj5NECj9x0yk2+ys1nezOC/O/ZbarTOwM84Bo/k9wz4O+0qH7OtgqyNcrPf5cQECBf
pzGAvzWGcfNdacogKO88HW1ttnUP7hoFvOa2A76hh3u2B3v9MJJSka8VG1bT/jqitVHALuIey4mr
ylTJ+CtN7vOy7kddAGeseWyU76+nxRYGcX4GiBshJc1lMUQ7BW2IG60/Jv4vFhJOOanOSgv/YQwp
TdkOXBG39OS7hQT49Aoqk1vHJ3zb7JCg/2e0hcpw3OU3WSpYwRvykWJh/RJkcJl9tK09/uhsX6sB
LgGqk6Rzr6/YUDPomZzpV0TjocxdnVb1YkaUQ7FEUiwTMgE8uwrueDQ0ydwvAs5JtRr0jJwdvs1w
io5ZpQZ9svgV/zo0yCLcrnGVlA9j9r+V0tpTmmufPM3zftVyzEConIuMkq2s6UF+69oFoFElmBRs
8SfhzGy6UAad/YZrC2DWWEMOaEEI1ExHt9WbDmB6W6Wa70ezk8jsCulKj2UTWACwEyZnoSfIS4ol
2AHGgyyCSkRL1uIqLFoqor251cz5XtxgNodcNjSKn3hMABSS1AvjbrKt9+sEDoTp7ZmKhP/SppVP
fG3T1jJeAEtEH4al7UB0yuxo76h7Of4xBbp7axli9+Kph4+EeIwK+YZnsSa0Ez9ZkEmBZnmwHcCn
F0L+1MHWBtymDKA3Sfi3GHxK6/JwUqahW5ruka2M61SertuwjHGgwknWk0AxYW+AzLWypbMAV4gW
pe21FYLzeN6crQ68Su6qzfYdCgHnyKw/ccIMDG2mUbuWtfNIc4NqWlpjBA+rHMHCXSNtggrrXxPv
Advmpd2AZqwxb7pKk4D/m6aRSQZ5+ztqlShG8r4dQFCZZa7AwlJEjh8bf9LgVfvU0ucMaViIDUX/
LkK5qGaXGTnfn6/F968V4UoSTYTUiTeH/Q9TOD/ABILB+BRMfRDZzT88ZEESOcnKogpgfvd404uP
TeyEE33LMPiEWQOmJ+zDEppOBZ/nHBNs75e2jDB1iOA/4auZhi7h6phS4VXZsrxjxK0ZlGAaGh1m
b7Je3V0AX5a/722A3qV3gPNOPfuvya4Lpdx9DsWvYsRSJuT2kcqwYUpP1ySwgBEh58ZM5O6ysWIP
b+L0AUudTOnyLxqKvH/jXFQTNX44bXG4xMCwJaETfoP/Z/MJlElrG5GFi6AVGRxDR4P8zhXF2QO2
Q1iR4q+hVKme7bNYVANHpdtVXQUUEokhOXG/Ka/KXumNvbrgALsUdX80IKKSBCp+UuBFBBqfYIIM
oCEzyoX/fBJKlGI743o20vZN1mc+jNYJegIWRV4oSxZuNCeyoK+iQwaYOW1GrjIoKZqe1PFmnCEB
psyCq2U8imnk5VYPNa8CGtokLVB6wd7GyghPRnu9zEKsshkQ9148OkmaJI7HYnwxY3fFOpb6nXDK
GhdU8GR2b9/YQ3BXcugCIkC0mLR5v/9RvZqit+UDYRrlUZYQ0ZkJtsLyITGO5n8l7KT9RK4BOe4N
d+A52NOHC+3tWQe1yGlouLu4022lq1h1atkG5VqVF7k/O0VUYyU/cSbqkIdVf5S1CHua6h1trxMY
/ufGloPgds53YdYU9UFzalRf50p0zAcxX4Y3GcyCgjsFAkD9cfvstMj/A3XlkeCRFrjmPKvMN0PU
dGFo/MMbOSyzWqg3gL6harUuwhIklceHqdyEPmNiEKL6openZJzsd1iiiyV3jv/ybd1xtcXgn2WF
aUZIvcwW6fwsy0OXDVxylPj6Q/FqY4YqgMHeu2mAM/ivagdi5/vdZ7DUg4HUstyJry3/rRU237J2
z5oy7SIPC2gb7O/uhP3KmdHsfDZIq7gqE4YHk1cWTkKf0pCgPrmZyR9XRJ11z/zT12nYgUve6nBV
MASldtbda1PjhO/4Os9HTF1nS09p5R1Ec699asESePT+YJGfvcjRizufWozJv1e8EFK9EtPtFRKv
3/+AyFmSHtg4pP/Z5QY66Z9aAM2Luh/SrO+I2leWLfIojtqBUZ69UK67J7DkYIIn6w2A9r3mN4Kb
MEnFEIqil1dCLLAwXSdKXyWZaLwGp4d/2P7q4HIptxSFlPSq6vtGnCK4IRMjro7OGpySLh+ALq6v
hLQ7YRaCgBdPbmxWm+g0715thfkzWu1Luj0hE5JrtJ05dwIN/GwwytlsDIR91/Q6sLuAB4FIYAgw
RyFVmseuqnWhKJn6Y67kdwK3BMZK1M7PwDZLBRfvS/0byi9vNgCCFkWzCygSXgkLwX05LdVBBIUe
B9z8kk9avbg5MQ/+b1YZ/Yzu0IBLwYKpIWdfVdLjS4Mli/IgzE54VHVlXZlnzVjTXD4CkgpbniZh
/bJUTXw4JBCadGYud7lbh02GgtF1oxVSV2oEHrIduHy3JMf90YM2wz40SOEccbyO6+Lh0OqKL4mY
tomDxifl3HBoi32euclX7+pQHGvKhlB/GUjAS1qqrqaqDY8Xz8qsDroHVX6/YWXVT/6njt+vW8KV
uN3TkVtnwfb8q3ZAtLBl034ZRbCpQm4VoGv3Uj9e3sMd93GKFiMyDpvQBJ8v8A/8Ev1B35OpxAmV
K7nqeK1tHBJHyOwTq1lsSmqlIRtzVGr8wJotmEXyeQkabRwKMucCTYSA+Ptk+Yr5oHO2OfwSsIbq
kOA2zD7sIVhuxOTrYGIwLRnY8zq34hU40eGj+ypRF56TQaPWo3SX5AW0KUVfsUjq45Hb1iZgUvk/
jHuVf3d5MDKam7wL+Uu+ANyE6Kdovry7T/W6Sigf9nM9igTv+cfbssX+r6hgN2MY7Du8zYiRexrY
KtY39bcn9xeqj5Oh6niu/tKPNH6G4EaRyP53SMzmGET+DScTXWQLyrNfrnt9in15H0ZuSK1nu/WI
zb3H7ewL12QEJl/rwRLc5fPbwV20FzCzPX9yy6xIt+jN/73UJalMs+P4jcL03XiO8dn16bFEiBiN
I1xBGFYA2CU8enafXOgFtOuOK6K+U9joEcI0Z1VbHNYV/z1pu+Tgza0GoylNIBbs6MSb71n1+BG6
Kxu9dJxm4+XuTPwWO3wV7ktE6mrYF+qNyQlzLx7vb+1RXz7eEakkcWz41sSTYL9en5WxOOW7TGhg
v5XyEnzZtlJV+8B5mgeqYJeS5a79qhBjpV/gmiNdwKW+nFPbxTCaVOFyE2YttezABajbaTS2p4vt
EboO65vkkrIURfnjgGS8xj5byYUEhwhOMvx1zgX2sjMjKUOKXR1Q9s7zYUrwAzDIYFjNUcM1uPwJ
dXAa26+zi82hWB8BHkhx/b3XiTWoR1YVS4jYVcKqy2Z0B2QGD1Wq84NDw95ngSjSsLffJ0K6PJsN
T+Jy32IuLg2eymZSNx2AR1dk0bRY8Oc8HD27RDQ3wWCCjmNoAh3DNF98VS25wjuOVCvcG3FgFGvc
VsNkT1uWOWiZwye6qW06shaNOTN6dPPogwb/pJcLwrUXGhqDCUOwGcqBuHtk5FGWsuLzpWArDCB3
9bfhcwiyRgW72uGA6OWoJpsM6/UfgBSVxQHsZsC24uHeeh+6eYi+G9+V0Jau914pDwFpYrB7i+Dl
/abO/Hm3esUgKrWT7wcQwJy6BmiCNMF9PiymhZ5GK6YtWxOjAZ2Z+Poz3Jatdaz11GZ1cU/3ambZ
2yE+Ckv7TP56dv3ve6SP1z41OMIbTGzfI69Axe9kDwzdvPD05EX0zIK8Vc2LPc8f3Eo7lbi6sHU0
vdUrznF9weQ2PSVD50I4sG+q7N7Cb0pPhXRsCVmqJgjNXiGjle6LhxsXMh+nS9nzAIsaidGqwQE4
u15Uv34VJ50LJLLX2QUC5XCDToKmt2pFhHiNNr6sPOLubwj9XZvZSjSrDCJsGwOR+ATZo4ZbfKQr
KcWj49LYHZoDrJU4MQ55BV0uz1YVi0iE2R5EI43S4aSbcVuXouen5O1FCkWTHRShQ4ghf6YGNxMi
Lwd1zDBO2iG/MssJGbA+OPin0fxycqj+c0f1NVyB24Os45+S6RzNjue4F1GLGQwd2Fshv7pC4ixX
jRsZEcf+h3VdMw/5GRgmBVBE2KTwsc7okreWXca89ICP2jQMsPcrVoK/upgEMcZBZGX1SzkZmynR
44jkrYJKI78pSNHDbwTBFtSobPctSoptgmLAdO5Mr3w+mRkFO5P/ziskkO90KiOc2UnfCRPlXL0L
PfM9U9cUWMykYbqNlsTRx81sdf1pCutQwLErmjiBaQuC3HMeNc7MPtxKWJPNfT8mwz54vSEoJ+7I
2tZWfTyVWT8rHBTzATyd5vLeAShAFOUz36K8HIRz2mZUCd/wRF9hHew4U2DqpUEA4Bcl9owBa/9M
zGRQCn4+wJ9RQQRqEXPaxT9V+1dNoDsEibZPtMpIspEuLsqThs8unILH4LEnqytWNcYpgGf450WW
px3d5NA0M16/aYO9w1qni5dVw6mjc2eGX1ui+GtlHizyXHxxkoYGPwxA0g0nJGTnlss0JKBPI5Vj
fWEhUcQipMJe+PPSknfdYf93vyR2e7aOI4ZjXW5RAh5sZHbkkRiIzXB09TXIbeeJiUhuMPWzj8s2
u/Xkd28uuVk33oE2juuARgSpSdLU8m/TpdXeVwlRMzlM6YLefx3hLo6QEB+9ymoJkd7jqvaoVI7g
ugfHGthW+F+qn6oNH+onAx0+wJQhbDDq5KZ3CEOOP+pYrLsrMKC9cMknh2uBwrf3iKY9i0ndlgsD
V8qZ61FYS+Jjza7pi3sz7joJI5k08NN67v96rfcNV6mwsWRBdhhUibWmjXBXdQGhTU0HCDZz3uQo
mAHQWfuM6tuwUzQi/3IAni2mZIBdrPwi1HpQ51L6LK0StmC6hXdl+rfUh6k3q/IBzaHLKVIUe2pf
1/+3DlqIH9ryZ0IWT1wZQ1Hqmx0KMQPnrAxGWIfHcBvnQ5JaLiDIecMSbdBcjVyDuy6pois7zdb9
5DIrLHL+B5IsZ22UztcrccAeD8bO2rRQimg2mX1cKg3F4LUxygopBIEwAlryrt5jhkz+P6FpJe78
8cM1QLkF5wbEmfphIpge1j9gpDBiUMbGMumOXrY1MG3jrsnEMFPbI3vZj2z56aqPlQK+hKAyqLgQ
35reB3eR+FjLqcr7tJKbr6g47jAg9czk7D/daDQDtTDH+V/11lwsr6SoYTFuHeK/EDjIMy0F43Ts
cfQkAWLYnXRvX3y15G+pc4vyyAoDNNHlrKV6vnlvHov1Lz/vp7xvwp7mQ9B2PMw4/cULbdObNDgC
5KFouNV20SCvG30rbTF/SETESVGi6elCGJO+4oMNm3X40OIVKV9AVsFTGfrfretcNeTBoKh4N6xA
rzW+cAj/dVDFvbsIsmlGOpFrgKXrhJ5jkZbdsL+ZsU+nTcK4PU0iom70C1MiZC152L86gn6RNNxQ
r+ERZGGoOwWFhnxzC3Iy/bAOcjkjWsc57CJhyUebxeAwOuC661qASiWh6KOZZsWuVWAxy0QBSBVq
sccsCJdvre5bHsiRWn8swtQM3MhZxHaA9a0FDGxN8JXzh2vaS+dnW2GCqPzCi2t2sF5AspX3kRf2
D+oQBrS64ZF99b1LJJEGTj25NhxSLzWE+HfqJMVmiy+y2PRRaLXfo4U9hL40CE1WRFVSoyIKmtM6
wbDmxvUnYUPyNEKAsO33WVesVjT5QygRDgKpEA5kG+CI0CgnR/OmOXP+YyEQlfQ/lgMFtPvsRIGi
WGXTNzUpYAwBiEpPchQSDV9Hj+4e63k525pn3PT/AksSsNIBuIoU5Ntr+RGvChgplui4Gin2rGF/
RZuRjfF6+YXVGSljC2zBtHakITQOMyNytBhb9kBY8jWvEO7uVaV6zXshDUTlrRMW+H/NQxpY0zNq
IrpCFG8rF4/6UMMmgAfcXORAsRxUvcNhL8B2YCISJRUBGetmrPt4gOTH5Nl0SMk9L5hZcoeW1oNJ
ptjDIgut+qhjqbATWRFRQokzSbeoT2D/BXkkRWqDLy4t4DA4Qjk/TJibm+odlkaOtrCo0Jme6HKQ
RiPk0n0FmziPt1MJAFnbZy4cDidNm7+kOx/NQpPsumw4oEgJmEM6n2hXXXU0vaRUkm5RJlYYNx4S
ScorAPY86pgPzDPVMOiE5cwGPuD1Xqri93dKGaH6Yl+1CFQXKOeqZb9KOEkKmjMBSUoKwtF4mnJe
/whDgKMQnP2Cgr3C5pp0OWXCLSuP65cTTJxkK2G6+SVHuPl/jIaUKLsktFAfKIH67Rvr+mV5AbbF
s9F5m/HnFu1cJf01RkLdi2tc2TckvGOCOuHWSs380Vhwnc/4ou1bwP13GHTUXSUvW56/c6MRz2WC
4sJV1QCZ6lLtvyjwlmczO9tmaY4khFKBTjmuarhHDu8KFdKZ3I0sWcv5lIVJtmYjbhZren40zSxJ
J8DYU3EMNHf68lDmDHHxF2WFwSIcK7iAl4RqaCULyI8FjLlCSO/GBEGDM0ls1JN8tz9axda3SqXE
BmRKuz3ilnIHSlNrPs4s+uGRdV3GJla9tE1BBkKQB1MFtlYvzutMHqRTFxRuSnYTCsDUESXu38Ya
jfbAzIfsNiiTIz+sNp2+b7RiME76yKmu3F/54qYP76jl08KDEdUmn70Nvm9rKq1XEcZiUg+gifeQ
WNIBN0hxX1zt5qBJihyxbZimy8hj8lKlwjbziZcxyMNrQhm70YvMQ6Xbysq/J8We26i4Kiu1OBlQ
f7AH6IL0ciVaqmtbDPn/3j3GGlU48IsjtSATtE0rmUTM2jZs+QIsCxp3nEE4aRavpwyHGEusShqt
2jNJj/qWXMAZvwuVYkgxtqr4I2zU6WB2iuQudhvEQvw6Hf5BRyJXs9KLTx/R9wgyDnimRbHRVs+c
cGwxPNW2+L1izIUf2O9RJvuOCoOiEpPEPj6RZ3XdEVX0ebK1w0XZo16aBpUHUkDSTPoNz0DzbFA+
JGO9oRrTaskGwwc7hniPYb4qtZ9AbgUEDR+aRTmB+CXf2YgFf4LqU7ESw9cRa0qkbztZhS+WKYv0
EPoSl4tSZt2QlcdIpjIhosOnsyotrEHbZW5xHehROJarJXXha7Om5ypRVEqk2DL3Al4j+yucL8Oo
p9kRTT6Z30Ae85g5aC6aaPlwvSbRvtZYHjr1cXYb0itmYd7/R/zj77TPEzJspHIMKgOGjCFQJVVe
axItcVg8B6qcDQlTLk1QKawr+ZFh58JCZ94KFbL89LWFe+3dxyhUl9Y65pWMeVa0PVZZkV0SmYom
jzVFxjxM+WAMTYzKXtNGAwbr/5nWp/Cr3leFIAVD79lFfrtEBhCuFt5k/drGyykTSlaOz//gSpXB
6yz3CKVuziRLn2rE7r3MwiqaNnU+jcYyJtuRmXLY7P8XZcm4iW/GY8iSMq2oteqBbQOvcyT6QAFM
ruizw8HUMmgeDCf0XS6b/9op2Odn6hHYvr2iOHSX9dppY2QuBCflD2lciADuSVcEz70DiY1/9tQx
nHqmKo/IzhaTLqwaVkZb/fbGaNBpGOAwWb5z4h8f8peJO7us4p4t47/HPV4m2cbP5dQV1Ptw2fHd
0aVZ1v0tU84lcyXXjM2LTJjiFu8j9OxzSscw3Det2OSIH0Uxu5MKPI19B8AguIO50FK35Zkg51wg
h7rrDYrBBJL9Z45+R8TZubIGUHiPAEZSIsteLOlCTA9spf7jC8m4WRwjIrp4KAE283VHpbHh4ZQG
sSz4QqpzdUkhkm9o9LYz9+DComCmD9HPdua1ei7mavfYZ6WunQbmHmfbaPWUPKhYvjW/DW5gMPo+
V8E+tZJzK11J42FrgQQ8/Jiqal/WOLCSfTl+zOb0QgcP+4H+LL290nUQogndL/V3gqDxrRH9JUSi
8WJPzeBVLoKQ4CIepNwlFz5CXF3rGbTdnqTDyZTSVNBdgymc8CllJjNZYs2ZHkx5Lr1uoQXSY6dU
eqqq+wUjf0hZ5zLEHU6hWNs2pkERPKcVr1pvHUbzaLj1qUuQhlyAEbXAE2WqobNyIe2Cm5yqICiz
EsWUsZCvzRrc5fjXoifLRIZ10Brd6S4hQXXhKZFc1cprf7I3cDpA/iwdnkQsBjJkF6NFD+zgpCb3
6rWiGIJTg/3XD7qgr9m6cMhjDR6ES45HItbgvI/yrvZ4Fpzo/xgnXRkifwvoVAC54SwCCdU38NFN
+c8f3nYd95aUZ00ESIxCKhIxorMQCPg+QI5NyTPb+1XK8R6SL7SEMM6/VHjrfEfqbjaivaBGEgq4
my0e1kOfpQP1o4CmL3LGjWe3Q7tVDTg+Ezhds2tT9RCX7mFcMgf/llB3pDfZlLWQvMnmBz8s9eq2
Oc3AuKDZalY5cIV/vfA2Xvszrb4jxpnoNSWe58iw9ob0M8KaGPrLOxyhqnyn1hBZGHgtfdLnjDhh
cMu9403XiMPh1fnCOcdOYB589Y7GWa75I4mjuH/1TAc7tK6pIIh6NAziCalkjqN5O8rmkDq5ph9F
UmOH5ZMhSQUjySmHjHn77DgTu1IriyE9whJ7m8TUY1EEW80V6Av8NWQjxwLdGMWJxdFlaLbpgrb6
VheOVR/PbvNWy+uxa75Ygun/kMuZtN6iH8OSVbCgir62YIJap1B7PSAACMFrMPwlN6pFBX5OdB4l
d5EfvWdN/flNUzLTOddNFqm7ZWEGdULwwThgmpI6PhZFQ8KHpfeubnw/d3Ax8X8rQuG542JktRe8
DXK68E4OeBG7JaAxX5OGA8F6gO8Se3a8fF2a7FyMdiCb+n9NcfxleOhOf5WPGG1ljotIi/XfAhYs
I5U9zxodcQjlJecKIf8dOt8if5CW2+uVwvki6Hopu2R6so1dYF9a3K79qlkY0KnhH0zB5hw25PPh
zvbpAmzc5vqh2uPxoD0lr6yscOgjY9V5gw+kmX7fcYbImUyhxxE5ul5ti1qBWlf/T4BzlmNqVB8M
f9uVSJlaHCoFGSpS7q7yxlLGKEPFy7M/P8aWTebjt8p2B3gTyqcT7eAJZShxTO8Q2spTJiKDTGgm
Sn7TrZHkpxfKjq/4Arx7Z8DFqnLbXjW4Q9c/dNhSqBacBRz45lfrAnHZuFFYBF0KA9FLbDUup083
/z83hH3qIXX25MuKew3iVPxqpVkaJLzHpKnZporryqFrB2Z9VDtYsON87yeHKMaTDIkzcWTrFvRI
N1Yw8PaQACnPjPj1IUFnVIj/4MP0QeSsIPQXhYp4if5K4x8IA1azsQJQHLUzLlYCX+goD+v+6JuN
9uPqY3AfpiYH18BGa92ZwhOXEBqFz3O2g/XW1NPEeX1K1GZSfxZO2rhPNMgLzS0hxsIiCfiMnI6C
NgOoviN7/nUo40uaqket1BdjGh+aFeYS/5yshJxQu66wl8scT/XQ/j1ZqJdwfvn63TEMJ6h8S13y
K9lzddHK8KvIWobMU/2Dvtb6h7l6jEjZiKFx5eOWwSG3yAUCdDiGhFACOJF20QPr2dQ3ufxzC0cw
Hr/ZHc526qpFawj0Ps4ZS/Dt9MJ/+gb75dkv+jaj50xGOfDkEb3uV8FJx/nHS4HNHsxQBxRaHntP
yTz+VVASGsNLhXWY067/0yX352DvzuHIXlBdvUl1d/27W8kvoox4GXFNz5qIm0XD2YPvhYcvfYWA
+OcdCeUY0Z/z7iO+RETTDiJ1ibcb10cahEfxOvUHIG0QHgsFdtIrnPuNj8JunCdYDbrx5jVzh68y
pdb/M3I1o2PZGlfLbrK3eK/nA4gDvtKVx34NN5jufrqrFOcUtR2xyXJFMdc3c3l9DMgjqaV0fitA
WjulTyPfhx1P4zkCvyDzRlVcrSCR3CxgJp7k6g09vGKqoZyyDgdTgIVvHOVNx5Q4IJAATwmKQIaC
E5SS7S1zruZo2JwKelvZ+pIZ1ggdIYhrDilBDXaaQRDikzDtdJIEwZlLVTQAsZdmT29NbmcuwDX1
MrTFSmI3m8gnNplFoHuZqQlSALgZP/ikQV6x3AX38QwY47kRqE55nW1knxIj/aqEniDtznEzUxSB
YNzbTrywDfOqLZBm/HkOlLfh91961R4iaje08NhiyzNDBF1uLxHSWCvprZBZffliuwEe9z+Z4F/L
6OXNMGHPoRN/0FYUdZdNtLb4zybAOv+hExw8oBsCKAMKqLYnyBH5imNdWgjiAIH5f+4U4RJhXnAJ
H0u2vqhlCF12CeUP9w8zDtCKwbYlzdESxuw78Tun0mFgvgzoDkW0NihptcKXZWXR5tSSgpZ6okzO
RSCWhlAF4mNKTtMrhAeMGgm0RdYWt+FrBiJxx1MpS/39Q1mss9asiiMvZvEn0GXaXpwXcYA94YRr
bBvy0P4tHEOpRs8AnvDumtKcNRunV6cgNWFD4LXlkphPj+Jkf/Y/LwlWpBE5Nc3Ne0lmo1ycbQbc
880xQiZm3ijKRPZoZh6nXkelBLpI+rqF/jfnGKrSlU3N/GlekUYPRXZWaDwewOS/vEFXwLoqbsdl
7ZIE7nJtIqQVuC99ywACscC4ev+IbTIaCKqKAeZFeQmsLGGkXIFeU1aEMw8vWhj9hSHRehHNEAQq
Jydb7ZW+oUPnhdCybELwsgiv2W7FxRh2XN0SKT5+UR+o92sQxEeFHfjOnbfqjs6XxitSL7w+tqmo
k4fktFiDGY/Rv26ZE/VBDFhwIS5vsDgpgu/VkDfyjhK6yDLR4ffu9yXsYPoEuKpi5Xaq9Zz8dOKX
/e9Qx+LyfclBoRZgVqzXYYSml5wGb8+RW9L4HcT9H80L6fWC4zyqOakAab6tDP0S7DI//HOM0YEB
UQpTSojnn0dPzR79AFefRuPY7ZNVyfEYrVmZz2QQlc5FypoDWAEyMzP2uJ2NIXlkzgNYiTHh9lvT
p2cYtFiFogG5caO7YvZCeP4v2ueixQ4wVdSVAPaJ6bXvnKKmZ+yFoyKI8qGp1bbbUt75s+GhNpoy
coHXIZRsGXNQsSvepxNfO4vl8xJFKCi24PrlFFQjWqdtcBprp84TjnlSIfNs3sdMMcOSlgZenCEu
EWIEA08C0vuUVvvwEKpCBS4nXAeiHH2YBS5pYBjXRGTYGJEXA6bVq3IE1dYjqaGyUoqLA11EaNbo
fyI4dFuZv21Ut+yqKRCrQLcaNPOTAzmBfBru+agVLEA7pRHn3HdRSaJJp2J/HQm5YidPFk0Sq+Cg
8rizY4UtzKXSBQEDT2vCKqkmjep/Gvfcj9ptRJX4EgafLj3pm4SA+f4WGzcQ12gkCawO0YNGHqy/
8AkwGj/qIqfeI/FFEwzgLX7KJg2nbQf2pm08wFJ09ZLKH8N5hOfxkJ8oNbZEUjVkFbccpdwfSZHt
ua7y0gbhEhvOPk9ci8Eyv3AQkz+Rhqv09nlD1KbMp9g7TInFXDMiFYPbrTiFhVTSel+ckc1cm01a
Cvruvo8MbfPc2M+U7yhwL47YoyBS80ouiW7ZtUQGHkm+szSu50p2KwwQyDbTmSBSqSW9UTY+oObw
uGR6n3ltsNYN/Eb4ynSYtxwp0CUjSmrubeaM4C79oY2UMcutmpBGLmVN4Lrnr/mITA5JDCrJEfrV
fKe3KeH0qnW6a36BUIYZeDQzo0OwYRnHZZRzy+VdshlqDf5KbvZtZh7AyWU3Cja7w6NtqMVcKBth
ZPvZEmwxVO+qwmZmVNo/A6lgjI4Wz8rLa7ef8uVN1bgTXOB2sGIrxEMYtb4u//zn4GO+4++y2n7D
pRhYHXoehvotJI0NLwcWNXiIL5/ClPMlZF4pnOJbvSBEs5rBUTQm9mkieW3w0c32mV12s0pCV6bG
IJezfvMDKs8bLsXqomexUOXF0OPfPeSDTLBY9SeznMxRHYuJ7YDte4WfI4qsYKjzcI+UK/ROzFG0
5/4vEtWHZ2ECkxiCOrot/KgsJqT2Nj7UDtAbbvgcftw062KQy04UQDiOnpiGPQO3eh78zjL56xHN
/LeAiM4JzlOl+rvyL5SibxX9f+v5CdZYSyPXTHjsF83gpar6uwVXzqn8ojg11OWOUAVzazYpKPm1
CSuIoPMUvvGRh5hQRJEfYtvYRgYCbOqJC9xXDsdFQGYOl/g3JDPXVA9efZnVBKoG369PShl0YOMB
WBiJCBT94awqcCPQnrSP0W68LpErYL46k+CUupZJpRm1B4yJDuY8E6fagrYjTPXseND4RANgBjkr
aufbxSljqEKOQiHVTBx/cR1/AxEl5xUsyRRdqPnLztvjZLsEIsLIAal3XTw7w7HRxLr3LaWymOGZ
BrTHCMoufOyjmCGJlM+tSuhPi2Ep8AcI8RdLTrkarIboDJALEUQZwoJ970MqQnH5pebe6DBXAxEk
cVz5BmuKYW8+Y5J9XT5Z/Wai90aKN3L1kOwRFFFHeOeuJE+CpRubXLOnDn1hL7Rx/ZHNVVj2trZg
xewtAG5dNIEnQXBIvFsg+jKgIr68k7AwAZmoPy5F7HYVSyE+TH1qfN97qOsaB9xoRNooEmUMmA++
cfvv6I+JAktQpPUijH85hb6JiJ2Hx/Biz4dAVfq3qTyCcYQclGuRaFeJGQDBwpZT6D572PDseAN3
IxHtYisMBzg5wP3tgYbYjvs6bLTTlTvCzbiG5xpPT/A9+3dineJ7OJH+Sq2p9WkCpMkjMGTgK5G4
3CYWgkjaD86fRjED1THM9EXZGFvMJs9yTX3ClTSTqvIbBrLG5fDu+mvWI9rHsMMJa8GdkfoDNMet
+S2pOkWW6FBjLefJLndpjS+xzGn/x+8pZXOSD5HUvEJy3l8hokKYcQJUB4azsyi4IRNOLNcGg4Gb
hYaZIaW5fCxQeI8UK50s89m8ZOFswvCZBeWTa/pT+Sxi5jEaEaCwrXxsAV/KNDS1HtMBa+kl8OjO
HnkLr0WtTNjEIm4odjZUVMh7a8DIGhwYfDPzkW5tnTUKn7VjCRajaXMmfCsXsKadLvYfuESODRtz
QyH/Jj7dn/DrWIQ5lN8/rpTqSDaSR2RN+uAswb4joOe0ogfz0mSNjzfbC/21y9ZAQfce7NkMUbkr
dAr8qEukcW/c36QTT4ha6m2bmyxPpevtyeAEGwkygYrgXNpyj/zOysC1esB8C4KwCvVdfY/ogP61
4j9Tu9mgpy8GwToRHTEf+0T/JAwQed7uYR5XiKvuAZ3BToUfMrbDvKXbVr2IWA7dwKfJPLFB8I+a
dDTSKZSglcZK31IqcQ6Rs0GMFh83jLrv45+0A2HHv0xjqEJGC2ScCgYoNWT7RY9k53Xf6/3JXEe8
ztpGFspTO9gHfVr0infTjclkRKTuyjxaYnK3iIB6id75jKNQd8qr+4FxSKQVipWvP8lmxkIBeRky
pZ3RyrZOCnu1Y+uyA+0MnfqNLwjoWo0mv472S02/eQEd/27KEcOY5BwzPKpyJMVnhC9xZePfISVf
SKth4JFGOv3HHEodmkxSJdyAptEED8K/jU94JL+jTW8KoiR5v2JnKwKIvChJw+/dK2qHrbUwsqdb
9HWAGznKCsu4MShwY0eruZBC1z6F5+4a/gsiMNMtzAicxiSXG9WcryM/+c/p+jV3OoslyQeDr1cv
haSvvVNyYCYJv3aeDUms4cuiWfKeVM3SWKGCRXquKxXZQYh38syyV/mayt2aP/v6S4pFT+JNrAXF
chWb5pPe1HLRP+OLiiqzC3YhE4ECYJX7lj8/wihVepwQr+5BhUuyACQ8FuL9L5LxaczbdCCuZnHy
ygDC1jUg6wwMmA/PiWCV1vlQo8fgOR8BmtCLvwPMd7sccDMUJS7ZUUTN3P4cbHYjI2oLZCjMLzMm
rLGIFhgmxkFQvz1qtBmfO3T2GzYpIy7nHzF82cQ/6wCajZc2msW6nHDWCcg26VGNroYuCfk/nGoh
W7A7J2pTLhLEEBUoQSZxsisgdbjB9P36aFtS3/i+bzvbqhdlivRomHT32lquFjuaskCkSqPRg8FP
ZIaDdc8oFNd7kQI0DU8aXMZzfPjCECNpsix21QBlmJ0zGdea4Yq5w1+QR+1eyPqvuK+jA4osLjJ8
GJFQ5M+5RFMLHvKDj379HGxQFypwdDjcTeohBisPlDNZsp0VYZZAZbSzF/fskEHYyuF43gUws/2J
Ue0cCQcXKbsCVCr+S3IUen1hCwoYjW6g/inszdrfLK33TuyUI45Polrxk6P5SjzkTQEBWUB0vFVF
PfYzRJ+vW6MqVnB84pTPeYsPQYA0bMGjUBKoexNLYLsEtIeyUI7FKogyMUGFdepE7ccVEUgLNvnw
Zo5nR49yn/6/aT+jG7Q7nwGeEv918ESkmxVuM6UPuwfCVm6tQDcMb0ddcbFYHPe3OCh1DdbeJwom
XdLXBRzgH5x590pzTrbsjgoWmLn7eb5oaos+GcTSUb+OHCHuwSJhIzhTm6bZ/DT0DnAVKEhUDIoc
eQ/KfhoiDj/h/BchxiTSJKFt16wd6o/wrsstr5buDFmNCfzDOOLfTEBNOxKOk3tJblDx8HMfijUI
3s5aGxc1/m1/pz8v7OLDvXzUrz6PXloWa+GO+2t7afzFLmslrCjpX/5yOzz/820Pn7XsABxxoYXR
0xK82T/McflUdxd09lW6HX5L10wNXCxMsPHvbcUCtDv+17oI5DCwrJViqu6n7wd2IC+G7Nxl06wr
2YttQF3ku0Tl9bLq8pdoSj56RRk+UWNkRdosevzzQ9Z4seEIJan5sES+rYoDBzL/Np7lB0xp/Olx
f/TJpDzBV3OGZeEchvuopjf8hX7lXvoAaA+PaY1CJOBT9KP1n2HRX1Jt/wATqp3iTBtsf2kQCtNu
NWzP+EZgWe3KTNkprmATT0KY2sVMiBAwvqCKJsVhQ9ihfx6YZyWEte66corXMlXJFDIpTV7YFPOd
CgopBylvnME++zllWY0SskBLHKbwgmp2OBxAkE49IUsUqrGwcrPCRsarAzoKfDpKpzGiHHAhTF5A
qywM6vVonaVIeJGvU4FR/yHyFOmJs2dWYmXDtGh1nFMn5fV9n4HerAaVd6GPyYtUo+Q7XBS2F3P1
HGabyxoE0SMZD/t/zuQoSgg/sphe5L9iRbIvvkA81F0fnEuneLwZJvHEUOpZufhKtXRrgtKB35NS
T5TkWdle2UfhFYqRVrgO/PIfDOk6Kz5TNTkWsSRtelNyNOCQLEJbJquIosB/gfN/hwbBBRLKyoc3
TSUP1RZyrl2TcRCMaKJ5uQohSIgiLuVZdYxwBTpSm7fK8GrqUySxuqlTIELIQFd0bUjlIRrqP7/8
0i8h82fBfxFlFRBkiBfOz1Q8iToBi/GTw4LLELRrMBZoPMiQS+cFaa4gpNcIPHcwMWz/HoOdA/mj
ArFmD3i8MgA58+2SRVggZP8RYVh+V9Uu/eRJsQEyNOosKZT2BJnUKFe5jf8L/2HR2sEGVl6hMJcD
SJQ8/QUwEjP4I0Yt6ZZEIF2b0uormMAd52Ps06M3cuI11DcSh3CocGpkXnwZMrN2u2HRaP4vh5jK
Ok0uk60jXuyckuyn49L94XDyUOAzbH7Uds8iviZBhBrrQVQNCQi3xLFXvzMLwf9sWnL1hY3nq0mE
Cv91l2+54uClGWJWRf1AtxcyZt2SMVLN5pkgclpxVPrbVDd8duSsEcU/fJE9XFdldLgAUET7NY0H
CfquiN3EU6ReFPd3QP5QKR2DIYjRZGd9a9kpagSDgYtbvSgZqi+hwJsQ9K1FbqrTwBGYd8GBQebi
CA0U5830kf8OJfBLi4FAbWOtfC72paePJJHk9gt0hUOraUVdlh3Yq49XGaNcc8y5dzPqcpBrGT6p
LzbX8p33cGU9RsrvMsDWt1G2EHa4Ubjx9nUWk9O7Y+58ZAmy9ROQ/5wHWYt/RHH1Rgo7d7H1Q0aP
RyJFDbzlthGZ70QXMCzvPyRrtZGnz8ohfCkgRBBM7JyG6aOQXlsiqQ205FfWvtZOgSJBsq9TDlP0
ErfUUT/VwDl3QOcJ0vxKBauLhsdP+ZZVJ+jUzxWsf21zYcaWrK+xXJeJJsqiFkJ13K0Lsuxyxb3u
oKLGhpf4H7inucIghMAgvzAw8SbR4GLpelb7tHJO92lfPgvFwI+Y4DztGqYvq3EWgpAVwZFCxx1X
twVCTJ3PAI03e2T1rK2xaVq+RFSoFonP4Qvw2/a/KrH9LTEIc+OjmNbJaZG0X3oDLIalsQxUxMMg
Q1PmGP+ODOhL5js5Yfxt0rphI94e7sLIYaHlzkJ4oJHurnRKuaC5lFs1ah+t0kTorPY2vmPG460G
TqeBbss44O9KVIWNS6WT1QNqZpIFFi9hyoGQQ7tANlt//O0obd2ctowJsWvA9QFvl+v9SsvpGzG9
gx4EAnjbaAgX2TciliIuc3iQ9qZ4Q1xTHKm4wuYXXbcjNyV1n5+28sOVv9VwTn4ocR/uLPQ6DswU
oZCpjF+0weL3q21dXUtA9RSIn7ehhn4GJIpSdWhOzhVIbQi35FBF1eL4+shqPfv9/FMawwU6UMxZ
tvAEp8NOfY9Eg12afzKn/wOUPGqSP4SGGHpi9c3qUu4fIMUbQtG+n34rgQR1UZJGi3OarxfN/oAU
03rvnNJH6tLlDJrRzzpOd3n8rE8M/VYtzg29JRxNxDbvdE1h9U2sG90m7JOs/v6VTLVmIy2QGgja
FI87AzaSUY0eQKZBLBS4PRsY3OfRqltukWr7WKtPA6y8fY28/Nl1CenRJY5mJ/uZMQEfVbdrAeBI
vWbwnMpnEbavoGT7isGiKvGsEpukhN+hMOZGThvI310GVIxAtUhbNry/wAvqnEgjn6Ax3PJ+7YE0
uRd5BGEdjy8CtHZAFLWZA8w5t3i5hD9YyfAZoui2KZbYtQ+/NGxFdOUnuI1oOKRUTytbxalxA0rD
Oe63TtmaAuO2RoUncypoJ7Him8B6dSblNH1mf80ayvIyA/Jd95uP3Rr3nEl3qTlG75BLGc1vCiPd
3uRmfq8ZLeFH1X42Bu9ro/S5n75yHz0aQn9p3yUywSiY/ci5+saBaFPLP5zEdmUpyQv8WICymuUW
OLrHn4cvutJzS6KZNLneSx0B8D89xz76Ayf7u2bOXYyrXkP4tusPYgFSi/VEE9JX9k+65wZY8IFg
PPJ5FYFPCccQwukm9MkAJwv4UbcYg8hZo0OjvnVDUubOUezDNIk8xX5XBwLE1CYetP+1WCBjB9dw
rLgHWco5CaEgvbRkPH+bvJg0xNxCVtIow7scJIhI5oDkmaQ9DQ5I07Efxvaaoe/BCyrJrJ132eTx
p0GyhDGYiA5nnaupv62cTZAQEdhYA6cPsNfCQ2sAwAMJf0ub4A/xvtQE/jeUFwWOByG2OLwfdjJS
o+B/fmNEdd3J2iZiWeChDNQha+5PsueUtxm7y9TNoPdh+xmfGY+SrzYrVAlbrQkV5oLbv7tIatqS
eLQKXxwujBL2Vtlin5LLt6dCY8VKZ6K7Vc37sTYl/23zlBHXAslH+s6D9RHCvFGWp7ENMJ3jRr3t
ZE7mxyJLs5VgMaZEbd8L3CURlGtgsnw2+mskQPBMx56ACyTHKqaPf90o3OZbiwimrkRkS6qYH/iV
Caw0SWRfneQORn0ex818It7k+6jzVALiGHOKU7bY8aLxlCyeZQ9pkBoPL+5DWRTeYUOwl0yhNzQM
Nh514Wijo/Z5oeCVBJokFW85QDmmxdKGBgyldC4RAr89gxur5mTm1aK827GCxgxSz+QP4NwS+JSW
sDtNHp5YvOw923v/G6DSqZe4+W9owf3wiuOqxS4vE+YVZOZAmho/AQYhwACEha2C50mKUQdILkYc
9beem0gDpwakgSRq9fax/ojAc2otOiM2GJnLk4x4cS0aaTgohVW4CeSL5U4kfwdI3G2SKWlOWPxs
xE84kRcDxd5bYNPSbCfrjVRa62NEYsNJgP0M9kV6hNWARf/FnqbZmOeo3waYOyYBSxUGfJXoHTyi
Tx9Hf+NLfs6tle1ey424WBUkmVvMOdDWZ6x1rHcKCgrcztcUvft5soSw+yeP4LHH0O0Hzt5ClvL5
n4mGahabUiOJ7T5BHNGwWd2zhluZVque8Y0RjgTpgC2qwe87fUYqMMK2J5JN64gk6cxcn9yYB1c5
dMupS3TjSam/ozCEtbz9stS3XOnBkBAEmXY3++z1gVLLZw3CEJqEu8emxC167m8/iBu9MjkN6cNw
S1pAST/nrSy4L0f4KjYsAcC0lXXRQz/6GdkkG1r9yZbcsmZ/KfQ4xGI7LDEpiiJ84q55IoQMSFqg
GPD2UeJYT7TGzLrZkh5LRQDpum4nqP6e4HlJSisax1tdRn7xBSQsKfxnNw975RJjueyxiISmbsIC
WwwRZyzIO0RvTtO02u8TSCt8UzrrCkgUOklK0CR20LChjQcaHXDKzXWzoWUF/ut+r7SNOlnMt/00
psA5WAq270WAilrWDgIIcrX+XCjtTFtmfRENHS9ApW65ha/yKR1mv31yG6d+H7365z5jQe40WGDh
+YDPpzehuNxXupGrbXPAO3gTI5+aSudSwqcF2DFYlWulXiYRod9LQ51GPRN44JLLR87xUolOWS89
bn+u7tzeHtLUWisEl9MR/PajmhssB/B+4Hya5XKKKxOIpm1pZHXtaRv9GTo3/5HroCgj40Lzq04s
PKP1GxMiwrLIZ1tUOTnn6565LqRc1Qrm7vPG196WpFyP/Jwb7ieXud6FRr45ICPttKkK5+2CDovO
2zDdDuTcW1NgWpjBfqPQ0LhdopOGNtAmFJETAjFzrDd8XpMsK799j0JTr9ovsf1onX2VMiMT5ASb
wGtR2tLBvUgYxCIIfjwTRLJNDAyV4SRr4AbaklPa8RBGWcie9g0MtAkQ2iqjbCbOvG8hARXQhSz7
3QjwrHjWuJvJkr2jjSieXkfuCN0aLlC0OJ1rGkdB6pMmDJ0igAFo7iUvL4xVX9nQTsGdPxQ7tKic
ueo/7ttv1J8FkzNFM1rTRss6Bl7th1eXQgOCKknCofsqKJkrxXN5hmk2P6pDv0K2jkdmlod43Fok
isW/69f3OzYg6bO6G2QDZWhddRM3OvUYUG+p15PrIXGIDde10cKTpQ/mqBzjXS00+lfOMnQmJIHs
K0teUSsljkjlJKBFWeTSHQ72amfco8MpHG1K7zYeSl1/18MhOIbE3205Co/UiRBwOG0Ik/+maOYd
2HV8jXFCqIZ24OPQ3GhoVDXaj6zT0UvIpjFCQNXOp5eMmyUelrokwu6jkcRtDJiK7Q3bKstduelE
3xM1ADjtllVYfuBuL01EKaVU8Yq+CcfJIWGfKcnniDT3Gf8X23eiHzmxdpq+PWH+pehV5bxMMT7i
xvz0D+m+4QulM6ebjKdCxTd7nwKcw99P5yTUCYnYQfYe0sGlUGiuivpklXWeswdIq3YD0Eu4hfOU
CWiFQ+2f14HUKhXa37OptLGrVCNajmv7s8rahXkALWK7XUf76as69vN5e7n/dL7y0WWjEEndpI+p
/tXHQgqNJxlfpQJ/HVtrGpEQ3czih8km1icSg6LQMAcErn43+IfJRixuycSM0LrNVdnotUfodfUu
28+a27J6NgFaVp9G/7J/C4vU438o48DfWqyWASmJVwPsWVomsRh2Us0Zbzn9I6DFL2T0+XWgXdnn
SMBSjiwTyDLgQ5yN8y9WmoblcFsBH/8u5dy7fv2n6DWXKzcXao1VzgDva7qRGz7z+x4JpUr54cQy
bV9S9gDgHUI4EQltUl8IauIgA7+AxYzqmujXxe7kHUVK1yAEC0saic6cDkSspVALSrESH90H2Ogq
mhHXEhvpt2dmD9k/RxfGZyDlWV/jGCJmp5UFMbxp+K9Un2iWBFJ6aqR+zALXFSx20kcIdYE5ptbd
KJmD5eM76JkNoSntduB4+vJIkjw5zhS4cmSsTYttRmcob4Pe1m37eeP27huQjcEa+D3pBLZBxO6d
o1/yDhq+Vc2KtZC0aiRSXbMwLPBOkqJnyLHG6MZOzVKqQvRyLaV7rTaL65EzmIZXvAq3hASBs965
wQrR/2fjA/p1NyccAlS8Rzeo7P6TKzb8Pvk1xONuL7opbmwnAXAZKeAyi9NszJ4hNJnKQ3SpwZol
ms0cTVqm4howH1luHXdA9BnwwSdpD3ACOd9mZYL2F5x09naj7OlUGhhES0e9wWhxIX4xZzLakToc
Llprf/gZBzQ9J0PbXiTXEcONRyGr9Zjcye7dh8G91iA6geMVcA45nc2kyMtFjfW0X0lBbZvXDKH8
3vP54yWW9u5Xw78EIoM7AU1WmQ76RFx03LWOUzF+lq6rjgjcKytO6a65DgD3kg1hN6UHTWJepV+9
wJhLbqciFErxYtVExRTr+2372ipwz/w+hSTmWp2qa/BAFccAz6p0zIYUYBZ6Ri4FTEwz4wy8nGpy
O//ApBtx7QpjXypo+EdNVwkBvDA5BG+bjslIN87ZpVrGKskhzaui4ldpJIcl4w==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inst/p_2_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \inst/update_i\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_reg_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_5 : STD_LOGIC;
  signal registers_0_n_6 : STD_LOGIC;
  signal rtc_0_n_12 : STD_LOGIC;
  signal rtc_0_n_13 : STD_LOGIC;
  signal rtc_0_n_14 : STD_LOGIC;
  signal rtc_0_n_15 : STD_LOGIC;
  signal rtc_0_n_16 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_41 : STD_LOGIC;
  signal rtc_0_n_42 : STD_LOGIC;
  signal rtc_0_update_t : STD_LOGIC;
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(4) => axi_controller_0_interface_aximm_AWADDR(8),
      Q(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      Q(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => fifo_generator_1_underflow,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => registers_0_n_6,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(5 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 8),
      \last_rd_reg_reg[0]\ => registers_0_n_5,
      \last_rd_reg_reg[5]\(2 downto 0) => last_rd_reg(5 downto 3),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_reg => rtc_0_n_12,
      update_i => \inst/update_i\,
      \wr_data_reg[13]\(5) => rtc_0_n_13,
      \wr_data_reg[13]\(4) => rtc_0_n_14,
      \wr_data_reg[13]\(3) => rtc_0_n_15,
      \wr_data_reg[13]\(2) => rtc_0_n_16,
      \wr_data_reg[13]\(1) => rtc_0_n_17,
      \wr_data_reg[13]\(0) => rtc_0_n_18,
      \wr_data_reg[7]\ => rtc_0_n_42,
      \wr_data_reg[7]_0\(7 downto 0) => data_o(7 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]\(7 downto 0) => data_o(7 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]\ => rtc_0_n_42,
      \rd_data_o_reg[0]\ => registers_0_n_5,
      \rd_data_o_reg[0]_0\(2 downto 0) => last_rd_reg(5 downto 3),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtc_0_n_12,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => registers_0_n_6,
      underflow => fifo_generator_1_underflow,
      update_i => \inst/update_i\,
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[5]\(5) => rtc_0_n_13,
      \wr_reg_o_reg[5]\(4) => rtc_0_n_14,
      \wr_reg_o_reg[5]\(3) => rtc_0_n_15,
      \wr_reg_o_reg[5]\(2) => rtc_0_n_16,
      \wr_reg_o_reg[5]\(1) => rtc_0_n_17,
      \wr_reg_o_reg[5]\(0) => rtc_0_n_18
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
begin
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => scl_i,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
