{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 16:32:21 2013 " "Info: Processing started: Thu May 02 16:32:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNIDADE_LOGICA -c UNIDADE_LOGICA --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UNIDADE_LOGICA -c UNIDADE_LOGICA --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-TEST_AND " "Info: Found design unit 1: AND_2-TEST_AND" {  } { { "../AND_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/AND_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "../AND_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/AND_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/not_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_1-TEST_NOT " "Info: Found design unit 1: NOT_1-TEST_NOT" {  } { { "../NOT_1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/NOT_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOT_1 " "Info: Found entity 1: NOT_1" {  } { { "../NOT_1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/NOT_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-TEST_OR " "Info: Found design unit 1: OR_2-TEST_OR" {  } { { "../OR_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/OR_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "../OR_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/OR_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_logica.vhd 2 1 " "Warning: Using design file unidade_logica.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIDADE_LOGICA-TEST_UNIDADE " "Info: Found design unit 1: UNIDADE_LOGICA-TEST_UNIDADE" {  } { { "unidade_logica.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/UNIDADE_LOGICA/unidade_logica.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UNIDADE_LOGICA " "Info: Found entity 1: UNIDADE_LOGICA" {  } { { "unidade_logica.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/UNIDADE_LOGICA/unidade_logica.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UNIDADE_LOGICA " "Info: Elaborating entity \"UNIDADE_LOGICA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 16:32:23 2013 " "Info: Processing ended: Thu May 02 16:32:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
