
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401730 <ferror@plt+0x60>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <mbrtowc@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 416000 <ferror@plt+0x14930>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <mbrtowc@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15930>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <memcpy@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15930>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <memmove@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15930>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strtoul@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <strlen@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <fputs@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <error@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strnlen@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <iconv_close@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15930>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <sprintf@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15930>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15930>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15930>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <iswcntrl@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15930>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fclose@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15930>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <iswspace@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15930>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <nl_langinfo@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15930>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <malloc@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15930>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <wcwidth@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15930>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <memset@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <calloc@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <realloc@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strdup@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15930>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strrchr@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15930>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <__gmon_start__@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15930>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <abort@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15930>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <mbsinit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15930>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <memcmp@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15930>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15930>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15930>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15930>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <basename@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15930>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <iconv@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <__ctype_get_mb_cur_max@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <strchr@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <dcngettext@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15930>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15930>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <iconv_open@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15930>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <memchr@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15930>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <iswalnum@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15930>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15930>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <printf@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15930>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <__assert_fail@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15930>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15930>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15930>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <putchar@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <fprintf@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <setlocale@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <ferror@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15930>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

Disassembly of section .text:

00000000004016e0 <.text>:
  4016e0:	mov	x29, #0x0                   	// #0
  4016e4:	mov	x30, #0x0                   	// #0
  4016e8:	mov	x5, x0
  4016ec:	ldr	x1, [sp]
  4016f0:	add	x2, sp, #0x8
  4016f4:	mov	x6, sp
  4016f8:	movz	x0, #0x0, lsl #48
  4016fc:	movk	x0, #0x0, lsl #32
  401700:	movk	x0, #0x40, lsl #16
  401704:	movk	x0, #0x1a38
  401708:	movz	x3, #0x0, lsl #48
  40170c:	movk	x3, #0x0, lsl #32
  401710:	movk	x3, #0x40, lsl #16
  401714:	movk	x3, #0x5830
  401718:	movz	x4, #0x0, lsl #48
  40171c:	movk	x4, #0x0, lsl #32
  401720:	movk	x4, #0x40, lsl #16
  401724:	movk	x4, #0x58b0
  401728:	bl	4014c0 <__libc_start_main@plt>
  40172c:	bl	401530 <abort@plt>
  401730:	adrp	x0, 416000 <ferror@plt+0x14930>
  401734:	ldr	x0, [x0, #4064]
  401738:	cbz	x0, 401740 <ferror@plt+0x70>
  40173c:	b	401520 <__gmon_start__@plt>
  401740:	ret
  401744:	adrp	x0, 417000 <ferror@plt+0x15930>
  401748:	add	x0, x0, #0x1d0
  40174c:	adrp	x1, 417000 <ferror@plt+0x15930>
  401750:	add	x1, x1, #0x1d0
  401754:	cmp	x0, x1
  401758:	b.eq	40178c <ferror@plt+0xbc>  // b.none
  40175c:	stp	x29, x30, [sp, #-32]!
  401760:	mov	x29, sp
  401764:	adrp	x0, 405000 <ferror@plt+0x3930>
  401768:	ldr	x0, [x0, #2272]
  40176c:	str	x0, [sp, #24]
  401770:	mov	x1, x0
  401774:	cbz	x1, 401784 <ferror@plt+0xb4>
  401778:	adrp	x0, 417000 <ferror@plt+0x15930>
  40177c:	add	x0, x0, #0x1d0
  401780:	blr	x1
  401784:	ldp	x29, x30, [sp], #32
  401788:	ret
  40178c:	ret
  401790:	adrp	x0, 417000 <ferror@plt+0x15930>
  401794:	add	x0, x0, #0x1d0
  401798:	adrp	x1, 417000 <ferror@plt+0x15930>
  40179c:	add	x1, x1, #0x1d0
  4017a0:	sub	x0, x0, x1
  4017a4:	lsr	x1, x0, #63
  4017a8:	add	x0, x1, x0, asr #3
  4017ac:	cmp	xzr, x0, asr #1
  4017b0:	b.eq	4017e8 <ferror@plt+0x118>  // b.none
  4017b4:	stp	x29, x30, [sp, #-32]!
  4017b8:	mov	x29, sp
  4017bc:	asr	x1, x0, #1
  4017c0:	adrp	x0, 405000 <ferror@plt+0x3930>
  4017c4:	ldr	x0, [x0, #2280]
  4017c8:	str	x0, [sp, #24]
  4017cc:	mov	x2, x0
  4017d0:	cbz	x2, 4017e0 <ferror@plt+0x110>
  4017d4:	adrp	x0, 417000 <ferror@plt+0x15930>
  4017d8:	add	x0, x0, #0x1d0
  4017dc:	blr	x2
  4017e0:	ldp	x29, x30, [sp], #32
  4017e4:	ret
  4017e8:	ret
  4017ec:	adrp	x0, 417000 <ferror@plt+0x15930>
  4017f0:	ldrb	w0, [x0, #512]
  4017f4:	cbnz	w0, 401818 <ferror@plt+0x148>
  4017f8:	stp	x29, x30, [sp, #-16]!
  4017fc:	mov	x29, sp
  401800:	bl	401744 <ferror@plt+0x74>
  401804:	adrp	x0, 417000 <ferror@plt+0x15930>
  401808:	mov	w1, #0x1                   	// #1
  40180c:	strb	w1, [x0, #512]
  401810:	ldp	x29, x30, [sp], #16
  401814:	ret
  401818:	ret
  40181c:	stp	x29, x30, [sp, #-16]!
  401820:	mov	x29, sp
  401824:	bl	401790 <ferror@plt+0xc0>
  401828:	ldp	x29, x30, [sp], #16
  40182c:	ret
  401830:	stp	x29, x30, [sp, #-48]!
  401834:	mov	x29, sp
  401838:	stp	x19, x20, [sp, #16]
  40183c:	stp	x21, x22, [sp, #32]
  401840:	mov	x22, x0
  401844:	mov	x20, x0
  401848:	adrp	x21, 405000 <ferror@plt+0x3930>
  40184c:	add	x21, x21, #0x8f0
  401850:	b	401858 <ferror@plt+0x188>
  401854:	add	x20, x20, #0x1
  401858:	mov	x19, x20
  40185c:	ldrb	w1, [x20]
  401860:	cmp	w1, #0x5c
  401864:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401868:	b.ne	401854 <ferror@plt+0x184>  // b.any
  40186c:	cbz	w1, 401a18 <ferror@plt+0x348>
  401870:	ldrb	w1, [x20, #1]
  401874:	cbz	w1, 401a30 <ferror@plt+0x360>
  401878:	mov	x0, x21
  40187c:	bl	4015e0 <strchr@plt>
  401880:	cbz	x0, 401854 <ferror@plt+0x184>
  401884:	mov	x0, x22
  401888:	bl	4013b0 <strlen@plt>
  40188c:	bl	403480 <ferror@plt+0x1db0>
  401890:	mov	x21, x0
  401894:	sub	x2, x20, x22
  401898:	add	x20, x0, x2
  40189c:	mov	x1, x22
  4018a0:	bl	401380 <memcpy@plt>
  4018a4:	mov	w10, #0xc                   	// #12
  4018a8:	mov	w3, #0x5c                  	// #92
  4018ac:	mov	w9, #0x9                   	// #9
  4018b0:	mov	w8, #0xb                   	// #11
  4018b4:	mov	w7, #0xa                   	// #10
  4018b8:	mov	w6, #0xd                   	// #13
  4018bc:	mov	w5, #0x7                   	// #7
  4018c0:	mov	w4, #0x8                   	// #8
  4018c4:	b	401964 <ferror@plt+0x294>
  4018c8:	cmp	w1, #0x61
  4018cc:	b.eq	401934 <ferror@plt+0x264>  // b.none
  4018d0:	b.ls	4018e8 <ferror@plt+0x218>  // b.plast
  4018d4:	cmp	w1, #0x62
  4018d8:	b.ne	4018f8 <ferror@plt+0x228>  // b.any
  4018dc:	strb	w4, [x20], #1
  4018e0:	add	x19, x19, #0x2
  4018e4:	b	40193c <ferror@plt+0x26c>
  4018e8:	cmp	w1, #0x37
  4018ec:	b.hi	401904 <ferror@plt+0x234>  // b.pmore
  4018f0:	cmp	w1, #0x2f
  4018f4:	b.hi	4019b8 <ferror@plt+0x2e8>  // b.pmore
  4018f8:	add	x19, x19, #0x1
  4018fc:	strb	w3, [x20]
  401900:	b	40193c <ferror@plt+0x26c>
  401904:	cmp	w1, #0x5c
  401908:	b.ne	4018f8 <ferror@plt+0x228>  // b.any
  40190c:	strb	w3, [x20]
  401910:	add	x19, x19, #0x2
  401914:	b	40193c <ferror@plt+0x26c>
  401918:	cmp	w1, #0x6e
  40191c:	b.eq	4019a0 <ferror@plt+0x2d0>  // b.none
  401920:	cmp	w1, #0x72
  401924:	b.ne	4018f8 <ferror@plt+0x228>  // b.any
  401928:	strb	w6, [x20], #1
  40192c:	add	x19, x19, #0x2
  401930:	b	40193c <ferror@plt+0x26c>
  401934:	strb	w5, [x20], #1
  401938:	add	x19, x19, #0x2
  40193c:	ldrb	w1, [x19]
  401940:	cmp	w1, #0x5c
  401944:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401948:	b.eq	401960 <ferror@plt+0x290>  // b.none
  40194c:	strb	w1, [x20], #1
  401950:	ldrb	w1, [x19, #1]!
  401954:	cmp	w1, #0x5c
  401958:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40195c:	b.ne	40194c <ferror@plt+0x27c>  // b.any
  401960:	cbz	w1, 401a10 <ferror@plt+0x340>
  401964:	ldrb	w1, [x19, #1]
  401968:	cmp	w1, #0x66
  40196c:	b.eq	401994 <ferror@plt+0x2c4>  // b.none
  401970:	b.ls	4018c8 <ferror@plt+0x1f8>  // b.plast
  401974:	cmp	w1, #0x74
  401978:	b.eq	4019ac <ferror@plt+0x2dc>  // b.none
  40197c:	b.ls	401918 <ferror@plt+0x248>  // b.plast
  401980:	cmp	w1, #0x76
  401984:	b.ne	4018f8 <ferror@plt+0x228>  // b.any
  401988:	strb	w8, [x20], #1
  40198c:	add	x19, x19, #0x2
  401990:	b	40193c <ferror@plt+0x26c>
  401994:	strb	w10, [x20], #1
  401998:	add	x19, x19, #0x2
  40199c:	b	40193c <ferror@plt+0x26c>
  4019a0:	strb	w7, [x20], #1
  4019a4:	add	x19, x19, #0x2
  4019a8:	b	40193c <ferror@plt+0x26c>
  4019ac:	strb	w9, [x20], #1
  4019b0:	add	x19, x19, #0x2
  4019b4:	b	40193c <ferror@plt+0x26c>
  4019b8:	sub	w1, w1, #0x30
  4019bc:	ldrb	w0, [x19, #2]
  4019c0:	sub	w2, w0, #0x30
  4019c4:	and	w2, w2, #0xff
  4019c8:	cmp	w2, #0x7
  4019cc:	b.ls	4019dc <ferror@plt+0x30c>  // b.plast
  4019d0:	add	x19, x19, #0x2
  4019d4:	strb	w1, [x20]
  4019d8:	b	40193c <ferror@plt+0x26c>
  4019dc:	sub	w0, w0, #0x30
  4019e0:	add	w1, w0, w1, lsl #3
  4019e4:	ldrb	w2, [x19, #3]
  4019e8:	sub	w0, w2, #0x30
  4019ec:	and	w0, w0, #0xff
  4019f0:	cmp	w0, #0x7
  4019f4:	b.ls	401a00 <ferror@plt+0x330>  // b.plast
  4019f8:	add	x19, x19, #0x3
  4019fc:	b	4019d4 <ferror@plt+0x304>
  401a00:	add	x19, x19, #0x4
  401a04:	sub	w2, w2, #0x30
  401a08:	add	w1, w2, w1, lsl #3
  401a0c:	b	4019d4 <ferror@plt+0x304>
  401a10:	strb	wzr, [x20]
  401a14:	b	401a1c <ferror@plt+0x34c>
  401a18:	mov	x21, x22
  401a1c:	mov	x0, x21
  401a20:	ldp	x19, x20, [sp, #16]
  401a24:	ldp	x21, x22, [sp, #32]
  401a28:	ldp	x29, x30, [sp], #48
  401a2c:	ret
  401a30:	mov	x21, x22
  401a34:	b	401a1c <ferror@plt+0x34c>
  401a38:	stp	x29, x30, [sp, #-128]!
  401a3c:	mov	x29, sp
  401a40:	stp	x19, x20, [sp, #16]
  401a44:	stp	x21, x22, [sp, #32]
  401a48:	stp	x23, x24, [sp, #48]
  401a4c:	stp	x25, x26, [sp, #64]
  401a50:	stp	x27, x28, [sp, #80]
  401a54:	mov	w20, w0
  401a58:	mov	x19, x1
  401a5c:	adrp	x0, 405000 <ferror@plt+0x3930>
  401a60:	add	x0, x0, #0x930
  401a64:	bl	401690 <getenv@plt>
  401a68:	mov	x25, x0
  401a6c:	adrp	x0, 405000 <ferror@plt+0x3930>
  401a70:	add	x0, x0, #0x940
  401a74:	bl	401690 <getenv@plt>
  401a78:	str	x0, [x29, #104]
  401a7c:	adrp	x0, 417000 <ferror@plt+0x15930>
  401a80:	str	wzr, [x0, #516]
  401a84:	ldr	x0, [x19]
  401a88:	bl	402240 <ferror@plt+0xb70>
  401a8c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401a90:	add	x1, x1, #0xca0
  401a94:	mov	w0, #0x6                   	// #6
  401a98:	bl	4016c0 <setlocale@plt>
  401a9c:	adrp	x21, 405000 <ferror@plt+0x3930>
  401aa0:	add	x21, x21, #0x950
  401aa4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401aa8:	add	x1, x1, #0x908
  401aac:	mov	x0, x21
  401ab0:	bl	4014b0 <bindtextdomain@plt>
  401ab4:	mov	x0, x21
  401ab8:	bl	401560 <textdomain@plt>
  401abc:	adrp	x0, 402000 <ferror@plt+0x930>
  401ac0:	add	x0, x0, #0x4c
  401ac4:	bl	4058b8 <ferror@plt+0x41e8>
  401ac8:	mov	x28, #0x0                   	// #0
  401acc:	mov	w23, #0x0                   	// #0
  401ad0:	mov	w24, #0x0                   	// #0
  401ad4:	adrp	x22, 406000 <ferror@plt+0x4930>
  401ad8:	add	x22, x22, #0x38
  401adc:	adrp	x21, 405000 <ferror@plt+0x3930>
  401ae0:	add	x21, x21, #0x988
  401ae4:	adrp	x27, 417000 <ferror@plt+0x15930>
  401ae8:	adrp	x26, 417000 <ferror@plt+0x15930>
  401aec:	add	x26, x26, #0x204
  401af0:	b	401b08 <ferror@plt+0x438>
  401af4:	cmp	w0, #0x45
  401af8:	b.eq	401b08 <ferror@plt+0x438>  // b.none
  401afc:	cmp	w0, #0x56
  401b00:	b.ne	401b4c <ferror@plt+0x47c>  // b.any
  401b04:	mov	w23, #0x1                   	// #1
  401b08:	mov	x4, #0x0                   	// #0
  401b0c:	mov	x3, x22
  401b10:	mov	x2, x21
  401b14:	mov	x1, x19
  401b18:	mov	w0, w20
  401b1c:	bl	401570 <getopt_long@plt>
  401b20:	cmn	w0, #0x1
  401b24:	b.eq	401bac <ferror@plt+0x4dc>  // b.none
  401b28:	cmp	w0, #0x63
  401b2c:	b.eq	401b98 <ferror@plt+0x4c8>  // b.none
  401b30:	b.le	401af4 <ferror@plt+0x424>
  401b34:	cmp	w0, #0x65
  401b38:	b.eq	401ba0 <ferror@plt+0x4d0>  // b.none
  401b3c:	cmp	w0, #0x68
  401b40:	b.ne	401b88 <ferror@plt+0x4b8>  // b.any
  401b44:	mov	w24, #0x1                   	// #1
  401b48:	b	401b08 <ferror@plt+0x438>
  401b4c:	cbz	w0, 401b08 <ferror@plt+0x438>
  401b50:	adrp	x0, 417000 <ferror@plt+0x15930>
  401b54:	ldr	x19, [x0, #472]
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b60:	add	x1, x1, #0x960
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	bl	401650 <dcgettext@plt>
  401b6c:	adrp	x1, 417000 <ferror@plt+0x15930>
  401b70:	ldr	x2, [x1, #528]
  401b74:	mov	x1, x0
  401b78:	mov	x0, x19
  401b7c:	bl	4016b0 <fprintf@plt>
  401b80:	mov	w0, #0x1                   	// #1
  401b84:	bl	4013d0 <exit@plt>
  401b88:	cmp	w0, #0x64
  401b8c:	b.ne	401b50 <ferror@plt+0x480>  // b.any
  401b90:	ldr	x25, [x27, #480]
  401b94:	b	401b08 <ferror@plt+0x438>
  401b98:	ldr	x28, [x27, #480]
  401b9c:	b	401b08 <ferror@plt+0x438>
  401ba0:	mov	w0, #0x1                   	// #1
  401ba4:	str	w0, [x26]
  401ba8:	b	401b08 <ferror@plt+0x438>
  401bac:	cbnz	w23, 401bfc <ferror@plt+0x52c>
  401bb0:	cbnz	w24, 401c88 <ferror@plt+0x5b8>
  401bb4:	adrp	x0, 417000 <ferror@plt+0x15930>
  401bb8:	ldr	w0, [x0, #488]
  401bbc:	sub	w0, w20, w0
  401bc0:	cmp	w0, #0x3
  401bc4:	b.eq	401e68 <ferror@plt+0x798>  // b.none
  401bc8:	b.gt	401e4c <ferror@plt+0x77c>
  401bcc:	cmp	w0, #0x2
  401bd0:	b.hi	401eec <ferror@plt+0x81c>  // b.pmore
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	adrp	x1, 406000 <ferror@plt+0x4930>
  401bdc:	add	x1, x1, #0x0
  401be0:	mov	x0, #0x0                   	// #0
  401be4:	bl	401650 <dcgettext@plt>
  401be8:	mov	x2, x0
  401bec:	mov	w1, #0x0                   	// #0
  401bf0:	mov	w0, #0x1                   	// #1
  401bf4:	bl	4013e0 <error@plt>
  401bf8:	b	401e68 <ferror@plt+0x798>
  401bfc:	adrp	x0, 417000 <ferror@plt+0x15930>
  401c00:	ldr	x0, [x0, #528]
  401c04:	bl	401590 <basename@plt>
  401c08:	adrp	x3, 405000 <ferror@plt+0x3930>
  401c0c:	add	x3, x3, #0x998
  401c10:	adrp	x2, 405000 <ferror@plt+0x3930>
  401c14:	add	x2, x2, #0x950
  401c18:	mov	x1, x0
  401c1c:	adrp	x0, 405000 <ferror@plt+0x3930>
  401c20:	add	x0, x0, #0x9a0
  401c24:	bl	401660 <printf@plt>
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c30:	add	x1, x1, #0x9b0
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	bl	401650 <dcgettext@plt>
  401c3c:	adrp	x2, 405000 <ferror@plt+0x3930>
  401c40:	add	x2, x2, #0xa90
  401c44:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c48:	add	x1, x1, #0xab8
  401c4c:	bl	401660 <printf@plt>
  401c50:	mov	w2, #0x5                   	// #5
  401c54:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c58:	add	x1, x1, #0xad0
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	bl	401650 <dcgettext@plt>
  401c64:	mov	x19, x0
  401c68:	adrp	x0, 405000 <ferror@plt+0x3930>
  401c6c:	add	x0, x0, #0xae0
  401c70:	bl	402c00 <ferror@plt+0x1530>
  401c74:	mov	x1, x0
  401c78:	mov	x0, x19
  401c7c:	bl	401660 <printf@plt>
  401c80:	mov	w0, #0x0                   	// #0
  401c84:	bl	4013d0 <exit@plt>
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c90:	add	x1, x1, #0xaf0
  401c94:	mov	x0, #0x0                   	// #0
  401c98:	bl	401650 <dcgettext@plt>
  401c9c:	adrp	x1, 417000 <ferror@plt+0x15930>
  401ca0:	ldr	x1, [x1, #528]
  401ca4:	bl	401660 <printf@plt>
  401ca8:	mov	w0, #0xa                   	// #10
  401cac:	bl	4016a0 <putchar@plt>
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401cb8:	add	x1, x1, #0xb30
  401cbc:	mov	x0, #0x0                   	// #0
  401cc0:	bl	401650 <dcgettext@plt>
  401cc4:	bl	401660 <printf@plt>
  401cc8:	mov	w0, #0xa                   	// #10
  401ccc:	bl	4016a0 <putchar@plt>
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401cd8:	add	x1, x1, #0xb98
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	bl	401650 <dcgettext@plt>
  401ce4:	bl	401660 <printf@plt>
  401ce8:	mov	w2, #0x5                   	// #5
  401cec:	adrp	x1, 405000 <ferror@plt+0x3930>
  401cf0:	add	x1, x1, #0xbe8
  401cf4:	mov	x0, #0x0                   	// #0
  401cf8:	bl	401650 <dcgettext@plt>
  401cfc:	bl	401660 <printf@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d08:	add	x1, x1, #0xc20
  401d0c:	mov	x0, #0x0                   	// #0
  401d10:	bl	401650 <dcgettext@plt>
  401d14:	bl	401660 <printf@plt>
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d20:	add	x1, x1, #0xc68
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	bl	401650 <dcgettext@plt>
  401d2c:	bl	401660 <printf@plt>
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d38:	add	x1, x1, #0xca8
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	bl	401650 <dcgettext@plt>
  401d44:	bl	401660 <printf@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d50:	add	x1, x1, #0xcf8
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	bl	401650 <dcgettext@plt>
  401d5c:	bl	401660 <printf@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d68:	add	x1, x1, #0xd48
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	bl	401650 <dcgettext@plt>
  401d74:	bl	401660 <printf@plt>
  401d78:	mov	w0, #0xa                   	// #10
  401d7c:	bl	4016a0 <putchar@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d88:	add	x1, x1, #0xd98
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	bl	401650 <dcgettext@plt>
  401d94:	bl	401660 <printf@plt>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401da0:	add	x1, x1, #0xdb0
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	bl	401650 <dcgettext@plt>
  401dac:	bl	401660 <printf@plt>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401db8:	add	x1, x1, #0xde8
  401dbc:	mov	x0, #0x0                   	// #0
  401dc0:	bl	401650 <dcgettext@plt>
  401dc4:	bl	401660 <printf@plt>
  401dc8:	mov	w0, #0xa                   	// #10
  401dcc:	bl	4016a0 <putchar@plt>
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401dd8:	add	x1, x1, #0xe30
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	bl	401650 <dcgettext@plt>
  401de4:	mov	x19, x0
  401de8:	adrp	x0, 405000 <ferror@plt+0x3930>
  401dec:	add	x0, x0, #0xf50
  401df0:	bl	401690 <getenv@plt>
  401df4:	adrp	x1, 405000 <ferror@plt+0x3930>
  401df8:	add	x1, x1, #0x920
  401dfc:	adrp	x2, 405000 <ferror@plt+0x3930>
  401e00:	add	x2, x2, #0x908
  401e04:	cmp	x0, #0x0
  401e08:	csel	x1, x2, x1, eq  // eq = none
  401e0c:	mov	x0, x19
  401e10:	bl	401660 <printf@plt>
  401e14:	mov	w0, #0xa                   	// #10
  401e18:	bl	4016a0 <putchar@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 405000 <ferror@plt+0x3930>
  401e24:	add	x1, x1, #0xf60
  401e28:	mov	x0, #0x0                   	// #0
  401e2c:	bl	401650 <dcgettext@plt>
  401e30:	adrp	x2, 405000 <ferror@plt+0x3930>
  401e34:	add	x2, x2, #0xfa0
  401e38:	adrp	x1, 405000 <ferror@plt+0x3930>
  401e3c:	add	x1, x1, #0xfb8
  401e40:	bl	401660 <printf@plt>
  401e44:	mov	w0, #0x0                   	// #0
  401e48:	bl	4013d0 <exit@plt>
  401e4c:	cmp	w0, #0x4
  401e50:	b.ne	401eec <ferror@plt+0x81c>  // b.any
  401e54:	adrp	x1, 417000 <ferror@plt+0x15930>
  401e58:	ldr	w0, [x1, #488]
  401e5c:	add	w2, w0, #0x1
  401e60:	str	w2, [x1, #488]
  401e64:	ldr	x25, [x19, w0, sxtw #3]
  401e68:	adrp	x0, 417000 <ferror@plt+0x15930>
  401e6c:	ldr	w1, [x0, #488]
  401e70:	add	w2, w1, #0x1
  401e74:	str	w2, [x0, #488]
  401e78:	sbfiz	x2, x1, #3, #32
  401e7c:	ldr	x21, [x19, x2]
  401e80:	add	w3, w1, #0x2
  401e84:	str	w3, [x0, #488]
  401e88:	add	x19, x19, x2
  401e8c:	ldr	x22, [x19, #8]
  401e90:	add	w1, w1, #0x3
  401e94:	str	w1, [x0, #488]
  401e98:	ldr	x23, [x19, #16]
  401e9c:	cmp	w1, w20
  401ea0:	b.ne	401f14 <ferror@plt+0x844>  // b.any
  401ea4:	bl	401680 <__errno_location@plt>
  401ea8:	mov	x20, x0
  401eac:	str	wzr, [x0]
  401eb0:	mov	w2, #0xa                   	// #10
  401eb4:	add	x1, x29, #0x78
  401eb8:	mov	x0, x23
  401ebc:	bl	4013a0 <strtoul@plt>
  401ec0:	mov	x19, x0
  401ec4:	ldr	w0, [x20]
  401ec8:	cbnz	w0, 401f18 <ferror@plt+0x848>
  401ecc:	ldrb	w0, [x23]
  401ed0:	cbz	w0, 401f50 <ferror@plt+0x880>
  401ed4:	ldr	x0, [x29, #120]
  401ed8:	ldrb	w0, [x0]
  401edc:	cmp	w0, #0x0
  401ee0:	mov	x0, #0x63                  	// #99
  401ee4:	csel	x19, x19, x0, eq  // eq = none
  401ee8:	b	401f1c <ferror@plt+0x84c>
  401eec:	mov	w2, #0x5                   	// #5
  401ef0:	adrp	x1, 405000 <ferror@plt+0x3930>
  401ef4:	add	x1, x1, #0xfe8
  401ef8:	mov	x0, #0x0                   	// #0
  401efc:	bl	401650 <dcgettext@plt>
  401f00:	mov	x2, x0
  401f04:	mov	w1, #0x0                   	// #0
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	bl	4013e0 <error@plt>
  401f10:	b	401e54 <ferror@plt+0x784>
  401f14:	bl	401530 <abort@plt>
  401f18:	mov	x19, #0x63                  	// #99
  401f1c:	adrp	x0, 417000 <ferror@plt+0x15930>
  401f20:	ldr	w0, [x0, #516]
  401f24:	cbnz	w0, 401f58 <ferror@plt+0x888>
  401f28:	cbz	x25, 401f34 <ferror@plt+0x864>
  401f2c:	ldrb	w0, [x25]
  401f30:	cbnz	w0, 401f74 <ferror@plt+0x8a4>
  401f34:	cmp	x19, #0x1
  401f38:	adrp	x0, 417000 <ferror@plt+0x15930>
  401f3c:	ldr	x1, [x0, #496]
  401f40:	csel	x0, x21, x22, eq  // eq = none
  401f44:	bl	4013c0 <fputs@plt>
  401f48:	mov	w0, #0x0                   	// #0
  401f4c:	bl	4013d0 <exit@plt>
  401f50:	mov	x19, #0x63                  	// #99
  401f54:	b	401f1c <ferror@plt+0x84c>
  401f58:	mov	x0, x21
  401f5c:	bl	401830 <ferror@plt+0x160>
  401f60:	mov	x21, x0
  401f64:	mov	x0, x22
  401f68:	bl	401830 <ferror@plt+0x160>
  401f6c:	mov	x22, x0
  401f70:	b	401f28 <ferror@plt+0x858>
  401f74:	ldr	x0, [x29, #104]
  401f78:	cbz	x0, 401f84 <ferror@plt+0x8b4>
  401f7c:	ldrb	w0, [x0]
  401f80:	cbnz	w0, 402020 <ferror@plt+0x950>
  401f84:	cbz	x28, 402030 <ferror@plt+0x960>
  401f88:	mov	x23, sp
  401f8c:	mov	x0, x28
  401f90:	bl	4013b0 <strlen@plt>
  401f94:	mov	x20, x0
  401f98:	add	x26, x0, #0x1
  401f9c:	mov	x0, x21
  401fa0:	bl	4013b0 <strlen@plt>
  401fa4:	add	x24, x0, #0x1
  401fa8:	add	x0, x26, x24
  401fac:	add	x0, x0, #0xf
  401fb0:	and	x0, x0, #0xfffffffffffffff0
  401fb4:	sub	sp, sp, x0
  401fb8:	mov	x2, x20
  401fbc:	mov	x1, x28
  401fc0:	mov	x0, sp
  401fc4:	bl	401380 <memcpy@plt>
  401fc8:	mov	w0, #0x4                   	// #4
  401fcc:	strb	w0, [sp, x20]
  401fd0:	mov	x2, x24
  401fd4:	mov	x1, x21
  401fd8:	add	x0, sp, x26
  401fdc:	bl	401380 <memcpy@plt>
  401fe0:	mov	w4, #0x5                   	// #5
  401fe4:	mov	x3, x19
  401fe8:	mov	x2, x22
  401fec:	mov	x1, sp
  401ff0:	mov	x0, x25
  401ff4:	bl	401600 <dcngettext@plt>
  401ff8:	cmp	sp, x0
  401ffc:	ccmp	x22, x0, #0x4, ne  // ne = any
  402000:	b.ne	40200c <ferror@plt+0x93c>  // b.any
  402004:	cmp	x19, #0x1
  402008:	csel	x0, x21, x22, eq  // eq = none
  40200c:	mov	sp, x23
  402010:	adrp	x1, 417000 <ferror@plt+0x15930>
  402014:	ldr	x1, [x1, #496]
  402018:	bl	4013c0 <fputs@plt>
  40201c:	b	401f48 <ferror@plt+0x878>
  402020:	ldr	x1, [x29, #104]
  402024:	mov	x0, x25
  402028:	bl	4014b0 <bindtextdomain@plt>
  40202c:	b	401f84 <ferror@plt+0x8b4>
  402030:	mov	w4, #0x5                   	// #5
  402034:	mov	x3, x19
  402038:	mov	x2, x22
  40203c:	mov	x1, x21
  402040:	mov	x0, x25
  402044:	bl	401600 <dcngettext@plt>
  402048:	b	402010 <ferror@plt+0x940>
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	mov	x29, sp
  402054:	str	x19, [sp, #16]
  402058:	adrp	x0, 417000 <ferror@plt+0x15930>
  40205c:	ldr	x0, [x0, #496]
  402060:	bl	402228 <ferror@plt+0xb58>
  402064:	cbnz	w0, 4020bc <ferror@plt+0x9ec>
  402068:	bl	401680 <__errno_location@plt>
  40206c:	mov	x19, x0
  402070:	str	wzr, [x0]
  402074:	adrp	x0, 417000 <ferror@plt+0x15930>
  402078:	ldr	x0, [x0, #472]
  40207c:	bl	4016d0 <ferror@plt>
  402080:	cbnz	w0, 4020f4 <ferror@plt+0xa24>
  402084:	adrp	x0, 417000 <ferror@plt+0x15930>
  402088:	ldr	x0, [x0, #472]
  40208c:	bl	401610 <fflush@plt>
  402090:	cbnz	w0, 4020f4 <ferror@plt+0xa24>
  402094:	adrp	x0, 417000 <ferror@plt+0x15930>
  402098:	ldr	x0, [x0, #472]
  40209c:	bl	401450 <fclose@plt>
  4020a0:	cbz	w0, 4020b0 <ferror@plt+0x9e0>
  4020a4:	ldr	w0, [x19]
  4020a8:	cmp	w0, #0x9
  4020ac:	b.ne	402108 <ferror@plt+0xa38>  // b.any
  4020b0:	ldr	x19, [sp, #16]
  4020b4:	ldp	x29, x30, [sp], #32
  4020b8:	ret
  4020bc:	bl	401680 <__errno_location@plt>
  4020c0:	ldr	w19, [x0]
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4020cc:	add	x1, x1, #0xd8
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	bl	401650 <dcgettext@plt>
  4020d8:	mov	x3, x0
  4020dc:	adrp	x2, 406000 <ferror@plt+0x4930>
  4020e0:	add	x2, x2, #0xe8
  4020e4:	mov	w1, w19
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	bl	4013e0 <error@plt>
  4020f0:	b	402068 <ferror@plt+0x998>
  4020f4:	adrp	x0, 417000 <ferror@plt+0x15930>
  4020f8:	ldr	x0, [x0, #472]
  4020fc:	bl	401450 <fclose@plt>
  402100:	mov	w0, #0x1                   	// #1
  402104:	bl	4013d0 <exit@plt>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	4013d0 <exit@plt>
  402110:	stp	x29, x30, [sp, #-48]!
  402114:	mov	x29, sp
  402118:	stp	x19, x20, [sp, #16]
  40211c:	str	x21, [sp, #32]
  402120:	mov	x19, x0
  402124:	and	w21, w1, #0xff
  402128:	adrp	x0, 417000 <ferror@plt+0x15930>
  40212c:	ldr	x0, [x0, #496]
  402130:	cmp	x0, x19
  402134:	b.eq	402190 <ferror@plt+0xac0>  // b.none
  402138:	bl	401680 <__errno_location@plt>
  40213c:	mov	x20, x0
  402140:	str	wzr, [x0]
  402144:	mov	x0, x19
  402148:	bl	4016d0 <ferror@plt>
  40214c:	cbnz	w0, 4021b0 <ferror@plt+0xae0>
  402150:	cbz	w21, 402200 <ferror@plt+0xb30>
  402154:	mov	x0, x19
  402158:	bl	401610 <fflush@plt>
  40215c:	mov	w21, w0
  402160:	cbz	w0, 4021e0 <ferror@plt+0xb10>
  402164:	ldr	w21, [x20]
  402168:	mov	x0, x19
  40216c:	bl	401450 <fclose@plt>
  402170:	str	w21, [x20]
  402174:	ldr	w0, [x20]
  402178:	cmp	w0, #0x20
  40217c:	csetm	w0, ne  // ne = any
  402180:	ldp	x19, x20, [sp, #16]
  402184:	ldr	x21, [sp, #32]
  402188:	ldp	x29, x30, [sp], #48
  40218c:	ret
  402190:	adrp	x0, 417000 <ferror@plt+0x15930>
  402194:	ldrb	w1, [x0, #520]
  402198:	mov	w0, #0x0                   	// #0
  40219c:	cbnz	w1, 402180 <ferror@plt+0xab0>
  4021a0:	adrp	x0, 417000 <ferror@plt+0x15930>
  4021a4:	mov	w1, #0x1                   	// #1
  4021a8:	strb	w1, [x0, #520]
  4021ac:	b	402138 <ferror@plt+0xa68>
  4021b0:	mov	x0, x19
  4021b4:	bl	401610 <fflush@plt>
  4021b8:	cbnz	w0, 402164 <ferror@plt+0xa94>
  4021bc:	mov	x1, x19
  4021c0:	bl	401430 <fputc@plt>
  4021c4:	cmn	w0, #0x1
  4021c8:	b.eq	402164 <ferror@plt+0xa94>  // b.none
  4021cc:	mov	x0, x19
  4021d0:	bl	401610 <fflush@plt>
  4021d4:	cbnz	w0, 402164 <ferror@plt+0xa94>
  4021d8:	str	wzr, [x20]
  4021dc:	b	402164 <ferror@plt+0xa94>
  4021e0:	mov	x0, x19
  4021e4:	bl	401450 <fclose@plt>
  4021e8:	cbz	w0, 402180 <ferror@plt+0xab0>
  4021ec:	ldr	w0, [x20]
  4021f0:	cmp	w0, #0x9
  4021f4:	b.ne	402174 <ferror@plt+0xaa4>  // b.any
  4021f8:	mov	w0, w21
  4021fc:	b	402180 <ferror@plt+0xab0>
  402200:	mov	x0, x19
  402204:	bl	401450 <fclose@plt>
  402208:	cbz	w0, 402180 <ferror@plt+0xab0>
  40220c:	b	402174 <ferror@plt+0xaa4>
  402210:	stp	x29, x30, [sp, #-16]!
  402214:	mov	x29, sp
  402218:	mov	w1, #0x0                   	// #0
  40221c:	bl	402110 <ferror@plt+0xa40>
  402220:	ldp	x29, x30, [sp], #16
  402224:	ret
  402228:	stp	x29, x30, [sp, #-16]!
  40222c:	mov	x29, sp
  402230:	mov	w1, #0x1                   	// #1
  402234:	bl	402110 <ferror@plt+0xa40>
  402238:	ldp	x29, x30, [sp], #16
  40223c:	ret
  402240:	stp	x29, x30, [sp, #-48]!
  402244:	mov	x29, sp
  402248:	cbz	x0, 4022c0 <ferror@plt+0xbf0>
  40224c:	stp	x19, x20, [sp, #16]
  402250:	mov	x19, x0
  402254:	mov	w1, #0x2f                  	// #47
  402258:	bl	401510 <strrchr@plt>
  40225c:	mov	x20, x0
  402260:	cbz	x0, 4022f4 <ferror@plt+0xc24>
  402264:	str	x21, [sp, #32]
  402268:	add	x21, x0, #0x1
  40226c:	sub	x0, x21, x19
  402270:	cmp	x0, #0x6
  402274:	b.le	4022e8 <ferror@plt+0xc18>
  402278:	mov	x2, #0x7                   	// #7
  40227c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402280:	add	x1, x1, #0x128
  402284:	sub	x0, x20, #0x6
  402288:	bl	4014a0 <strncmp@plt>
  40228c:	cbnz	w0, 4022f0 <ferror@plt+0xc20>
  402290:	mov	x2, #0x3                   	// #3
  402294:	adrp	x1, 406000 <ferror@plt+0x4930>
  402298:	add	x1, x1, #0x130
  40229c:	mov	x0, x21
  4022a0:	bl	4014a0 <strncmp@plt>
  4022a4:	mov	x19, x21
  4022a8:	cbnz	w0, 402310 <ferror@plt+0xc40>
  4022ac:	add	x19, x20, #0x4
  4022b0:	adrp	x0, 417000 <ferror@plt+0x15930>
  4022b4:	str	x19, [x0, #504]
  4022b8:	ldr	x21, [sp, #32]
  4022bc:	b	4022f4 <ferror@plt+0xc24>
  4022c0:	stp	x19, x20, [sp, #16]
  4022c4:	str	x21, [sp, #32]
  4022c8:	adrp	x0, 417000 <ferror@plt+0x15930>
  4022cc:	ldr	x3, [x0, #472]
  4022d0:	mov	x2, #0x37                  	// #55
  4022d4:	mov	x1, #0x1                   	// #1
  4022d8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4022dc:	add	x0, x0, #0xf0
  4022e0:	bl	4015f0 <fwrite@plt>
  4022e4:	bl	401530 <abort@plt>
  4022e8:	ldr	x21, [sp, #32]
  4022ec:	b	4022f4 <ferror@plt+0xc24>
  4022f0:	ldr	x21, [sp, #32]
  4022f4:	adrp	x0, 417000 <ferror@plt+0x15930>
  4022f8:	str	x19, [x0, #528]
  4022fc:	adrp	x0, 417000 <ferror@plt+0x15930>
  402300:	str	x19, [x0, #464]
  402304:	ldp	x19, x20, [sp, #16]
  402308:	ldp	x29, x30, [sp], #48
  40230c:	ret
  402310:	ldr	x21, [sp, #32]
  402314:	b	4022f4 <ferror@plt+0xc24>
  402318:	stp	x29, x30, [sp, #-208]!
  40231c:	mov	x29, sp
  402320:	stp	x19, x20, [sp, #16]
  402324:	stp	x23, x24, [sp, #48]
  402328:	stp	x25, x26, [sp, #64]
  40232c:	mov	x19, x0
  402330:	mov	x0, x1
  402334:	mov	w1, #0x2                   	// #2
  402338:	bl	402f0c <ferror@plt+0x183c>
  40233c:	mov	x24, x0
  402340:	ldrb	w0, [x19]
  402344:	cbz	w0, 402b04 <ferror@plt+0x1434>
  402348:	stp	x21, x22, [sp, #32]
  40234c:	adrp	x21, 406000 <ferror@plt+0x4930>
  402350:	add	x21, x21, #0x220
  402354:	b	402b7c <ferror@plt+0x14ac>
  402358:	str	x19, [sp, #96]
  40235c:	strb	wzr, [sp, #80]
  402360:	stur	xzr, [sp, #84]
  402364:	strb	wzr, [sp, #92]
  402368:	cmp	x20, x19
  40236c:	b.ls	402540 <ferror@plt+0xe70>  // b.plast
  402370:	mov	w19, #0x1                   	// #1
  402374:	add	x22, sp, #0x54
  402378:	b	402464 <ferror@plt+0xd94>
  40237c:	mov	x0, x22
  402380:	bl	401540 <mbsinit@plt>
  402384:	cbz	w0, 402400 <ferror@plt+0xd30>
  402388:	strb	w19, [sp, #80]
  40238c:	ldr	x23, [sp, #96]
  402390:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402394:	mov	x1, x0
  402398:	mov	x0, x23
  40239c:	bl	402ed4 <ferror@plt+0x1804>
  4023a0:	mov	x3, x22
  4023a4:	mov	x2, x0
  4023a8:	mov	x1, x23
  4023ac:	add	x0, sp, #0x74
  4023b0:	bl	403648 <ferror@plt+0x1f78>
  4023b4:	str	x0, [sp, #104]
  4023b8:	cmn	x0, #0x1
  4023bc:	b.eq	402420 <ferror@plt+0xd50>  // b.none
  4023c0:	cmn	x0, #0x2
  4023c4:	b.eq	4024a4 <ferror@plt+0xdd4>  // b.none
  4023c8:	cbnz	x0, 4023e8 <ferror@plt+0xd18>
  4023cc:	mov	x0, #0x1                   	// #1
  4023d0:	str	x0, [sp, #104]
  4023d4:	ldr	x0, [sp, #96]
  4023d8:	ldrb	w0, [x0]
  4023dc:	cbnz	w0, 4024b8 <ferror@plt+0xde8>
  4023e0:	ldr	w0, [sp, #116]
  4023e4:	cbnz	w0, 4024d8 <ferror@plt+0xe08>
  4023e8:	strb	w19, [sp, #112]
  4023ec:	mov	x0, x22
  4023f0:	bl	401540 <mbsinit@plt>
  4023f4:	cbz	w0, 40242c <ferror@plt+0xd5c>
  4023f8:	strb	wzr, [sp, #80]
  4023fc:	b	40242c <ferror@plt+0xd5c>
  402400:	adrp	x3, 406000 <ferror@plt+0x4930>
  402404:	add	x3, x3, #0x1b0
  402408:	mov	w2, #0x96                  	// #150
  40240c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402410:	add	x1, x1, #0x138
  402414:	adrp	x0, 406000 <ferror@plt+0x4930>
  402418:	add	x0, x0, #0x148
  40241c:	bl	401670 <__assert_fail@plt>
  402420:	mov	x0, #0x1                   	// #1
  402424:	str	x0, [sp, #104]
  402428:	strb	wzr, [sp, #112]
  40242c:	strb	w19, [sp, #92]
  402430:	ldrb	w0, [sp, #112]
  402434:	cbz	w0, 402440 <ferror@plt+0xd70>
  402438:	ldr	w0, [sp, #116]
  40243c:	cbz	w0, 4024f8 <ferror@plt+0xe28>
  402440:	ldrb	w3, [sp, #112]
  402444:	ldr	w0, [sp, #116]
  402448:	ldr	x1, [sp, #96]
  40244c:	ldr	x2, [sp, #104]
  402450:	add	x1, x1, x2
  402454:	str	x1, [sp, #96]
  402458:	strb	wzr, [sp, #92]
  40245c:	cmp	x1, x20
  402460:	b.cs	4024fc <ferror@plt+0xe2c>  // b.hs, b.nlast
  402464:	ldrb	w0, [sp, #92]
  402468:	cbnz	w0, 402430 <ferror@plt+0xd60>
  40246c:	ldrb	w0, [sp, #80]
  402470:	cbnz	w0, 40238c <ferror@plt+0xcbc>
  402474:	ldr	x2, [sp, #96]
  402478:	ldrb	w1, [x2]
  40247c:	ubfx	x0, x1, #5, #3
  402480:	ldr	w0, [x21, x0, lsl #2]
  402484:	lsr	w0, w0, w1
  402488:	tbz	w0, #0, 40237c <ferror@plt+0xcac>
  40248c:	mov	x0, #0x1                   	// #1
  402490:	str	x0, [sp, #104]
  402494:	ldrb	w1, [x2]
  402498:	str	w1, [sp, #116]
  40249c:	strb	w0, [sp, #112]
  4024a0:	b	40242c <ferror@plt+0xd5c>
  4024a4:	ldr	x0, [sp, #96]
  4024a8:	bl	4013b0 <strlen@plt>
  4024ac:	str	x0, [sp, #104]
  4024b0:	strb	wzr, [sp, #112]
  4024b4:	b	40242c <ferror@plt+0xd5c>
  4024b8:	adrp	x3, 406000 <ferror@plt+0x4930>
  4024bc:	add	x3, x3, #0x1b0
  4024c0:	mov	w2, #0xb2                  	// #178
  4024c4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4024c8:	add	x1, x1, #0x138
  4024cc:	adrp	x0, 406000 <ferror@plt+0x4930>
  4024d0:	add	x0, x0, #0x160
  4024d4:	bl	401670 <__assert_fail@plt>
  4024d8:	adrp	x3, 406000 <ferror@plt+0x4930>
  4024dc:	add	x3, x3, #0x1b0
  4024e0:	mov	w2, #0xb3                  	// #179
  4024e4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4024e8:	add	x1, x1, #0x138
  4024ec:	adrp	x0, 406000 <ferror@plt+0x4930>
  4024f0:	add	x0, x0, #0x178
  4024f4:	bl	401670 <__assert_fail@plt>
  4024f8:	bl	401530 <abort@plt>
  4024fc:	mov	w25, #0x1                   	// #1
  402500:	cbz	w3, 402510 <ferror@plt+0xe40>
  402504:	bl	401640 <iswalnum@plt>
  402508:	cmp	w0, #0x0
  40250c:	cset	w25, eq  // eq = none
  402510:	str	x20, [sp, #96]
  402514:	strb	wzr, [sp, #80]
  402518:	add	x22, sp, #0x50
  40251c:	str	xzr, [x22, #4]!
  402520:	strb	wzr, [sp, #92]
  402524:	str	x24, [sp, #160]
  402528:	strb	wzr, [sp, #144]
  40252c:	stur	xzr, [sp, #148]
  402530:	strb	wzr, [sp, #156]
  402534:	mov	w19, #0x1                   	// #1
  402538:	add	x23, sp, #0x94
  40253c:	b	402634 <ferror@plt+0xf64>
  402540:	mov	w25, #0x1                   	// #1
  402544:	b	402510 <ferror@plt+0xe40>
  402548:	mov	x0, x22
  40254c:	bl	401540 <mbsinit@plt>
  402550:	cbz	w0, 4025cc <ferror@plt+0xefc>
  402554:	strb	w19, [sp, #80]
  402558:	ldr	x26, [sp, #96]
  40255c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402560:	mov	x1, x0
  402564:	mov	x0, x26
  402568:	bl	402ed4 <ferror@plt+0x1804>
  40256c:	mov	x3, x22
  402570:	mov	x2, x0
  402574:	mov	x1, x26
  402578:	add	x0, sp, #0x74
  40257c:	bl	403648 <ferror@plt+0x1f78>
  402580:	str	x0, [sp, #104]
  402584:	cmn	x0, #0x1
  402588:	b.eq	4025ec <ferror@plt+0xf1c>  // b.none
  40258c:	cmn	x0, #0x2
  402590:	b.eq	4026c4 <ferror@plt+0xff4>  // b.none
  402594:	cbnz	x0, 4025b4 <ferror@plt+0xee4>
  402598:	mov	x0, #0x1                   	// #1
  40259c:	str	x0, [sp, #104]
  4025a0:	ldr	x0, [sp, #96]
  4025a4:	ldrb	w0, [x0]
  4025a8:	cbnz	w0, 4026d8 <ferror@plt+0x1008>
  4025ac:	ldr	w0, [sp, #116]
  4025b0:	cbnz	w0, 4026f8 <ferror@plt+0x1028>
  4025b4:	strb	w19, [sp, #112]
  4025b8:	mov	x0, x22
  4025bc:	bl	401540 <mbsinit@plt>
  4025c0:	cbz	w0, 4025f8 <ferror@plt+0xf28>
  4025c4:	strb	wzr, [sp, #80]
  4025c8:	b	4025f8 <ferror@plt+0xf28>
  4025cc:	adrp	x3, 406000 <ferror@plt+0x4930>
  4025d0:	add	x3, x3, #0x1b0
  4025d4:	mov	w2, #0x96                  	// #150
  4025d8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4025dc:	add	x1, x1, #0x138
  4025e0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4025e4:	add	x0, x0, #0x148
  4025e8:	bl	401670 <__assert_fail@plt>
  4025ec:	mov	x0, #0x1                   	// #1
  4025f0:	str	x0, [sp, #104]
  4025f4:	strb	wzr, [sp, #112]
  4025f8:	strb	w19, [sp, #92]
  4025fc:	ldrb	w0, [sp, #112]
  402600:	cbz	w0, 40260c <ferror@plt+0xf3c>
  402604:	ldr	w0, [sp, #116]
  402608:	cbz	w0, 402718 <ferror@plt+0x1048>
  40260c:	ldr	x1, [sp, #96]
  402610:	ldr	x0, [sp, #104]
  402614:	add	x1, x1, x0
  402618:	str	x1, [sp, #96]
  40261c:	strb	wzr, [sp, #92]
  402620:	ldr	x1, [sp, #160]
  402624:	ldr	x0, [sp, #168]
  402628:	add	x1, x1, x0
  40262c:	str	x1, [sp, #160]
  402630:	strb	wzr, [sp, #156]
  402634:	ldrb	w0, [sp, #156]
  402638:	cbnz	w0, 402674 <ferror@plt+0xfa4>
  40263c:	ldrb	w0, [sp, #144]
  402640:	cbnz	w0, 40272c <ferror@plt+0x105c>
  402644:	ldr	x2, [sp, #160]
  402648:	ldrb	w1, [x2]
  40264c:	ubfx	x0, x1, #5, #3
  402650:	ldr	w0, [x21, x0, lsl #2]
  402654:	lsr	w0, w0, w1
  402658:	tbz	w0, #0, 40271c <ferror@plt+0x104c>
  40265c:	mov	x0, #0x1                   	// #1
  402660:	str	x0, [sp, #168]
  402664:	ldrb	w1, [x2]
  402668:	str	w1, [sp, #180]
  40266c:	strb	w0, [sp, #176]
  402670:	strb	w19, [sp, #156]
  402674:	ldrb	w26, [sp, #176]
  402678:	cbz	w26, 402684 <ferror@plt+0xfb4>
  40267c:	ldr	w0, [sp, #180]
  402680:	cbz	w0, 402824 <ferror@plt+0x1154>
  402684:	ldrb	w0, [sp, #92]
  402688:	cbnz	w0, 4025fc <ferror@plt+0xf2c>
  40268c:	ldrb	w0, [sp, #80]
  402690:	cbnz	w0, 402558 <ferror@plt+0xe88>
  402694:	ldr	x2, [sp, #96]
  402698:	ldrb	w1, [x2]
  40269c:	ubfx	x0, x1, #5, #3
  4026a0:	ldr	w0, [x21, x0, lsl #2]
  4026a4:	lsr	w0, w0, w1
  4026a8:	tbz	w0, #0, 402548 <ferror@plt+0xe78>
  4026ac:	mov	x0, #0x1                   	// #1
  4026b0:	str	x0, [sp, #104]
  4026b4:	ldrb	w1, [x2]
  4026b8:	str	w1, [sp, #116]
  4026bc:	strb	w0, [sp, #112]
  4026c0:	b	4025f8 <ferror@plt+0xf28>
  4026c4:	ldr	x0, [sp, #96]
  4026c8:	bl	4013b0 <strlen@plt>
  4026cc:	str	x0, [sp, #104]
  4026d0:	strb	wzr, [sp, #112]
  4026d4:	b	4025f8 <ferror@plt+0xf28>
  4026d8:	adrp	x3, 406000 <ferror@plt+0x4930>
  4026dc:	add	x3, x3, #0x1b0
  4026e0:	mov	w2, #0xb2                  	// #178
  4026e4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4026e8:	add	x1, x1, #0x138
  4026ec:	adrp	x0, 406000 <ferror@plt+0x4930>
  4026f0:	add	x0, x0, #0x160
  4026f4:	bl	401670 <__assert_fail@plt>
  4026f8:	adrp	x3, 406000 <ferror@plt+0x4930>
  4026fc:	add	x3, x3, #0x1b0
  402700:	mov	w2, #0xb3                  	// #179
  402704:	adrp	x1, 406000 <ferror@plt+0x4930>
  402708:	add	x1, x1, #0x138
  40270c:	adrp	x0, 406000 <ferror@plt+0x4930>
  402710:	add	x0, x0, #0x178
  402714:	bl	401670 <__assert_fail@plt>
  402718:	bl	401530 <abort@plt>
  40271c:	mov	x0, x23
  402720:	bl	401540 <mbsinit@plt>
  402724:	cbz	w0, 4027a0 <ferror@plt+0x10d0>
  402728:	strb	w19, [sp, #144]
  40272c:	ldr	x26, [sp, #160]
  402730:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402734:	mov	x1, x0
  402738:	mov	x0, x26
  40273c:	bl	402ed4 <ferror@plt+0x1804>
  402740:	mov	x3, x23
  402744:	mov	x2, x0
  402748:	mov	x1, x26
  40274c:	add	x0, sp, #0xb4
  402750:	bl	403648 <ferror@plt+0x1f78>
  402754:	str	x0, [sp, #168]
  402758:	cmn	x0, #0x1
  40275c:	b.eq	4027c0 <ferror@plt+0x10f0>  // b.none
  402760:	cmn	x0, #0x2
  402764:	b.eq	4027d0 <ferror@plt+0x1100>  // b.none
  402768:	cbnz	x0, 402788 <ferror@plt+0x10b8>
  40276c:	mov	x0, #0x1                   	// #1
  402770:	str	x0, [sp, #168]
  402774:	ldr	x0, [sp, #160]
  402778:	ldrb	w0, [x0]
  40277c:	cbnz	w0, 4027e4 <ferror@plt+0x1114>
  402780:	ldr	w0, [sp, #180]
  402784:	cbnz	w0, 402804 <ferror@plt+0x1134>
  402788:	strb	w19, [sp, #176]
  40278c:	mov	x0, x23
  402790:	bl	401540 <mbsinit@plt>
  402794:	cbz	w0, 402670 <ferror@plt+0xfa0>
  402798:	strb	wzr, [sp, #144]
  40279c:	b	402670 <ferror@plt+0xfa0>
  4027a0:	adrp	x3, 406000 <ferror@plt+0x4930>
  4027a4:	add	x3, x3, #0x1b0
  4027a8:	mov	w2, #0x96                  	// #150
  4027ac:	adrp	x1, 406000 <ferror@plt+0x4930>
  4027b0:	add	x1, x1, #0x138
  4027b4:	adrp	x0, 406000 <ferror@plt+0x4930>
  4027b8:	add	x0, x0, #0x148
  4027bc:	bl	401670 <__assert_fail@plt>
  4027c0:	mov	x0, #0x1                   	// #1
  4027c4:	str	x0, [sp, #168]
  4027c8:	strb	wzr, [sp, #176]
  4027cc:	b	402670 <ferror@plt+0xfa0>
  4027d0:	ldr	x0, [sp, #160]
  4027d4:	bl	4013b0 <strlen@plt>
  4027d8:	str	x0, [sp, #168]
  4027dc:	strb	wzr, [sp, #176]
  4027e0:	b	402670 <ferror@plt+0xfa0>
  4027e4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4027e8:	add	x3, x3, #0x1b0
  4027ec:	mov	w2, #0xb2                  	// #178
  4027f0:	adrp	x1, 406000 <ferror@plt+0x4930>
  4027f4:	add	x1, x1, #0x138
  4027f8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4027fc:	add	x0, x0, #0x160
  402800:	bl	401670 <__assert_fail@plt>
  402804:	adrp	x3, 406000 <ferror@plt+0x4930>
  402808:	add	x3, x3, #0x1b0
  40280c:	mov	w2, #0xb3                  	// #179
  402810:	adrp	x1, 406000 <ferror@plt+0x4930>
  402814:	add	x1, x1, #0x138
  402818:	adrp	x0, 406000 <ferror@plt+0x4930>
  40281c:	add	x0, x0, #0x178
  402820:	bl	401670 <__assert_fail@plt>
  402824:	ldrb	w0, [sp, #92]
  402828:	cbnz	w0, 402868 <ferror@plt+0x1198>
  40282c:	ldrb	w0, [sp, #80]
  402830:	cbnz	w0, 4028f8 <ferror@plt+0x1228>
  402834:	ldr	x2, [sp, #96]
  402838:	ldrb	w1, [x2]
  40283c:	ubfx	x0, x1, #5, #3
  402840:	ldr	w0, [x21, x0, lsl #2]
  402844:	lsr	w0, w0, w1
  402848:	tbz	w0, #0, 4028e4 <ferror@plt+0x1214>
  40284c:	mov	x0, #0x1                   	// #1
  402850:	str	x0, [sp, #104]
  402854:	ldrb	w1, [x2]
  402858:	str	w1, [sp, #116]
  40285c:	strb	w0, [sp, #112]
  402860:	mov	w0, #0x1                   	// #1
  402864:	strb	w0, [sp, #92]
  402868:	ldrb	w0, [sp, #112]
  40286c:	cbz	w0, 402878 <ferror@plt+0x11a8>
  402870:	ldr	w1, [sp, #116]
  402874:	cbz	w1, 4029f4 <ferror@plt+0x1324>
  402878:	ldrb	w0, [sp, #112]
  40287c:	cbz	w0, 402890 <ferror@plt+0x11c0>
  402880:	ldr	w0, [sp, #116]
  402884:	bl	401640 <iswalnum@plt>
  402888:	cmp	w0, #0x0
  40288c:	cset	w26, eq  // eq = none
  402890:	ands	w25, w25, w26
  402894:	b.ne	402be8 <ferror@plt+0x1518>  // b.any
  402898:	str	x20, [sp, #96]
  40289c:	strb	wzr, [sp, #80]
  4028a0:	stur	xzr, [sp, #84]
  4028a4:	strb	wzr, [sp, #92]
  4028a8:	ldrb	w1, [x20]
  4028ac:	ubfx	x0, x1, #5, #3
  4028b0:	ldr	w0, [x21, x0, lsl #2]
  4028b4:	lsr	w0, w0, w1
  4028b8:	tbz	w0, #0, 4029fc <ferror@plt+0x132c>
  4028bc:	mov	x0, #0x1                   	// #1
  4028c0:	str	x0, [sp, #104]
  4028c4:	ldrb	w1, [x20]
  4028c8:	str	w1, [sp, #116]
  4028cc:	strb	w0, [sp, #112]
  4028d0:	ldr	w0, [sp, #116]
  4028d4:	cbz	w0, 402be0 <ferror@plt+0x1510>
  4028d8:	ldr	x19, [sp, #104]
  4028dc:	add	x19, x20, x19
  4028e0:	b	402b74 <ferror@plt+0x14a4>
  4028e4:	add	x0, sp, #0x54
  4028e8:	bl	401540 <mbsinit@plt>
  4028ec:	cbz	w0, 402970 <ferror@plt+0x12a0>
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	strb	w0, [sp, #80]
  4028f8:	ldr	x19, [sp, #96]
  4028fc:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402900:	mov	x1, x0
  402904:	mov	x0, x19
  402908:	bl	402ed4 <ferror@plt+0x1804>
  40290c:	add	x3, sp, #0x54
  402910:	mov	x2, x0
  402914:	mov	x1, x19
  402918:	add	x0, sp, #0x74
  40291c:	bl	403648 <ferror@plt+0x1f78>
  402920:	str	x0, [sp, #104]
  402924:	cmn	x0, #0x1
  402928:	b.eq	402990 <ferror@plt+0x12c0>  // b.none
  40292c:	cmn	x0, #0x2
  402930:	b.eq	4029a0 <ferror@plt+0x12d0>  // b.none
  402934:	cbnz	x0, 402954 <ferror@plt+0x1284>
  402938:	mov	x0, #0x1                   	// #1
  40293c:	str	x0, [sp, #104]
  402940:	ldr	x0, [sp, #96]
  402944:	ldrb	w0, [x0]
  402948:	cbnz	w0, 4029b4 <ferror@plt+0x12e4>
  40294c:	ldr	w0, [sp, #116]
  402950:	cbnz	w0, 4029d4 <ferror@plt+0x1304>
  402954:	mov	w0, #0x1                   	// #1
  402958:	strb	w0, [sp, #112]
  40295c:	add	x0, sp, #0x54
  402960:	bl	401540 <mbsinit@plt>
  402964:	cbz	w0, 402860 <ferror@plt+0x1190>
  402968:	strb	wzr, [sp, #80]
  40296c:	b	402860 <ferror@plt+0x1190>
  402970:	adrp	x3, 406000 <ferror@plt+0x4930>
  402974:	add	x3, x3, #0x1b0
  402978:	mov	w2, #0x96                  	// #150
  40297c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402980:	add	x1, x1, #0x138
  402984:	adrp	x0, 406000 <ferror@plt+0x4930>
  402988:	add	x0, x0, #0x148
  40298c:	bl	401670 <__assert_fail@plt>
  402990:	mov	x0, #0x1                   	// #1
  402994:	str	x0, [sp, #104]
  402998:	strb	wzr, [sp, #112]
  40299c:	b	402860 <ferror@plt+0x1190>
  4029a0:	ldr	x0, [sp, #96]
  4029a4:	bl	4013b0 <strlen@plt>
  4029a8:	str	x0, [sp, #104]
  4029ac:	strb	wzr, [sp, #112]
  4029b0:	b	402860 <ferror@plt+0x1190>
  4029b4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4029b8:	add	x3, x3, #0x1b0
  4029bc:	mov	w2, #0xb2                  	// #178
  4029c0:	adrp	x1, 406000 <ferror@plt+0x4930>
  4029c4:	add	x1, x1, #0x138
  4029c8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4029cc:	add	x0, x0, #0x160
  4029d0:	bl	401670 <__assert_fail@plt>
  4029d4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4029d8:	add	x3, x3, #0x1b0
  4029dc:	mov	w2, #0xb3                  	// #179
  4029e0:	adrp	x1, 406000 <ferror@plt+0x4930>
  4029e4:	add	x1, x1, #0x138
  4029e8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4029ec:	add	x0, x0, #0x178
  4029f0:	bl	401670 <__assert_fail@plt>
  4029f4:	mov	w26, w0
  4029f8:	b	402890 <ferror@plt+0x11c0>
  4029fc:	add	x0, sp, #0x54
  402a00:	bl	401540 <mbsinit@plt>
  402a04:	cbz	w0, 402a74 <ferror@plt+0x13a4>
  402a08:	mov	w0, #0x1                   	// #1
  402a0c:	strb	w0, [sp, #80]
  402a10:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402a14:	mov	x1, x0
  402a18:	mov	x0, x20
  402a1c:	bl	402ed4 <ferror@plt+0x1804>
  402a20:	add	x3, sp, #0x54
  402a24:	mov	x2, x0
  402a28:	mov	x1, x20
  402a2c:	add	x0, sp, #0x74
  402a30:	bl	403648 <ferror@plt+0x1f78>
  402a34:	str	x0, [sp, #104]
  402a38:	cmn	x0, #0x1
  402a3c:	b.eq	402a94 <ferror@plt+0x13c4>  // b.none
  402a40:	cmn	x0, #0x2
  402a44:	b.eq	402aa4 <ferror@plt+0x13d4>  // b.none
  402a48:	cbnz	x0, 402a68 <ferror@plt+0x1398>
  402a4c:	mov	x0, #0x1                   	// #1
  402a50:	str	x0, [sp, #104]
  402a54:	ldr	x0, [sp, #96]
  402a58:	ldrb	w0, [x0]
  402a5c:	cbnz	w0, 402ab8 <ferror@plt+0x13e8>
  402a60:	ldr	w0, [sp, #116]
  402a64:	cbnz	w0, 402ad8 <ferror@plt+0x1408>
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	strb	w0, [sp, #112]
  402a70:	b	4028d0 <ferror@plt+0x1200>
  402a74:	adrp	x3, 406000 <ferror@plt+0x4930>
  402a78:	add	x3, x3, #0x1b0
  402a7c:	mov	w2, #0x96                  	// #150
  402a80:	adrp	x1, 406000 <ferror@plt+0x4930>
  402a84:	add	x1, x1, #0x138
  402a88:	adrp	x0, 406000 <ferror@plt+0x4930>
  402a8c:	add	x0, x0, #0x148
  402a90:	bl	401670 <__assert_fail@plt>
  402a94:	mov	x0, #0x1                   	// #1
  402a98:	str	x0, [sp, #104]
  402a9c:	strb	wzr, [sp, #112]
  402aa0:	b	4028d8 <ferror@plt+0x1208>
  402aa4:	ldr	x0, [sp, #96]
  402aa8:	bl	4013b0 <strlen@plt>
  402aac:	str	x0, [sp, #104]
  402ab0:	strb	wzr, [sp, #112]
  402ab4:	b	4028d8 <ferror@plt+0x1208>
  402ab8:	adrp	x3, 406000 <ferror@plt+0x4930>
  402abc:	add	x3, x3, #0x1b0
  402ac0:	mov	w2, #0xb2                  	// #178
  402ac4:	adrp	x1, 406000 <ferror@plt+0x4930>
  402ac8:	add	x1, x1, #0x138
  402acc:	adrp	x0, 406000 <ferror@plt+0x4930>
  402ad0:	add	x0, x0, #0x160
  402ad4:	bl	401670 <__assert_fail@plt>
  402ad8:	adrp	x3, 406000 <ferror@plt+0x4930>
  402adc:	add	x3, x3, #0x1b0
  402ae0:	mov	w2, #0xb3                  	// #179
  402ae4:	adrp	x1, 406000 <ferror@plt+0x4930>
  402ae8:	add	x1, x1, #0x138
  402aec:	adrp	x0, 406000 <ferror@plt+0x4930>
  402af0:	add	x0, x0, #0x178
  402af4:	bl	401670 <__assert_fail@plt>
  402af8:	mov	w25, #0x0                   	// #0
  402afc:	ldp	x21, x22, [sp, #32]
  402b00:	b	402b14 <ferror@plt+0x1444>
  402b04:	mov	w25, #0x0                   	// #0
  402b08:	b	402b14 <ferror@plt+0x1444>
  402b0c:	mov	w25, #0x0                   	// #0
  402b10:	ldp	x21, x22, [sp, #32]
  402b14:	mov	x0, x24
  402b18:	bl	4015c0 <free@plt>
  402b1c:	mov	w0, w25
  402b20:	ldp	x19, x20, [sp, #16]
  402b24:	ldp	x23, x24, [sp, #48]
  402b28:	ldp	x25, x26, [sp, #64]
  402b2c:	ldp	x29, x30, [sp], #208
  402b30:	ret
  402b34:	mov	x0, x24
  402b38:	bl	4013b0 <strlen@plt>
  402b3c:	ldrb	w19, [x20, x0]
  402b40:	cbz	w19, 402bd4 <ferror@plt+0x1504>
  402b44:	mov	w26, #0x1                   	// #1
  402b48:	bl	4015b0 <__ctype_b_loc@plt>
  402b4c:	and	x19, x19, #0xff
  402b50:	ldr	x0, [x0]
  402b54:	ldrh	w25, [x0, x19, lsl #1]
  402b58:	eor	x25, x25, #0x8
  402b5c:	ubfx	w25, w25, #3, #1
  402b60:	ands	w25, w25, w26
  402b64:	b.ne	402bf0 <ferror@plt+0x1520>  // b.any
  402b68:	ldrb	w0, [x20]
  402b6c:	cbz	w0, 402bf8 <ferror@plt+0x1528>
  402b70:	add	x19, x20, #0x1
  402b74:	ldrb	w0, [x19]
  402b78:	cbz	w0, 402af8 <ferror@plt+0x1428>
  402b7c:	mov	x1, x24
  402b80:	mov	x0, x19
  402b84:	bl	404294 <ferror@plt+0x2bc4>
  402b88:	mov	x20, x0
  402b8c:	cbz	x0, 402b0c <ferror@plt+0x143c>
  402b90:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402b94:	cmp	x0, #0x1
  402b98:	b.hi	402358 <ferror@plt+0xc88>  // b.pmore
  402b9c:	cmp	x20, x19
  402ba0:	b.ls	402b34 <ferror@plt+0x1464>  // b.plast
  402ba4:	bl	4015b0 <__ctype_b_loc@plt>
  402ba8:	ldurb	w1, [x20, #-1]
  402bac:	ldr	x0, [x0]
  402bb0:	ldrh	w0, [x0, x1, lsl #1]
  402bb4:	eor	x0, x0, #0x8
  402bb8:	ubfx	w26, w0, #3, #1
  402bbc:	mov	x0, x24
  402bc0:	bl	4013b0 <strlen@plt>
  402bc4:	ldrb	w19, [x20, x0]
  402bc8:	mov	w25, #0x1                   	// #1
  402bcc:	cbz	w19, 402b60 <ferror@plt+0x1490>
  402bd0:	b	402b48 <ferror@plt+0x1478>
  402bd4:	mov	w25, #0x1                   	// #1
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	b	402b14 <ferror@plt+0x1444>
  402be0:	ldp	x21, x22, [sp, #32]
  402be4:	b	402b14 <ferror@plt+0x1444>
  402be8:	ldp	x21, x22, [sp, #32]
  402bec:	b	402b14 <ferror@plt+0x1444>
  402bf0:	ldp	x21, x22, [sp, #32]
  402bf4:	b	402b14 <ferror@plt+0x1444>
  402bf8:	ldp	x21, x22, [sp, #32]
  402bfc:	b	402b14 <ferror@plt+0x1444>
  402c00:	stp	x29, x30, [sp, #-48]!
  402c04:	mov	x29, sp
  402c08:	stp	x19, x20, [sp, #16]
  402c0c:	mov	x20, x0
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	mov	x1, x0
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	bl	401650 <dcgettext@plt>
  402c20:	mov	x19, x0
  402c24:	cmp	x20, x0
  402c28:	b.eq	402c3c <ferror@plt+0x156c>  // b.none
  402c2c:	mov	x1, x20
  402c30:	bl	402318 <ferror@plt+0xc48>
  402c34:	and	w0, w0, #0xff
  402c38:	cbz	w0, 402c4c <ferror@plt+0x157c>
  402c3c:	mov	x0, x19
  402c40:	ldp	x19, x20, [sp, #16]
  402c44:	ldp	x29, x30, [sp], #48
  402c48:	ret
  402c4c:	str	x21, [sp, #32]
  402c50:	mov	x0, x19
  402c54:	bl	4013b0 <strlen@plt>
  402c58:	mov	x21, x0
  402c5c:	mov	x0, x20
  402c60:	bl	4013b0 <strlen@plt>
  402c64:	add	x0, x21, x0
  402c68:	add	x0, x0, #0x4
  402c6c:	bl	403480 <ferror@plt+0x1db0>
  402c70:	mov	x21, x0
  402c74:	mov	x3, x20
  402c78:	mov	x2, x19
  402c7c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402c80:	add	x1, x1, #0x190
  402c84:	bl	401410 <sprintf@plt>
  402c88:	mov	x19, x21
  402c8c:	ldr	x21, [sp, #32]
  402c90:	b	402c3c <ferror@plt+0x156c>
  402c94:	stp	x29, x30, [sp, #-80]!
  402c98:	mov	x29, sp
  402c9c:	stp	x19, x20, [sp, #16]
  402ca0:	stp	x21, x22, [sp, #32]
  402ca4:	stp	x23, x24, [sp, #48]
  402ca8:	stp	x25, x26, [sp, #64]
  402cac:	mov	x20, x0
  402cb0:	mov	x19, x1
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	mov	x1, x0
  402cbc:	mov	x0, #0x0                   	// #0
  402cc0:	bl	401650 <dcgettext@plt>
  402cc4:	mov	x21, x0
  402cc8:	bl	403780 <ferror@plt+0x20b0>
  402ccc:	mov	x22, x0
  402cd0:	adrp	x1, 406000 <ferror@plt+0x4930>
  402cd4:	add	x1, x1, #0x198
  402cd8:	bl	4036bc <ferror@plt+0x1fec>
  402cdc:	cbnz	w0, 402d38 <ferror@plt+0x1668>
  402ce0:	mov	x25, x19
  402ce4:	mov	x22, #0x0                   	// #0
  402ce8:	mov	x24, #0x0                   	// #0
  402cec:	mov	x23, x19
  402cf0:	cbz	x19, 402df4 <ferror@plt+0x1724>
  402cf4:	mov	x1, x20
  402cf8:	mov	x0, x21
  402cfc:	bl	401580 <strcmp@plt>
  402d00:	cbnz	w0, 402e00 <ferror@plt+0x1730>
  402d04:	cmp	x24, #0x0
  402d08:	ccmp	x24, x23, #0x4, ne  // ne = any
  402d0c:	b.ne	402ebc <ferror@plt+0x17ec>  // b.any
  402d10:	cmp	x22, #0x0
  402d14:	ccmp	x22, x23, #0x4, ne  // ne = any
  402d18:	b.ne	402ec8 <ferror@plt+0x17f8>  // b.any
  402d1c:	mov	x0, x23
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldp	x23, x24, [sp, #48]
  402d2c:	ldp	x25, x26, [sp, #64]
  402d30:	ldp	x29, x30, [sp], #80
  402d34:	ret
  402d38:	adrp	x26, 406000 <ferror@plt+0x4930>
  402d3c:	add	x26, x26, #0x198
  402d40:	mov	x2, x22
  402d44:	mov	x1, x26
  402d48:	mov	x0, x19
  402d4c:	bl	40360c <ferror@plt+0x1f3c>
  402d50:	mov	x24, x0
  402d54:	mov	x0, x22
  402d58:	bl	4013b0 <strlen@plt>
  402d5c:	mov	x25, x0
  402d60:	add	x0, x0, #0xb
  402d64:	bl	403480 <ferror@plt+0x1db0>
  402d68:	mov	x23, x0
  402d6c:	mov	x2, x25
  402d70:	mov	x1, x22
  402d74:	bl	401380 <memcpy@plt>
  402d78:	add	x1, x23, x25
  402d7c:	adrp	x0, 406000 <ferror@plt+0x4930>
  402d80:	add	x0, x0, #0x1a0
  402d84:	ldr	x2, [x0]
  402d88:	str	x2, [x23, x25]
  402d8c:	ldur	w0, [x0, #7]
  402d90:	stur	w0, [x1, #7]
  402d94:	mov	x2, x23
  402d98:	mov	x1, x26
  402d9c:	mov	x0, x19
  402da0:	bl	40360c <ferror@plt+0x1f3c>
  402da4:	mov	x22, x0
  402da8:	mov	x0, x23
  402dac:	bl	4015c0 <free@plt>
  402db0:	cbz	x22, 402ddc <ferror@plt+0x170c>
  402db4:	mov	w1, #0x3f                  	// #63
  402db8:	mov	x0, x22
  402dbc:	bl	4015e0 <strchr@plt>
  402dc0:	cbz	x0, 402de8 <ferror@plt+0x1718>
  402dc4:	mov	x0, x22
  402dc8:	bl	4015c0 <free@plt>
  402dcc:	mov	x19, x24
  402dd0:	mov	x25, #0x0                   	// #0
  402dd4:	mov	x22, #0x0                   	// #0
  402dd8:	b	402cec <ferror@plt+0x161c>
  402ddc:	mov	x25, x22
  402de0:	mov	x19, x24
  402de4:	b	402cec <ferror@plt+0x161c>
  402de8:	mov	x25, x22
  402dec:	mov	x19, x24
  402df0:	b	402cec <ferror@plt+0x161c>
  402df4:	cmp	x25, #0x0
  402df8:	csel	x23, x25, x20, ne  // ne = any
  402dfc:	b	402cf4 <ferror@plt+0x1624>
  402e00:	mov	x1, x20
  402e04:	mov	x0, x21
  402e08:	bl	402318 <ferror@plt+0xc48>
  402e0c:	and	w0, w0, #0xff
  402e10:	cbnz	w0, 402e44 <ferror@plt+0x1774>
  402e14:	cbz	x19, 402e2c <ferror@plt+0x175c>
  402e18:	mov	x1, x19
  402e1c:	mov	x0, x21
  402e20:	bl	402318 <ferror@plt+0xc48>
  402e24:	and	w0, w0, #0xff
  402e28:	cbnz	w0, 402e44 <ferror@plt+0x1774>
  402e2c:	cbz	x25, 402e64 <ferror@plt+0x1794>
  402e30:	mov	x1, x25
  402e34:	mov	x0, x21
  402e38:	bl	402318 <ferror@plt+0xc48>
  402e3c:	and	w0, w0, #0xff
  402e40:	cbz	w0, 402e64 <ferror@plt+0x1794>
  402e44:	cbz	x24, 402e50 <ferror@plt+0x1780>
  402e48:	mov	x0, x24
  402e4c:	bl	4015c0 <free@plt>
  402e50:	mov	x23, x21
  402e54:	cbz	x22, 402d1c <ferror@plt+0x164c>
  402e58:	mov	x0, x22
  402e5c:	bl	4015c0 <free@plt>
  402e60:	b	402d1c <ferror@plt+0x164c>
  402e64:	mov	x0, x21
  402e68:	bl	4013b0 <strlen@plt>
  402e6c:	mov	x19, x0
  402e70:	mov	x0, x23
  402e74:	bl	4013b0 <strlen@plt>
  402e78:	add	x0, x19, x0
  402e7c:	add	x0, x0, #0x4
  402e80:	bl	403480 <ferror@plt+0x1db0>
  402e84:	mov	x19, x0
  402e88:	mov	x3, x23
  402e8c:	mov	x2, x21
  402e90:	adrp	x1, 406000 <ferror@plt+0x4930>
  402e94:	add	x1, x1, #0x190
  402e98:	bl	401410 <sprintf@plt>
  402e9c:	cbz	x24, 402ea8 <ferror@plt+0x17d8>
  402ea0:	mov	x0, x24
  402ea4:	bl	4015c0 <free@plt>
  402ea8:	mov	x23, x19
  402eac:	cbz	x22, 402d1c <ferror@plt+0x164c>
  402eb0:	mov	x0, x22
  402eb4:	bl	4015c0 <free@plt>
  402eb8:	b	402d1c <ferror@plt+0x164c>
  402ebc:	mov	x0, x24
  402ec0:	bl	4015c0 <free@plt>
  402ec4:	b	402d10 <ferror@plt+0x1640>
  402ec8:	mov	x0, x22
  402ecc:	bl	4015c0 <free@plt>
  402ed0:	b	402d1c <ferror@plt+0x164c>
  402ed4:	stp	x29, x30, [sp, #-32]!
  402ed8:	mov	x29, sp
  402edc:	stp	x19, x20, [sp, #16]
  402ee0:	mov	x19, x0
  402ee4:	mov	x20, x1
  402ee8:	mov	x2, x1
  402eec:	mov	w1, #0x0                   	// #0
  402ef0:	bl	401630 <memchr@plt>
  402ef4:	sub	x19, x0, x19
  402ef8:	cmp	x0, #0x0
  402efc:	csinc	x0, x20, x19, eq  // eq = none
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldp	x29, x30, [sp], #32
  402f08:	ret
  402f0c:	stp	x29, x30, [sp, #-160]!
  402f10:	mov	x29, sp
  402f14:	stp	x21, x22, [sp, #32]
  402f18:	mov	w21, w1
  402f1c:	bl	401500 <strdup@plt>
  402f20:	cbz	x0, 402f88 <ferror@plt+0x18b8>
  402f24:	stp	x19, x20, [sp, #16]
  402f28:	mov	x20, x0
  402f2c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402f30:	cmp	x0, #0x1
  402f34:	b.ls	403388 <ferror@plt+0x1cb8>  // b.plast
  402f38:	stp	x25, x26, [sp, #64]
  402f3c:	cbnz	w21, 402f98 <ferror@plt+0x18c8>
  402f40:	str	x20, [sp, #112]
  402f44:	mov	x0, x20
  402f48:	bl	4013b0 <strlen@plt>
  402f4c:	add	x26, x20, x0
  402f50:	str	x26, [sp, #88]
  402f54:	strb	wzr, [sp, #96]
  402f58:	stur	xzr, [sp, #100]
  402f5c:	strb	wzr, [sp, #108]
  402f60:	mov	x19, x20
  402f64:	mov	w21, #0x0                   	// #0
  402f68:	cmp	x26, x20
  402f6c:	b.ls	403414 <ferror@plt+0x1d44>  // b.plast
  402f70:	stp	x23, x24, [sp, #48]
  402f74:	mov	w23, #0x1                   	// #1
  402f78:	add	x24, sp, #0x64
  402f7c:	adrp	x25, 406000 <ferror@plt+0x4930>
  402f80:	add	x25, x25, #0x220
  402f84:	b	4031d0 <ferror@plt+0x1b00>
  402f88:	stp	x19, x20, [sp, #16]
  402f8c:	stp	x23, x24, [sp, #48]
  402f90:	stp	x25, x26, [sp, #64]
  402f94:	bl	40341c <ferror@plt+0x1d4c>
  402f98:	str	x20, [sp, #112]
  402f9c:	mov	x0, x20
  402fa0:	bl	4013b0 <strlen@plt>
  402fa4:	add	x26, x20, x0
  402fa8:	str	x26, [sp, #88]
  402fac:	strb	wzr, [sp, #96]
  402fb0:	stur	xzr, [sp, #100]
  402fb4:	strb	wzr, [sp, #108]
  402fb8:	mov	x19, x20
  402fbc:	cmp	x26, x20
  402fc0:	b.ls	403158 <ferror@plt+0x1a88>  // b.plast
  402fc4:	stp	x23, x24, [sp, #48]
  402fc8:	mov	w23, #0x1                   	// #1
  402fcc:	add	x24, sp, #0x64
  402fd0:	adrp	x25, 406000 <ferror@plt+0x4930>
  402fd4:	add	x25, x25, #0x220
  402fd8:	b	4030b0 <ferror@plt+0x19e0>
  402fdc:	mov	x0, x24
  402fe0:	bl	401540 <mbsinit@plt>
  402fe4:	cbz	w0, 40304c <ferror@plt+0x197c>
  402fe8:	strb	w23, [sp, #96]
  402fec:	mov	x3, x24
  402ff0:	sub	x2, x26, x19
  402ff4:	mov	x1, x19
  402ff8:	add	x0, sp, #0x84
  402ffc:	bl	403648 <ferror@plt+0x1f78>
  403000:	str	x0, [sp, #120]
  403004:	cmn	x0, #0x1
  403008:	b.eq	40306c <ferror@plt+0x199c>  // b.none
  40300c:	cmn	x0, #0x2
  403010:	b.eq	4030ec <ferror@plt+0x1a1c>  // b.none
  403014:	cbnz	x0, 403034 <ferror@plt+0x1964>
  403018:	mov	x0, #0x1                   	// #1
  40301c:	str	x0, [sp, #120]
  403020:	ldr	x0, [sp, #112]
  403024:	ldrb	w0, [x0]
  403028:	cbnz	w0, 403104 <ferror@plt+0x1a34>
  40302c:	ldr	w0, [sp, #132]
  403030:	cbnz	w0, 403124 <ferror@plt+0x1a54>
  403034:	strb	w23, [sp, #128]
  403038:	mov	x0, x24
  40303c:	bl	401540 <mbsinit@plt>
  403040:	cbz	w0, 403078 <ferror@plt+0x19a8>
  403044:	strb	wzr, [sp, #96]
  403048:	b	403078 <ferror@plt+0x19a8>
  40304c:	adrp	x3, 406000 <ferror@plt+0x4930>
  403050:	add	x3, x3, #0x1d8
  403054:	mov	w2, #0x8e                  	// #142
  403058:	adrp	x1, 406000 <ferror@plt+0x4930>
  40305c:	add	x1, x1, #0x1c8
  403060:	adrp	x0, 406000 <ferror@plt+0x4930>
  403064:	add	x0, x0, #0x148
  403068:	bl	401670 <__assert_fail@plt>
  40306c:	mov	x0, #0x1                   	// #1
  403070:	str	x0, [sp, #120]
  403074:	strb	wzr, [sp, #128]
  403078:	strb	w23, [sp, #108]
  40307c:	ldrb	w0, [sp, #128]
  403080:	cbz	w0, 403154 <ferror@plt+0x1a84>
  403084:	ldr	w0, [sp, #132]
  403088:	bl	401460 <iswspace@plt>
  40308c:	cbz	w0, 403144 <ferror@plt+0x1a74>
  403090:	ldr	x19, [sp, #112]
  403094:	ldr	x0, [sp, #120]
  403098:	add	x19, x19, x0
  40309c:	str	x19, [sp, #112]
  4030a0:	strb	wzr, [sp, #108]
  4030a4:	ldr	x26, [sp, #88]
  4030a8:	cmp	x19, x26
  4030ac:	b.cs	40314c <ferror@plt+0x1a7c>  // b.hs, b.nlast
  4030b0:	ldrb	w1, [sp, #108]
  4030b4:	cbnz	w1, 40307c <ferror@plt+0x19ac>
  4030b8:	ldrb	w0, [sp, #96]
  4030bc:	cbnz	w0, 402fec <ferror@plt+0x191c>
  4030c0:	ldrb	w1, [x19]
  4030c4:	ubfx	x0, x1, #5, #3
  4030c8:	ldr	w0, [x25, x0, lsl #2]
  4030cc:	lsr	w0, w0, w1
  4030d0:	tbz	w0, #0, 402fdc <ferror@plt+0x190c>
  4030d4:	mov	x0, #0x1                   	// #1
  4030d8:	str	x0, [sp, #120]
  4030dc:	ldrb	w1, [x19]
  4030e0:	str	w1, [sp, #132]
  4030e4:	strb	w0, [sp, #128]
  4030e8:	b	403078 <ferror@plt+0x19a8>
  4030ec:	ldr	x0, [sp, #88]
  4030f0:	ldr	x1, [sp, #112]
  4030f4:	sub	x0, x0, x1
  4030f8:	str	x0, [sp, #120]
  4030fc:	strb	wzr, [sp, #128]
  403100:	b	403078 <ferror@plt+0x19a8>
  403104:	adrp	x3, 406000 <ferror@plt+0x4930>
  403108:	add	x3, x3, #0x1d8
  40310c:	mov	w2, #0xa9                  	// #169
  403110:	adrp	x1, 406000 <ferror@plt+0x4930>
  403114:	add	x1, x1, #0x1c8
  403118:	adrp	x0, 406000 <ferror@plt+0x4930>
  40311c:	add	x0, x0, #0x160
  403120:	bl	401670 <__assert_fail@plt>
  403124:	adrp	x3, 406000 <ferror@plt+0x4930>
  403128:	add	x3, x3, #0x1d8
  40312c:	mov	w2, #0xaa                  	// #170
  403130:	adrp	x1, 406000 <ferror@plt+0x4930>
  403134:	add	x1, x1, #0x1c8
  403138:	adrp	x0, 406000 <ferror@plt+0x4930>
  40313c:	add	x0, x0, #0x178
  403140:	bl	401670 <__assert_fail@plt>
  403144:	ldp	x23, x24, [sp, #48]
  403148:	b	403158 <ferror@plt+0x1a88>
  40314c:	ldp	x23, x24, [sp, #48]
  403150:	b	403158 <ferror@plt+0x1a88>
  403154:	ldp	x23, x24, [sp, #48]
  403158:	ldr	x19, [sp, #112]
  40315c:	mov	x0, x19
  403160:	bl	4013b0 <strlen@plt>
  403164:	add	x2, x0, #0x1
  403168:	mov	x1, x19
  40316c:	mov	x0, x20
  403170:	bl	401390 <memmove@plt>
  403174:	cmp	w21, #0x1
  403178:	b.ne	402f40 <ferror@plt+0x1870>  // b.any
  40317c:	ldp	x25, x26, [sp, #64]
  403180:	mov	x0, x20
  403184:	ldp	x19, x20, [sp, #16]
  403188:	ldp	x21, x22, [sp, #32]
  40318c:	ldp	x29, x30, [sp], #160
  403190:	ret
  403194:	ldrb	w0, [sp, #128]
  403198:	mov	w21, #0x1                   	// #1
  40319c:	cbz	w0, 4031b0 <ferror@plt+0x1ae0>
  4031a0:	ldr	w0, [sp, #132]
  4031a4:	bl	401460 <iswspace@plt>
  4031a8:	cmp	w0, #0x0
  4031ac:	cset	w21, eq  // eq = none
  4031b0:	ldr	x19, [sp, #112]
  4031b4:	ldr	x0, [sp, #120]
  4031b8:	add	x19, x19, x0
  4031bc:	str	x19, [sp, #112]
  4031c0:	strb	wzr, [sp, #108]
  4031c4:	ldr	x26, [sp, #88]
  4031c8:	cmp	x19, x26
  4031cc:	b.cs	403364 <ferror@plt+0x1c94>  // b.hs, b.nlast
  4031d0:	ldrb	w1, [sp, #108]
  4031d4:	cbnz	w1, 40320c <ferror@plt+0x1b3c>
  4031d8:	ldrb	w0, [sp, #96]
  4031dc:	cbnz	w0, 40327c <ferror@plt+0x1bac>
  4031e0:	ldrb	w1, [x19]
  4031e4:	ubfx	x0, x1, #5, #3
  4031e8:	ldr	w0, [x25, x0, lsl #2]
  4031ec:	lsr	w0, w0, w1
  4031f0:	tbz	w0, #0, 40326c <ferror@plt+0x1b9c>
  4031f4:	mov	x0, #0x1                   	// #1
  4031f8:	str	x0, [sp, #120]
  4031fc:	ldrb	w1, [x19]
  403200:	str	w1, [sp, #132]
  403204:	strb	w0, [sp, #128]
  403208:	strb	w23, [sp, #108]
  40320c:	cbz	w21, 403194 <ferror@plt+0x1ac4>
  403210:	cmp	w21, #0x1
  403214:	b.eq	403228 <ferror@plt+0x1b58>  // b.none
  403218:	cmp	w21, #0x2
  40321c:	b.eq	403248 <ferror@plt+0x1b78>  // b.none
  403220:	mov	w21, #0x1                   	// #1
  403224:	b	4031b0 <ferror@plt+0x1ae0>
  403228:	ldrb	w0, [sp, #128]
  40322c:	cbz	w0, 4031b0 <ferror@plt+0x1ae0>
  403230:	ldr	w0, [sp, #132]
  403234:	bl	401460 <iswspace@plt>
  403238:	cbz	w0, 4031b0 <ferror@plt+0x1ae0>
  40323c:	ldr	x22, [sp, #112]
  403240:	mov	w21, #0x2                   	// #2
  403244:	b	4031b0 <ferror@plt+0x1ae0>
  403248:	ldrb	w0, [sp, #128]
  40324c:	cbz	w0, 403264 <ferror@plt+0x1b94>
  403250:	ldr	w0, [sp, #132]
  403254:	bl	401460 <iswspace@plt>
  403258:	cmp	w0, #0x0
  40325c:	csinc	w21, w21, wzr, ne  // ne = any
  403260:	b	4031b0 <ferror@plt+0x1ae0>
  403264:	mov	w21, #0x1                   	// #1
  403268:	b	4031b0 <ferror@plt+0x1ae0>
  40326c:	mov	x0, x24
  403270:	bl	401540 <mbsinit@plt>
  403274:	cbz	w0, 4032dc <ferror@plt+0x1c0c>
  403278:	strb	w23, [sp, #96]
  40327c:	mov	x3, x24
  403280:	sub	x2, x26, x19
  403284:	mov	x1, x19
  403288:	add	x0, sp, #0x84
  40328c:	bl	403648 <ferror@plt+0x1f78>
  403290:	str	x0, [sp, #120]
  403294:	cmn	x0, #0x1
  403298:	b.eq	4032fc <ferror@plt+0x1c2c>  // b.none
  40329c:	cmn	x0, #0x2
  4032a0:	b.eq	40330c <ferror@plt+0x1c3c>  // b.none
  4032a4:	cbnz	x0, 4032c4 <ferror@plt+0x1bf4>
  4032a8:	mov	x0, #0x1                   	// #1
  4032ac:	str	x0, [sp, #120]
  4032b0:	ldr	x0, [sp, #112]
  4032b4:	ldrb	w0, [x0]
  4032b8:	cbnz	w0, 403324 <ferror@plt+0x1c54>
  4032bc:	ldr	w0, [sp, #132]
  4032c0:	cbnz	w0, 403344 <ferror@plt+0x1c74>
  4032c4:	strb	w23, [sp, #128]
  4032c8:	mov	x0, x24
  4032cc:	bl	401540 <mbsinit@plt>
  4032d0:	cbz	w0, 403208 <ferror@plt+0x1b38>
  4032d4:	strb	wzr, [sp, #96]
  4032d8:	b	403208 <ferror@plt+0x1b38>
  4032dc:	adrp	x3, 406000 <ferror@plt+0x4930>
  4032e0:	add	x3, x3, #0x1d8
  4032e4:	mov	w2, #0x8e                  	// #142
  4032e8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4032ec:	add	x1, x1, #0x1c8
  4032f0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4032f4:	add	x0, x0, #0x148
  4032f8:	bl	401670 <__assert_fail@plt>
  4032fc:	mov	x0, #0x1                   	// #1
  403300:	str	x0, [sp, #120]
  403304:	strb	wzr, [sp, #128]
  403308:	b	403208 <ferror@plt+0x1b38>
  40330c:	ldr	x0, [sp, #88]
  403310:	ldr	x1, [sp, #112]
  403314:	sub	x0, x0, x1
  403318:	str	x0, [sp, #120]
  40331c:	strb	wzr, [sp, #128]
  403320:	b	403208 <ferror@plt+0x1b38>
  403324:	adrp	x3, 406000 <ferror@plt+0x4930>
  403328:	add	x3, x3, #0x1d8
  40332c:	mov	w2, #0xa9                  	// #169
  403330:	adrp	x1, 406000 <ferror@plt+0x4930>
  403334:	add	x1, x1, #0x1c8
  403338:	adrp	x0, 406000 <ferror@plt+0x4930>
  40333c:	add	x0, x0, #0x160
  403340:	bl	401670 <__assert_fail@plt>
  403344:	adrp	x3, 406000 <ferror@plt+0x4930>
  403348:	add	x3, x3, #0x1d8
  40334c:	mov	w2, #0xaa                  	// #170
  403350:	adrp	x1, 406000 <ferror@plt+0x4930>
  403354:	add	x1, x1, #0x1c8
  403358:	adrp	x0, 406000 <ferror@plt+0x4930>
  40335c:	add	x0, x0, #0x178
  403360:	bl	401670 <__assert_fail@plt>
  403364:	cmp	w21, #0x2
  403368:	b.eq	403378 <ferror@plt+0x1ca8>  // b.none
  40336c:	ldp	x23, x24, [sp, #48]
  403370:	ldp	x25, x26, [sp, #64]
  403374:	b	403180 <ferror@plt+0x1ab0>
  403378:	strb	wzr, [x22]
  40337c:	ldp	x23, x24, [sp, #48]
  403380:	ldp	x25, x26, [sp, #64]
  403384:	b	403180 <ferror@plt+0x1ab0>
  403388:	cbz	w21, 4033d4 <ferror@plt+0x1d04>
  40338c:	ldrb	w19, [x20]
  403390:	cbz	w19, 40340c <ferror@plt+0x1d3c>
  403394:	bl	4015b0 <__ctype_b_loc@plt>
  403398:	ldr	x1, [x0]
  40339c:	mov	x22, x20
  4033a0:	and	x19, x19, #0xff
  4033a4:	ldrh	w0, [x1, x19, lsl #1]
  4033a8:	tbz	w0, #13, 4033b4 <ferror@plt+0x1ce4>
  4033ac:	ldrb	w19, [x22, #1]!
  4033b0:	cbnz	w19, 4033a0 <ferror@plt+0x1cd0>
  4033b4:	mov	x0, x22
  4033b8:	bl	4013b0 <strlen@plt>
  4033bc:	add	x2, x0, #0x1
  4033c0:	mov	x1, x22
  4033c4:	mov	x0, x20
  4033c8:	bl	401390 <memmove@plt>
  4033cc:	cmp	w21, #0x1
  4033d0:	b.eq	403180 <ferror@plt+0x1ab0>  // b.none
  4033d4:	mov	x0, x20
  4033d8:	bl	4013b0 <strlen@plt>
  4033dc:	sub	x19, x0, #0x1
  4033e0:	adds	x19, x20, x19
  4033e4:	b.cs	403180 <ferror@plt+0x1ab0>  // b.hs, b.nlast
  4033e8:	bl	4015b0 <__ctype_b_loc@plt>
  4033ec:	ldr	x1, [x0]
  4033f0:	ldrb	w0, [x19]
  4033f4:	ldrh	w0, [x1, x0, lsl #1]
  4033f8:	tbz	w0, #13, 403180 <ferror@plt+0x1ab0>
  4033fc:	strb	wzr, [x19], #-1
  403400:	cmp	x20, x19
  403404:	b.ls	4033f0 <ferror@plt+0x1d20>  // b.plast
  403408:	b	403180 <ferror@plt+0x1ab0>
  40340c:	mov	x22, x20
  403410:	b	4033b4 <ferror@plt+0x1ce4>
  403414:	ldp	x25, x26, [sp, #64]
  403418:	b	403180 <ferror@plt+0x1ab0>
  40341c:	stp	x29, x30, [sp, #-32]!
  403420:	mov	x29, sp
  403424:	str	x19, [sp, #16]
  403428:	adrp	x0, 417000 <ferror@plt+0x15930>
  40342c:	ldr	w19, [x0, #456]
  403430:	mov	w2, #0x5                   	// #5
  403434:	adrp	x1, 406000 <ferror@plt+0x4930>
  403438:	add	x1, x1, #0x1f0
  40343c:	mov	x0, #0x0                   	// #0
  403440:	bl	401650 <dcgettext@plt>
  403444:	mov	x2, x0
  403448:	mov	w1, #0x0                   	// #0
  40344c:	mov	w0, w19
  403450:	bl	4013e0 <error@plt>
  403454:	mov	w0, #0x1                   	// #1
  403458:	bl	4013d0 <exit@plt>
  40345c:	stp	x29, x30, [sp, #-16]!
  403460:	mov	x29, sp
  403464:	cbnz	x0, 40347c <ferror@plt+0x1dac>
  403468:	mov	x0, #0x1                   	// #1
  40346c:	bl	401480 <malloc@plt>
  403470:	cbz	x0, 40347c <ferror@plt+0x1dac>
  403474:	ldp	x29, x30, [sp], #16
  403478:	ret
  40347c:	bl	40341c <ferror@plt+0x1d4c>
  403480:	stp	x29, x30, [sp, #-32]!
  403484:	mov	x29, sp
  403488:	str	x19, [sp, #16]
  40348c:	mov	x19, x0
  403490:	bl	401480 <malloc@plt>
  403494:	cbz	x0, 4034a4 <ferror@plt+0x1dd4>
  403498:	ldr	x19, [sp, #16]
  40349c:	ldp	x29, x30, [sp], #32
  4034a0:	ret
  4034a4:	mov	x0, x19
  4034a8:	bl	40345c <ferror@plt+0x1d8c>
  4034ac:	b	403498 <ferror@plt+0x1dc8>
  4034b0:	stp	x29, x30, [sp, #-32]!
  4034b4:	mov	x29, sp
  4034b8:	str	x19, [sp, #16]
  4034bc:	umulh	x2, x0, x1
  4034c0:	cbnz	x2, 4034e0 <ferror@plt+0x1e10>
  4034c4:	mul	x19, x0, x1
  4034c8:	mov	x0, x19
  4034cc:	bl	401480 <malloc@plt>
  4034d0:	cbz	x0, 4034e4 <ferror@plt+0x1e14>
  4034d4:	ldr	x19, [sp, #16]
  4034d8:	ldp	x29, x30, [sp], #32
  4034dc:	ret
  4034e0:	bl	40341c <ferror@plt+0x1d4c>
  4034e4:	mov	x0, x19
  4034e8:	bl	40345c <ferror@plt+0x1d8c>
  4034ec:	b	4034d4 <ferror@plt+0x1e04>
  4034f0:	stp	x29, x30, [sp, #-32]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x19, x20, [sp, #16]
  4034fc:	mov	x20, x0
  403500:	bl	403480 <ferror@plt+0x1db0>
  403504:	mov	x19, x0
  403508:	mov	x2, x20
  40350c:	mov	w1, #0x0                   	// #0
  403510:	bl	4014d0 <memset@plt>
  403514:	mov	x0, x19
  403518:	ldp	x19, x20, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #32
  403520:	ret
  403524:	stp	x29, x30, [sp, #-32]!
  403528:	mov	x29, sp
  40352c:	str	x19, [sp, #16]
  403530:	mov	x19, x0
  403534:	bl	4014e0 <calloc@plt>
  403538:	cbz	x0, 403548 <ferror@plt+0x1e78>
  40353c:	ldr	x19, [sp, #16]
  403540:	ldp	x29, x30, [sp], #32
  403544:	ret
  403548:	mov	x0, x19
  40354c:	bl	40345c <ferror@plt+0x1d8c>
  403550:	b	40353c <ferror@plt+0x1e6c>
  403554:	stp	x29, x30, [sp, #-32]!
  403558:	mov	x29, sp
  40355c:	str	x19, [sp, #16]
  403560:	mov	x19, x1
  403564:	cbz	x0, 40357c <ferror@plt+0x1eac>
  403568:	bl	4014f0 <realloc@plt>
  40356c:	cbz	x0, 403588 <ferror@plt+0x1eb8>
  403570:	ldr	x19, [sp, #16]
  403574:	ldp	x29, x30, [sp], #32
  403578:	ret
  40357c:	mov	x0, x1
  403580:	bl	403480 <ferror@plt+0x1db0>
  403584:	b	403570 <ferror@plt+0x1ea0>
  403588:	mov	x0, x19
  40358c:	bl	40345c <ferror@plt+0x1d8c>
  403590:	b	403570 <ferror@plt+0x1ea0>
  403594:	stp	x29, x30, [sp, #-32]!
  403598:	mov	x29, sp
  40359c:	str	x19, [sp, #16]
  4035a0:	bl	4050a0 <ferror@plt+0x39d0>
  4035a4:	mov	w19, w0
  4035a8:	tbnz	w0, #31, 4035bc <ferror@plt+0x1eec>
  4035ac:	mov	w0, w19
  4035b0:	ldr	x19, [sp, #16]
  4035b4:	ldp	x29, x30, [sp], #32
  4035b8:	ret
  4035bc:	bl	401680 <__errno_location@plt>
  4035c0:	ldr	w0, [x0]
  4035c4:	cmp	w0, #0xc
  4035c8:	b.ne	4035ac <ferror@plt+0x1edc>  // b.any
  4035cc:	bl	40341c <ferror@plt+0x1d4c>
  4035d0:	stp	x29, x30, [sp, #-32]!
  4035d4:	mov	x29, sp
  4035d8:	str	x19, [sp, #16]
  4035dc:	bl	4052dc <ferror@plt+0x3c0c>
  4035e0:	mov	x19, x0
  4035e4:	cbz	x0, 4035f8 <ferror@plt+0x1f28>
  4035e8:	mov	x0, x19
  4035ec:	ldr	x19, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	bl	401680 <__errno_location@plt>
  4035fc:	ldr	w0, [x0]
  403600:	cmp	w0, #0xc
  403604:	b.ne	4035e8 <ferror@plt+0x1f18>  // b.any
  403608:	bl	40341c <ferror@plt+0x1d4c>
  40360c:	stp	x29, x30, [sp, #-32]!
  403610:	mov	x29, sp
  403614:	str	x19, [sp, #16]
  403618:	bl	4054d4 <ferror@plt+0x3e04>
  40361c:	mov	x19, x0
  403620:	cbz	x0, 403634 <ferror@plt+0x1f64>
  403624:	mov	x0, x19
  403628:	ldr	x19, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	bl	401680 <__errno_location@plt>
  403638:	ldr	w0, [x0]
  40363c:	cmp	w0, #0xc
  403640:	b.ne	403624 <ferror@plt+0x1f54>  // b.any
  403644:	bl	40341c <ferror@plt+0x1d4c>
  403648:	stp	x29, x30, [sp, #-64]!
  40364c:	mov	x29, sp
  403650:	stp	x19, x20, [sp, #16]
  403654:	stp	x21, x22, [sp, #32]
  403658:	mov	x19, x0
  40365c:	mov	x22, x1
  403660:	mov	x21, x2
  403664:	cmp	x0, #0x0
  403668:	add	x0, sp, #0x3c
  40366c:	csel	x19, x0, x19, eq  // eq = none
  403670:	mov	x0, x19
  403674:	bl	401370 <mbrtowc@plt>
  403678:	mov	x20, x0
  40367c:	cmp	x21, #0x0
  403680:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  403684:	b.hi	40369c <ferror@plt+0x1fcc>  // b.pmore
  403688:	mov	x0, x20
  40368c:	ldp	x19, x20, [sp, #16]
  403690:	ldp	x21, x22, [sp, #32]
  403694:	ldp	x29, x30, [sp], #64
  403698:	ret
  40369c:	mov	w0, #0x0                   	// #0
  4036a0:	bl	40371c <ferror@plt+0x204c>
  4036a4:	and	w0, w0, #0xff
  4036a8:	cbnz	w0, 403688 <ferror@plt+0x1fb8>
  4036ac:	ldrb	w0, [x22]
  4036b0:	str	w0, [x19]
  4036b4:	mov	x20, #0x1                   	// #1
  4036b8:	b	403688 <ferror@plt+0x1fb8>
  4036bc:	cmp	x0, x1
  4036c0:	b.eq	403714 <ferror@plt+0x2044>  // b.none
  4036c4:	mov	x4, #0x0                   	// #0
  4036c8:	ldrb	w2, [x0, x4]
  4036cc:	sub	w5, w2, #0x41
  4036d0:	add	w3, w2, #0x20
  4036d4:	cmp	w5, #0x1a
  4036d8:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  4036dc:	ldrb	w3, [x1, x4]
  4036e0:	sub	w6, w3, #0x41
  4036e4:	add	w5, w3, #0x20
  4036e8:	cmp	w6, #0x1a
  4036ec:	csel	w3, w5, w3, cc  // cc = lo, ul, last
  4036f0:	and	w5, w3, #0xff
  4036f4:	ands	w6, w2, #0xff
  4036f8:	b.eq	403708 <ferror@plt+0x2038>  // b.none
  4036fc:	add	x4, x4, #0x1
  403700:	cmp	w6, w5
  403704:	b.eq	4036c8 <ferror@plt+0x1ff8>  // b.none
  403708:	and	w2, w2, #0xff
  40370c:	sub	w0, w2, w3, uxtb
  403710:	ret
  403714:	mov	w0, #0x0                   	// #0
  403718:	b	403710 <ferror@plt+0x2040>
  40371c:	stp	x29, x30, [sp, #-32]!
  403720:	mov	x29, sp
  403724:	mov	x1, #0x0                   	// #0
  403728:	bl	4016c0 <setlocale@plt>
  40372c:	mov	w1, #0x1                   	// #1
  403730:	cbz	x0, 40376c <ferror@plt+0x209c>
  403734:	str	x19, [sp, #16]
  403738:	mov	x19, x0
  40373c:	adrp	x1, 406000 <ferror@plt+0x4930>
  403740:	add	x1, x1, #0x208
  403744:	bl	401580 <strcmp@plt>
  403748:	mov	w1, #0x0                   	// #0
  40374c:	cbz	w0, 403778 <ferror@plt+0x20a8>
  403750:	adrp	x1, 406000 <ferror@plt+0x4930>
  403754:	add	x1, x1, #0x210
  403758:	mov	x0, x19
  40375c:	bl	401580 <strcmp@plt>
  403760:	cmp	w0, #0x0
  403764:	cset	w1, ne  // ne = any
  403768:	ldr	x19, [sp, #16]
  40376c:	mov	w0, w1
  403770:	ldp	x29, x30, [sp], #32
  403774:	ret
  403778:	ldr	x19, [sp, #16]
  40377c:	b	40376c <ferror@plt+0x209c>
  403780:	stp	x29, x30, [sp, #-16]!
  403784:	mov	x29, sp
  403788:	mov	w0, #0xe                   	// #14
  40378c:	bl	401470 <nl_langinfo@plt>
  403790:	cbz	x0, 4037b0 <ferror@plt+0x20e0>
  403794:	ldrb	w2, [x0]
  403798:	adrp	x1, 406000 <ferror@plt+0x4930>
  40379c:	add	x1, x1, #0x218
  4037a0:	cmp	w2, #0x0
  4037a4:	csel	x0, x1, x0, eq  // eq = none
  4037a8:	ldp	x29, x30, [sp], #16
  4037ac:	ret
  4037b0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4037b4:	add	x0, x0, #0x218
  4037b8:	b	4037a8 <ferror@plt+0x20d8>
  4037bc:	stp	x29, x30, [sp, #-32]!
  4037c0:	mov	x29, sp
  4037c4:	str	x19, [sp, #16]
  4037c8:	mov	w19, w0
  4037cc:	bl	401490 <wcwidth@plt>
  4037d0:	tbnz	w0, #31, 4037e0 <ferror@plt+0x2110>
  4037d4:	ldr	x19, [sp, #16]
  4037d8:	ldp	x29, x30, [sp], #32
  4037dc:	ret
  4037e0:	mov	w0, w19
  4037e4:	bl	401440 <iswcntrl@plt>
  4037e8:	cmp	w0, #0x0
  4037ec:	cset	w0, eq  // eq = none
  4037f0:	b	4037d4 <ferror@plt+0x2104>
  4037f4:	stp	x29, x30, [sp, #-48]!
  4037f8:	mov	x29, sp
  4037fc:	stp	x19, x20, [sp, #16]
  403800:	mov	x20, x0
  403804:	mov	x19, x1
  403808:	ldr	x0, [x1], #24
  40380c:	cmp	x0, x1
  403810:	b.eq	403840 <ferror@plt+0x2170>  // b.none
  403814:	str	x0, [x20]
  403818:	ldr	x0, [x19, #8]
  40381c:	str	x0, [x20, #8]
  403820:	ldrb	w0, [x19, #16]
  403824:	strb	w0, [x20, #16]
  403828:	cbz	w0, 403834 <ferror@plt+0x2164>
  40382c:	ldr	w0, [x19, #20]
  403830:	str	w0, [x20, #20]
  403834:	ldp	x19, x20, [sp, #16]
  403838:	ldp	x29, x30, [sp], #48
  40383c:	ret
  403840:	str	x21, [sp, #32]
  403844:	add	x21, x20, #0x18
  403848:	ldr	x2, [x19, #8]
  40384c:	mov	x0, x21
  403850:	bl	401380 <memcpy@plt>
  403854:	str	x21, [x20]
  403858:	ldr	x21, [sp, #32]
  40385c:	b	403818 <ferror@plt+0x2148>
  403860:	ubfx	x2, x0, #5, #3
  403864:	adrp	x1, 406000 <ferror@plt+0x4930>
  403868:	add	x1, x1, #0x220
  40386c:	ldr	w1, [x1, x2, lsl #2]
  403870:	lsr	w0, w1, w0
  403874:	and	w0, w0, #0x1
  403878:	ret
  40387c:	stp	x29, x30, [sp, #-64]!
  403880:	mov	x29, sp
  403884:	stp	x19, x20, [sp, #16]
  403888:	stp	x21, x22, [sp, #32]
  40388c:	str	x23, [sp, #48]
  403890:	cmp	xzr, x2, lsr #61
  403894:	cset	x23, ne  // ne = any
  403898:	tst	x2, #0x1000000000000000
  40389c:	csinc	w23, w23, wzr, eq  // eq = none
  4038a0:	cbnz	w23, 4039d0 <ferror@plt+0x2300>
  4038a4:	mov	x20, x0
  4038a8:	mov	x19, x1
  4038ac:	mov	x21, x2
  4038b0:	mov	x22, x3
  4038b4:	lsl	x0, x2, #3
  4038b8:	cmp	x0, #0xfa0
  4038bc:	b.hi	4038f8 <ferror@plt+0x2228>  // b.pmore
  4038c0:	add	x0, x0, #0x2e
  4038c4:	and	x0, x0, #0xfffffffffffffff0
  4038c8:	sub	sp, sp, x0
  4038cc:	add	x1, sp, #0x1f
  4038d0:	and	x0, x1, #0xffffffffffffffe0
  4038d4:	cbz	x0, 403984 <ferror@plt+0x22b4>
  4038d8:	mov	x1, #0x1                   	// #1
  4038dc:	str	x1, [x0, #8]
  4038e0:	cmp	x21, #0x2
  4038e4:	b.ls	403950 <ferror@plt+0x2280>  // b.plast
  4038e8:	mov	x4, #0x0                   	// #0
  4038ec:	mov	x2, #0x2                   	// #2
  4038f0:	sub	x6, x19, #0x1
  4038f4:	b	403918 <ferror@plt+0x2248>
  4038f8:	bl	4055cc <ferror@plt+0x3efc>
  4038fc:	b	4038d4 <ferror@plt+0x2204>
  403900:	add	x4, x4, #0x1
  403904:	sub	x1, x2, x4
  403908:	str	x1, [x0, x2, lsl #3]
  40390c:	add	x2, x2, #0x1
  403910:	cmp	x21, x2
  403914:	b.eq	403950 <ferror@plt+0x2280>  // b.none
  403918:	ldrb	w1, [x6, x2]
  40391c:	ldrb	w3, [x19, x4]
  403920:	cmp	w3, w1
  403924:	b.eq	403900 <ferror@plt+0x2230>  // b.none
  403928:	cbz	x4, 403944 <ferror@plt+0x2274>
  40392c:	ldr	x5, [x0, x4, lsl #3]
  403930:	sub	x4, x4, x5
  403934:	ldrb	w5, [x19, x4]
  403938:	cmp	w5, w1
  40393c:	b.eq	403900 <ferror@plt+0x2230>  // b.none
  403940:	cbnz	x4, 40392c <ferror@plt+0x225c>
  403944:	str	x2, [x0, x2, lsl #3]
  403948:	mov	x4, #0x0                   	// #0
  40394c:	b	40390c <ferror@plt+0x223c>
  403950:	str	xzr, [x22]
  403954:	ldrb	w2, [x20]
  403958:	cbz	w2, 40397c <ferror@plt+0x22ac>
  40395c:	mov	x3, x20
  403960:	mov	x1, #0x0                   	// #0
  403964:	b	4039b0 <ferror@plt+0x22e0>
  403968:	add	x1, x1, #0x1
  40396c:	add	x3, x3, #0x1
  403970:	cmp	x21, x1
  403974:	b.ne	4039a8 <ferror@plt+0x22d8>  // b.any
  403978:	str	x20, [x22]
  40397c:	bl	40560c <ferror@plt+0x3f3c>
  403980:	mov	w23, #0x1                   	// #1
  403984:	mov	w0, w23
  403988:	mov	sp, x29
  40398c:	ldp	x19, x20, [sp, #16]
  403990:	ldp	x21, x22, [sp, #32]
  403994:	ldr	x23, [sp, #48]
  403998:	ldp	x29, x30, [sp], #64
  40399c:	ret
  4039a0:	add	x20, x20, #0x1
  4039a4:	add	x3, x3, #0x1
  4039a8:	ldrb	w2, [x3]
  4039ac:	cbz	w2, 40397c <ferror@plt+0x22ac>
  4039b0:	ldrb	w4, [x19, x1]
  4039b4:	cmp	w4, w2
  4039b8:	b.eq	403968 <ferror@plt+0x2298>  // b.none
  4039bc:	cbz	x1, 4039a0 <ferror@plt+0x22d0>
  4039c0:	ldr	x2, [x0, x1, lsl #3]
  4039c4:	add	x20, x20, x2
  4039c8:	sub	x1, x1, x2
  4039cc:	b	4039a8 <ferror@plt+0x22d8>
  4039d0:	mov	w23, #0x0                   	// #0
  4039d4:	b	403984 <ferror@plt+0x22b4>
  4039d8:	stp	x29, x30, [sp, #-240]!
  4039dc:	mov	x29, sp
  4039e0:	stp	x19, x20, [sp, #16]
  4039e4:	stp	x21, x22, [sp, #32]
  4039e8:	stp	x23, x24, [sp, #48]
  4039ec:	stp	x25, x26, [sp, #64]
  4039f0:	stp	x27, x28, [sp, #80]
  4039f4:	str	x0, [x29, #104]
  4039f8:	mov	x20, x1
  4039fc:	str	x2, [x29, #96]
  403a00:	mov	x0, x1
  403a04:	bl	40563c <ferror@plt+0x3f6c>
  403a08:	mov	x26, x0
  403a0c:	mov	x0, #0x38                  	// #56
  403a10:	mul	x1, x26, x0
  403a14:	umulh	x0, x26, x0
  403a18:	cmp	x0, #0x0
  403a1c:	cset	x25, ne  // ne = any
  403a20:	cmp	x1, #0x0
  403a24:	csinc	x25, x25, xzr, ge  // ge = tcont
  403a28:	cbnz	w25, 4041d0 <ferror@plt+0x2b00>
  403a2c:	lsl	x0, x26, #3
  403a30:	sub	x0, x0, x26
  403a34:	lsl	x0, x0, #3
  403a38:	cmp	x0, #0xfa0
  403a3c:	b.hi	403a88 <ferror@plt+0x23b8>  // b.pmore
  403a40:	add	x0, x0, #0x2e
  403a44:	and	x0, x0, #0xfffffffffffffff0
  403a48:	sub	sp, sp, x0
  403a4c:	add	x19, sp, #0x1f
  403a50:	and	x19, x19, #0xffffffffffffffe0
  403a54:	cbz	x19, 403d80 <ferror@plt+0x26b0>
  403a58:	add	x21, x26, x26, lsl #1
  403a5c:	add	x21, x19, x21, lsl #4
  403a60:	str	x20, [x29, #192]
  403a64:	strb	wzr, [x29, #176]
  403a68:	stur	xzr, [x29, #180]
  403a6c:	strb	wzr, [x29, #188]
  403a70:	mov	x20, x19
  403a74:	mov	w22, #0x1                   	// #1
  403a78:	add	x23, x29, #0xb4
  403a7c:	adrp	x24, 406000 <ferror@plt+0x4930>
  403a80:	add	x24, x24, #0x220
  403a84:	b	403bb8 <ferror@plt+0x24e8>
  403a88:	bl	4055cc <ferror@plt+0x3efc>
  403a8c:	mov	x19, x0
  403a90:	b	403a54 <ferror@plt+0x2384>
  403a94:	add	x25, x20, #0x18
  403a98:	ldr	x2, [x29, #200]
  403a9c:	mov	x0, x25
  403aa0:	bl	401380 <memcpy@plt>
  403aa4:	str	x25, [x20]
  403aa8:	b	403b84 <ferror@plt+0x24b4>
  403aac:	mov	x0, x23
  403ab0:	bl	401540 <mbsinit@plt>
  403ab4:	cbz	w0, 403b30 <ferror@plt+0x2460>
  403ab8:	strb	w22, [x29, #176]
  403abc:	ldr	x25, [x29, #192]
  403ac0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403ac4:	mov	x1, x0
  403ac8:	mov	x0, x25
  403acc:	bl	402ed4 <ferror@plt+0x1804>
  403ad0:	mov	x3, x23
  403ad4:	mov	x2, x0
  403ad8:	mov	x1, x25
  403adc:	add	x0, x29, #0xd4
  403ae0:	bl	403648 <ferror@plt+0x1f78>
  403ae4:	str	x0, [x29, #200]
  403ae8:	cmn	x0, #0x1
  403aec:	b.eq	403b50 <ferror@plt+0x2480>  // b.none
  403af0:	cmn	x0, #0x2
  403af4:	b.eq	403bf8 <ferror@plt+0x2528>  // b.none
  403af8:	cbnz	x0, 403b18 <ferror@plt+0x2448>
  403afc:	mov	x0, #0x1                   	// #1
  403b00:	str	x0, [x29, #200]
  403b04:	ldr	x0, [x29, #192]
  403b08:	ldrb	w0, [x0]
  403b0c:	cbnz	w0, 403c0c <ferror@plt+0x253c>
  403b10:	ldr	w0, [x29, #212]
  403b14:	cbnz	w0, 403c2c <ferror@plt+0x255c>
  403b18:	strb	w22, [x29, #208]
  403b1c:	mov	x0, x23
  403b20:	bl	401540 <mbsinit@plt>
  403b24:	cbz	w0, 403b5c <ferror@plt+0x248c>
  403b28:	strb	wzr, [x29, #176]
  403b2c:	b	403b5c <ferror@plt+0x248c>
  403b30:	adrp	x3, 406000 <ferror@plt+0x4930>
  403b34:	add	x3, x3, #0x240
  403b38:	mov	w2, #0x96                  	// #150
  403b3c:	adrp	x1, 406000 <ferror@plt+0x4930>
  403b40:	add	x1, x1, #0x138
  403b44:	adrp	x0, 406000 <ferror@plt+0x4930>
  403b48:	add	x0, x0, #0x148
  403b4c:	bl	401670 <__assert_fail@plt>
  403b50:	mov	x0, #0x1                   	// #1
  403b54:	str	x0, [x29, #200]
  403b58:	strb	wzr, [x29, #208]
  403b5c:	strb	w22, [x29, #188]
  403b60:	ldrb	w25, [x29, #208]
  403b64:	cbz	w25, 403b70 <ferror@plt+0x24a0>
  403b68:	ldr	w0, [x29, #212]
  403b6c:	cbz	w0, 403c4c <ferror@plt+0x257c>
  403b70:	ldr	x0, [x29, #192]
  403b74:	add	x1, x29, #0xd8
  403b78:	cmp	x0, x1
  403b7c:	b.eq	403a94 <ferror@plt+0x23c4>  // b.none
  403b80:	str	x0, [x20]
  403b84:	ldr	x0, [x29, #200]
  403b88:	str	x0, [x20, #8]
  403b8c:	ldrb	w0, [x29, #208]
  403b90:	strb	w0, [x20, #16]
  403b94:	cbz	w0, 403ba0 <ferror@plt+0x24d0>
  403b98:	ldr	w0, [x29, #212]
  403b9c:	str	w0, [x20, #20]
  403ba0:	ldr	x0, [x29, #192]
  403ba4:	ldr	x1, [x29, #200]
  403ba8:	add	x0, x0, x1
  403bac:	str	x0, [x29, #192]
  403bb0:	strb	wzr, [x29, #188]
  403bb4:	add	x20, x20, #0x30
  403bb8:	ldrb	w0, [x29, #188]
  403bbc:	cbnz	w0, 403b60 <ferror@plt+0x2490>
  403bc0:	ldrb	w0, [x29, #176]
  403bc4:	cbnz	w0, 403abc <ferror@plt+0x23ec>
  403bc8:	ldr	x2, [x29, #192]
  403bcc:	ldrb	w1, [x2]
  403bd0:	ubfx	x0, x1, #5, #3
  403bd4:	ldr	w0, [x24, x0, lsl #2]
  403bd8:	lsr	w0, w0, w1
  403bdc:	tbz	w0, #0, 403aac <ferror@plt+0x23dc>
  403be0:	mov	x0, #0x1                   	// #1
  403be4:	str	x0, [x29, #200]
  403be8:	ldrb	w1, [x2]
  403bec:	str	w1, [x29, #212]
  403bf0:	strb	w0, [x29, #208]
  403bf4:	b	403b5c <ferror@plt+0x248c>
  403bf8:	ldr	x0, [x29, #192]
  403bfc:	bl	4013b0 <strlen@plt>
  403c00:	str	x0, [x29, #200]
  403c04:	strb	wzr, [x29, #208]
  403c08:	b	403b5c <ferror@plt+0x248c>
  403c0c:	adrp	x3, 406000 <ferror@plt+0x4930>
  403c10:	add	x3, x3, #0x240
  403c14:	mov	w2, #0xb2                  	// #178
  403c18:	adrp	x1, 406000 <ferror@plt+0x4930>
  403c1c:	add	x1, x1, #0x138
  403c20:	adrp	x0, 406000 <ferror@plt+0x4930>
  403c24:	add	x0, x0, #0x160
  403c28:	bl	401670 <__assert_fail@plt>
  403c2c:	adrp	x3, 406000 <ferror@plt+0x4930>
  403c30:	add	x3, x3, #0x240
  403c34:	mov	w2, #0xb3                  	// #179
  403c38:	adrp	x1, 406000 <ferror@plt+0x4930>
  403c3c:	add	x1, x1, #0x138
  403c40:	adrp	x0, 406000 <ferror@plt+0x4930>
  403c44:	add	x0, x0, #0x178
  403c48:	bl	401670 <__assert_fail@plt>
  403c4c:	mov	x0, #0x1                   	// #1
  403c50:	str	x0, [x21, #8]
  403c54:	cmp	x26, #0x2
  403c58:	b.ls	403d10 <ferror@plt+0x2640>  // b.plast
  403c5c:	add	x28, x19, #0x30
  403c60:	mov	x20, #0x0                   	// #0
  403c64:	mov	x27, #0x2                   	// #2
  403c68:	mov	w24, #0x0                   	// #0
  403c6c:	b	403cfc <ferror@plt+0x262c>
  403c70:	ldr	x2, [x22, #8]
  403c74:	add	x1, x20, x20, lsl #1
  403c78:	lsl	x1, x1, #4
  403c7c:	add	x0, x19, x1
  403c80:	ldr	x3, [x0, #8]
  403c84:	mov	w0, w24
  403c88:	cmp	x2, x3
  403c8c:	b.eq	403cc8 <ferror@plt+0x25f8>  // b.none
  403c90:	cbnz	w0, 403ce0 <ferror@plt+0x2610>
  403c94:	cbz	x20, 403d08 <ferror@plt+0x2638>
  403c98:	ldr	x0, [x21, x20, lsl #3]
  403c9c:	sub	x20, x20, x0
  403ca0:	cbz	w23, 403c70 <ferror@plt+0x25a0>
  403ca4:	add	x0, x20, x20, lsl #1
  403ca8:	add	x0, x19, x0, lsl #4
  403cac:	ldrb	w1, [x0, #16]
  403cb0:	cbz	w1, 403c70 <ferror@plt+0x25a0>
  403cb4:	ldr	w1, [x22, #20]
  403cb8:	ldr	w0, [x0, #20]
  403cbc:	cmp	w1, w0
  403cc0:	cset	w0, eq  // eq = none
  403cc4:	b	403c90 <ferror@plt+0x25c0>
  403cc8:	ldr	x1, [x19, x1]
  403ccc:	ldr	x0, [x22]
  403cd0:	bl	401550 <memcmp@plt>
  403cd4:	cmp	w0, #0x0
  403cd8:	cset	w0, eq  // eq = none
  403cdc:	b	403c90 <ferror@plt+0x25c0>
  403ce0:	add	x20, x20, #0x1
  403ce4:	sub	x0, x27, x20
  403ce8:	str	x0, [x21, x27, lsl #3]
  403cec:	add	x27, x27, #0x1
  403cf0:	add	x28, x28, #0x30
  403cf4:	cmp	x26, x27
  403cf8:	b.eq	403d10 <ferror@plt+0x2640>  // b.none
  403cfc:	mov	x22, x28
  403d00:	ldrb	w23, [x28, #16]
  403d04:	b	403ca0 <ferror@plt+0x25d0>
  403d08:	str	x27, [x21, x27, lsl #3]
  403d0c:	b	403cec <ferror@plt+0x261c>
  403d10:	ldr	x0, [x29, #96]
  403d14:	str	xzr, [x0]
  403d18:	ldr	x0, [x29, #104]
  403d1c:	str	x0, [x29, #128]
  403d20:	strb	wzr, [x29, #112]
  403d24:	stur	xzr, [x29, #116]
  403d28:	strb	wzr, [x29, #124]
  403d2c:	str	x0, [x29, #192]
  403d30:	strb	wzr, [x29, #176]
  403d34:	stur	xzr, [x29, #180]
  403d38:	strb	wzr, [x29, #188]
  403d3c:	mov	x22, #0x0                   	// #0
  403d40:	mov	w23, #0x1                   	// #1
  403d44:	add	x0, x29, #0xb4
  403d48:	str	x0, [x29, #104]
  403d4c:	add	x27, x29, #0x74
  403d50:	b	40421c <ferror@plt+0x2b4c>
  403d54:	ldr	x1, [x29, #192]
  403d58:	ldr	x0, [x0]
  403d5c:	bl	401550 <memcmp@plt>
  403d60:	cmp	w0, #0x0
  403d64:	cset	w1, eq  // eq = none
  403d68:	b	4041f4 <ferror@plt+0x2b24>
  403d6c:	ldr	x0, [x29, #128]
  403d70:	ldr	x1, [x29, #96]
  403d74:	str	x0, [x1]
  403d78:	mov	x0, x19
  403d7c:	bl	40560c <ferror@plt+0x3f3c>
  403d80:	mov	w0, w25
  403d84:	mov	sp, x29
  403d88:	ldp	x19, x20, [sp, #16]
  403d8c:	ldp	x21, x22, [sp, #32]
  403d90:	ldp	x23, x24, [sp, #48]
  403d94:	ldp	x25, x26, [sp, #64]
  403d98:	ldp	x27, x28, [sp, #80]
  403d9c:	ldp	x29, x30, [sp], #240
  403da0:	ret
  403da4:	cbnz	x22, 403e2c <ferror@plt+0x275c>
  403da8:	ldrb	w0, [x29, #124]
  403dac:	cbnz	w0, 403df0 <ferror@plt+0x2720>
  403db0:	ldrb	w0, [x29, #112]
  403db4:	cbnz	w0, 403fcc <ferror@plt+0x28fc>
  403db8:	ldr	x2, [x29, #128]
  403dbc:	ldrb	w1, [x2]
  403dc0:	ubfx	x3, x1, #5, #3
  403dc4:	adrp	x0, 406000 <ferror@plt+0x4930>
  403dc8:	add	x0, x0, #0x220
  403dcc:	ldr	w0, [x0, x3, lsl #2]
  403dd0:	lsr	w0, w0, w1
  403dd4:	tbz	w0, #0, 403fbc <ferror@plt+0x28ec>
  403dd8:	mov	x0, #0x1                   	// #1
  403ddc:	str	x0, [x29, #136]
  403de0:	ldrb	w1, [x2]
  403de4:	str	w1, [x29, #148]
  403de8:	strb	w0, [x29, #144]
  403dec:	strb	w23, [x29, #124]
  403df0:	ldrb	w0, [x29, #144]
  403df4:	cbz	w0, 403e00 <ferror@plt+0x2730>
  403df8:	ldr	w0, [x29, #148]
  403dfc:	cbz	w0, 4040c4 <ferror@plt+0x29f4>
  403e00:	ldr	x0, [x29, #128]
  403e04:	ldr	x1, [x29, #136]
  403e08:	add	x0, x0, x1
  403e0c:	str	x0, [x29, #128]
  403e10:	strb	wzr, [x29, #124]
  403e14:	ldr	x0, [x29, #192]
  403e18:	ldr	x1, [x29, #200]
  403e1c:	add	x0, x0, x1
  403e20:	str	x0, [x29, #192]
  403e24:	strb	wzr, [x29, #188]
  403e28:	b	40421c <ferror@plt+0x2b4c>
  403e2c:	ldr	x20, [x21, x22, lsl #3]
  403e30:	sub	x22, x22, x20
  403e34:	cbz	x20, 40421c <ferror@plt+0x2b4c>
  403e38:	adrp	x28, 406000 <ferror@plt+0x4930>
  403e3c:	add	x28, x28, #0x220
  403e40:	b	403f24 <ferror@plt+0x2854>
  403e44:	mov	x0, x27
  403e48:	bl	401540 <mbsinit@plt>
  403e4c:	cbz	w0, 403ec8 <ferror@plt+0x27f8>
  403e50:	strb	w23, [x29, #112]
  403e54:	ldr	x24, [x29, #128]
  403e58:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403e5c:	mov	x1, x0
  403e60:	mov	x0, x24
  403e64:	bl	402ed4 <ferror@plt+0x1804>
  403e68:	mov	x3, x27
  403e6c:	mov	x2, x0
  403e70:	mov	x1, x24
  403e74:	add	x0, x29, #0x94
  403e78:	bl	403648 <ferror@plt+0x1f78>
  403e7c:	str	x0, [x29, #136]
  403e80:	cmn	x0, #0x1
  403e84:	b.eq	403ee8 <ferror@plt+0x2818>  // b.none
  403e88:	cmn	x0, #0x2
  403e8c:	b.eq	403f64 <ferror@plt+0x2894>  // b.none
  403e90:	cbnz	x0, 403eb0 <ferror@plt+0x27e0>
  403e94:	mov	x0, #0x1                   	// #1
  403e98:	str	x0, [x29, #136]
  403e9c:	ldr	x0, [x29, #128]
  403ea0:	ldrb	w0, [x0]
  403ea4:	cbnz	w0, 403f78 <ferror@plt+0x28a8>
  403ea8:	ldr	w0, [x29, #148]
  403eac:	cbnz	w0, 403f98 <ferror@plt+0x28c8>
  403eb0:	strb	w23, [x29, #144]
  403eb4:	mov	x0, x27
  403eb8:	bl	401540 <mbsinit@plt>
  403ebc:	cbz	w0, 403ef4 <ferror@plt+0x2824>
  403ec0:	strb	wzr, [x29, #112]
  403ec4:	b	403ef4 <ferror@plt+0x2824>
  403ec8:	adrp	x3, 406000 <ferror@plt+0x4930>
  403ecc:	add	x3, x3, #0x240
  403ed0:	mov	w2, #0x96                  	// #150
  403ed4:	adrp	x1, 406000 <ferror@plt+0x4930>
  403ed8:	add	x1, x1, #0x138
  403edc:	adrp	x0, 406000 <ferror@plt+0x4930>
  403ee0:	add	x0, x0, #0x148
  403ee4:	bl	401670 <__assert_fail@plt>
  403ee8:	mov	x0, #0x1                   	// #1
  403eec:	str	x0, [x29, #136]
  403ef0:	strb	wzr, [x29, #144]
  403ef4:	strb	w23, [x29, #124]
  403ef8:	ldrb	w0, [x29, #144]
  403efc:	cbz	w0, 403f08 <ferror@plt+0x2838>
  403f00:	ldr	w0, [x29, #148]
  403f04:	cbz	w0, 403fb8 <ferror@plt+0x28e8>
  403f08:	ldr	x0, [x29, #128]
  403f0c:	ldr	x1, [x29, #136]
  403f10:	add	x0, x0, x1
  403f14:	str	x0, [x29, #128]
  403f18:	strb	wzr, [x29, #124]
  403f1c:	subs	x20, x20, #0x1
  403f20:	b.eq	40421c <ferror@plt+0x2b4c>  // b.none
  403f24:	ldrb	w0, [x29, #124]
  403f28:	cbnz	w0, 403ef8 <ferror@plt+0x2828>
  403f2c:	ldrb	w0, [x29, #112]
  403f30:	cbnz	w0, 403e54 <ferror@plt+0x2784>
  403f34:	ldr	x2, [x29, #128]
  403f38:	ldrb	w1, [x2]
  403f3c:	ubfx	x0, x1, #5, #3
  403f40:	ldr	w0, [x28, x0, lsl #2]
  403f44:	lsr	w0, w0, w1
  403f48:	tbz	w0, #0, 403e44 <ferror@plt+0x2774>
  403f4c:	mov	x0, #0x1                   	// #1
  403f50:	str	x0, [x29, #136]
  403f54:	ldrb	w1, [x2]
  403f58:	str	w1, [x29, #148]
  403f5c:	strb	w0, [x29, #144]
  403f60:	b	403ef4 <ferror@plt+0x2824>
  403f64:	ldr	x0, [x29, #128]
  403f68:	bl	4013b0 <strlen@plt>
  403f6c:	str	x0, [x29, #136]
  403f70:	strb	wzr, [x29, #144]
  403f74:	b	403ef4 <ferror@plt+0x2824>
  403f78:	adrp	x3, 406000 <ferror@plt+0x4930>
  403f7c:	add	x3, x3, #0x240
  403f80:	mov	w2, #0xb2                  	// #178
  403f84:	adrp	x1, 406000 <ferror@plt+0x4930>
  403f88:	add	x1, x1, #0x138
  403f8c:	adrp	x0, 406000 <ferror@plt+0x4930>
  403f90:	add	x0, x0, #0x160
  403f94:	bl	401670 <__assert_fail@plt>
  403f98:	adrp	x3, 406000 <ferror@plt+0x4930>
  403f9c:	add	x3, x3, #0x240
  403fa0:	mov	w2, #0xb3                  	// #179
  403fa4:	adrp	x1, 406000 <ferror@plt+0x4930>
  403fa8:	add	x1, x1, #0x138
  403fac:	adrp	x0, 406000 <ferror@plt+0x4930>
  403fb0:	add	x0, x0, #0x178
  403fb4:	bl	401670 <__assert_fail@plt>
  403fb8:	bl	401530 <abort@plt>
  403fbc:	mov	x0, x27
  403fc0:	bl	401540 <mbsinit@plt>
  403fc4:	cbz	w0, 404040 <ferror@plt+0x2970>
  403fc8:	strb	w23, [x29, #112]
  403fcc:	ldr	x20, [x29, #128]
  403fd0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403fd4:	mov	x1, x0
  403fd8:	mov	x0, x20
  403fdc:	bl	402ed4 <ferror@plt+0x1804>
  403fe0:	mov	x3, x27
  403fe4:	mov	x2, x0
  403fe8:	mov	x1, x20
  403fec:	add	x0, x29, #0x94
  403ff0:	bl	403648 <ferror@plt+0x1f78>
  403ff4:	str	x0, [x29, #136]
  403ff8:	cmn	x0, #0x1
  403ffc:	b.eq	404060 <ferror@plt+0x2990>  // b.none
  404000:	cmn	x0, #0x2
  404004:	b.eq	404070 <ferror@plt+0x29a0>  // b.none
  404008:	cbnz	x0, 404028 <ferror@plt+0x2958>
  40400c:	mov	x0, #0x1                   	// #1
  404010:	str	x0, [x29, #136]
  404014:	ldr	x0, [x29, #128]
  404018:	ldrb	w0, [x0]
  40401c:	cbnz	w0, 404084 <ferror@plt+0x29b4>
  404020:	ldr	w0, [x29, #148]
  404024:	cbnz	w0, 4040a4 <ferror@plt+0x29d4>
  404028:	strb	w23, [x29, #144]
  40402c:	mov	x0, x27
  404030:	bl	401540 <mbsinit@plt>
  404034:	cbz	w0, 403dec <ferror@plt+0x271c>
  404038:	strb	wzr, [x29, #112]
  40403c:	b	403dec <ferror@plt+0x271c>
  404040:	adrp	x3, 406000 <ferror@plt+0x4930>
  404044:	add	x3, x3, #0x240
  404048:	mov	w2, #0x96                  	// #150
  40404c:	adrp	x1, 406000 <ferror@plt+0x4930>
  404050:	add	x1, x1, #0x138
  404054:	adrp	x0, 406000 <ferror@plt+0x4930>
  404058:	add	x0, x0, #0x148
  40405c:	bl	401670 <__assert_fail@plt>
  404060:	mov	x0, #0x1                   	// #1
  404064:	str	x0, [x29, #136]
  404068:	strb	wzr, [x29, #144]
  40406c:	b	403dec <ferror@plt+0x271c>
  404070:	ldr	x0, [x29, #128]
  404074:	bl	4013b0 <strlen@plt>
  404078:	str	x0, [x29, #136]
  40407c:	strb	wzr, [x29, #144]
  404080:	b	403dec <ferror@plt+0x271c>
  404084:	adrp	x3, 406000 <ferror@plt+0x4930>
  404088:	add	x3, x3, #0x240
  40408c:	mov	w2, #0xb2                  	// #178
  404090:	adrp	x1, 406000 <ferror@plt+0x4930>
  404094:	add	x1, x1, #0x138
  404098:	adrp	x0, 406000 <ferror@plt+0x4930>
  40409c:	add	x0, x0, #0x160
  4040a0:	bl	401670 <__assert_fail@plt>
  4040a4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4040a8:	add	x3, x3, #0x240
  4040ac:	mov	w2, #0xb3                  	// #179
  4040b0:	adrp	x1, 406000 <ferror@plt+0x4930>
  4040b4:	add	x1, x1, #0x138
  4040b8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4040bc:	add	x0, x0, #0x178
  4040c0:	bl	401670 <__assert_fail@plt>
  4040c4:	bl	401530 <abort@plt>
  4040c8:	ldr	x0, [x29, #104]
  4040cc:	bl	401540 <mbsinit@plt>
  4040d0:	cbz	w0, 40414c <ferror@plt+0x2a7c>
  4040d4:	strb	w23, [x29, #176]
  4040d8:	ldr	x20, [x29, #192]
  4040dc:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4040e0:	mov	x1, x0
  4040e4:	mov	x0, x20
  4040e8:	bl	402ed4 <ferror@plt+0x1804>
  4040ec:	ldr	x3, [x29, #104]
  4040f0:	mov	x2, x0
  4040f4:	mov	x1, x20
  4040f8:	add	x0, x29, #0xd4
  4040fc:	bl	403648 <ferror@plt+0x1f78>
  404100:	str	x0, [x29, #200]
  404104:	cmn	x0, #0x1
  404108:	b.eq	40416c <ferror@plt+0x2a9c>  // b.none
  40410c:	cmn	x0, #0x2
  404110:	b.eq	40417c <ferror@plt+0x2aac>  // b.none
  404114:	cbnz	x0, 404134 <ferror@plt+0x2a64>
  404118:	mov	x0, #0x1                   	// #1
  40411c:	str	x0, [x29, #200]
  404120:	ldr	x0, [x29, #192]
  404124:	ldrb	w0, [x0]
  404128:	cbnz	w0, 404190 <ferror@plt+0x2ac0>
  40412c:	ldr	w0, [x29, #212]
  404130:	cbnz	w0, 4041b0 <ferror@plt+0x2ae0>
  404134:	strb	w23, [x29, #208]
  404138:	ldr	x0, [x29, #104]
  40413c:	bl	401540 <mbsinit@plt>
  404140:	cbz	w0, 404260 <ferror@plt+0x2b90>
  404144:	strb	wzr, [x29, #176]
  404148:	b	404260 <ferror@plt+0x2b90>
  40414c:	adrp	x3, 406000 <ferror@plt+0x4930>
  404150:	add	x3, x3, #0x240
  404154:	mov	w2, #0x96                  	// #150
  404158:	adrp	x1, 406000 <ferror@plt+0x4930>
  40415c:	add	x1, x1, #0x138
  404160:	adrp	x0, 406000 <ferror@plt+0x4930>
  404164:	add	x0, x0, #0x148
  404168:	bl	401670 <__assert_fail@plt>
  40416c:	mov	x0, #0x1                   	// #1
  404170:	str	x0, [x29, #200]
  404174:	strb	wzr, [x29, #208]
  404178:	b	404260 <ferror@plt+0x2b90>
  40417c:	ldr	x0, [x29, #192]
  404180:	bl	4013b0 <strlen@plt>
  404184:	str	x0, [x29, #200]
  404188:	strb	wzr, [x29, #208]
  40418c:	b	404260 <ferror@plt+0x2b90>
  404190:	adrp	x3, 406000 <ferror@plt+0x4930>
  404194:	add	x3, x3, #0x240
  404198:	mov	w2, #0xb2                  	// #178
  40419c:	adrp	x1, 406000 <ferror@plt+0x4930>
  4041a0:	add	x1, x1, #0x138
  4041a4:	adrp	x0, 406000 <ferror@plt+0x4930>
  4041a8:	add	x0, x0, #0x160
  4041ac:	bl	401670 <__assert_fail@plt>
  4041b0:	adrp	x3, 406000 <ferror@plt+0x4930>
  4041b4:	add	x3, x3, #0x240
  4041b8:	mov	w2, #0xb3                  	// #179
  4041bc:	adrp	x1, 406000 <ferror@plt+0x4930>
  4041c0:	add	x1, x1, #0x138
  4041c4:	adrp	x0, 406000 <ferror@plt+0x4930>
  4041c8:	add	x0, x0, #0x178
  4041cc:	bl	401670 <__assert_fail@plt>
  4041d0:	mov	w25, #0x0                   	// #0
  4041d4:	b	403d80 <ferror@plt+0x26b0>
  4041d8:	add	x0, x22, x22, lsl #1
  4041dc:	add	x0, x19, x0, lsl #4
  4041e0:	ldr	x2, [x0, #8]
  4041e4:	mov	w1, #0x0                   	// #0
  4041e8:	ldr	x3, [x29, #200]
  4041ec:	cmp	x2, x3
  4041f0:	b.eq	403d54 <ferror@plt+0x2684>  // b.none
  4041f4:	mov	w0, w1
  4041f8:	cbz	w0, 403da4 <ferror@plt+0x26d4>
  4041fc:	add	x22, x22, #0x1
  404200:	ldr	x0, [x29, #192]
  404204:	ldr	x1, [x29, #200]
  404208:	add	x0, x0, x1
  40420c:	str	x0, [x29, #192]
  404210:	strb	wzr, [x29, #188]
  404214:	cmp	x26, x22
  404218:	b.eq	403d6c <ferror@plt+0x269c>  // b.none
  40421c:	ldrb	w0, [x29, #188]
  404220:	cbnz	w0, 404264 <ferror@plt+0x2b94>
  404224:	ldrb	w0, [x29, #176]
  404228:	cbnz	w0, 4040d8 <ferror@plt+0x2a08>
  40422c:	ldr	x3, [x29, #192]
  404230:	ldrb	w2, [x3]
  404234:	ubfx	x0, x2, #5, #3
  404238:	adrp	x1, 406000 <ferror@plt+0x4930>
  40423c:	add	x1, x1, #0x220
  404240:	ldr	w0, [x1, x0, lsl #2]
  404244:	lsr	w0, w0, w2
  404248:	tbz	w0, #0, 4040c8 <ferror@plt+0x29f8>
  40424c:	mov	x0, #0x1                   	// #1
  404250:	str	x0, [x29, #200]
  404254:	ldrb	w1, [x3]
  404258:	str	w1, [x29, #212]
  40425c:	strb	w0, [x29, #208]
  404260:	strb	w23, [x29, #188]
  404264:	ldrb	w0, [x29, #208]
  404268:	cbz	w0, 4041d8 <ferror@plt+0x2b08>
  40426c:	ldr	w1, [x29, #212]
  404270:	cbz	w1, 403d78 <ferror@plt+0x26a8>
  404274:	add	x0, x22, x22, lsl #1
  404278:	add	x0, x19, x0, lsl #4
  40427c:	ldrb	w2, [x0, #16]
  404280:	cbz	w2, 4041e0 <ferror@plt+0x2b10>
  404284:	ldr	w0, [x0, #20]
  404288:	cmp	w0, w1
  40428c:	cset	w0, eq  // eq = none
  404290:	b	4041f8 <ferror@plt+0x2b28>
  404294:	stp	x29, x30, [sp, #-432]!
  404298:	mov	x29, sp
  40429c:	stp	x21, x22, [sp, #32]
  4042a0:	stp	x23, x24, [sp, #48]
  4042a4:	mov	x21, x0
  4042a8:	mov	x23, x1
  4042ac:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4042b0:	cmp	x0, #0x1
  4042b4:	b.hi	4042ec <ferror@plt+0x2c1c>  // b.pmore
  4042b8:	ldrb	w22, [x23]
  4042bc:	mov	x0, x21
  4042c0:	cbz	w22, 404bf4 <ferror@plt+0x3524>
  4042c4:	ldrb	w0, [x21]
  4042c8:	cbz	w0, 404f44 <ferror@plt+0x3874>
  4042cc:	stp	x19, x20, [sp, #16]
  4042d0:	stp	x25, x26, [sp, #64]
  4042d4:	mov	x24, x23
  4042d8:	mov	x2, #0x0                   	// #0
  4042dc:	mov	x20, #0x0                   	// #0
  4042e0:	mov	x25, #0x0                   	// #0
  4042e4:	mov	w0, #0x1                   	// #1
  4042e8:	b	404e68 <ferror@plt+0x3798>
  4042ec:	str	x23, [sp, #128]
  4042f0:	strb	wzr, [sp, #112]
  4042f4:	stur	xzr, [sp, #116]
  4042f8:	strb	wzr, [sp, #124]
  4042fc:	ldrb	w1, [x23]
  404300:	ubfx	x2, x1, #5, #3
  404304:	adrp	x0, 406000 <ferror@plt+0x4930>
  404308:	add	x0, x0, #0x220
  40430c:	ldr	w0, [x0, x2, lsl #2]
  404310:	lsr	w0, w0, w1
  404314:	tbz	w0, #0, 40438c <ferror@plt+0x2cbc>
  404318:	mov	x0, #0x1                   	// #1
  40431c:	str	x0, [sp, #136]
  404320:	str	w1, [sp, #148]
  404324:	strb	w0, [sp, #144]
  404328:	mov	w0, #0x1                   	// #1
  40432c:	strb	w0, [sp, #124]
  404330:	ldrb	w0, [sp, #144]
  404334:	cbz	w0, 404340 <ferror@plt+0x2c70>
  404338:	ldr	w0, [sp, #148]
  40433c:	cbz	w0, 404e48 <ferror@plt+0x3778>
  404340:	stp	x19, x20, [sp, #16]
  404344:	stp	x25, x26, [sp, #64]
  404348:	stp	x27, x28, [sp, #80]
  40434c:	str	x23, [sp, #192]
  404350:	strb	wzr, [sp, #176]
  404354:	stur	xzr, [sp, #180]
  404358:	strb	wzr, [sp, #188]
  40435c:	str	x21, [sp, #256]
  404360:	strb	wzr, [sp, #240]
  404364:	stur	xzr, [sp, #244]
  404368:	strb	wzr, [sp, #252]
  40436c:	mov	x26, #0x0                   	// #0
  404370:	str	xzr, [sp, #104]
  404374:	mov	x19, #0x0                   	// #0
  404378:	mov	w27, #0x1                   	// #1
  40437c:	add	x0, sp, #0xf4
  404380:	str	x0, [sp, #96]
  404384:	add	x28, sp, #0xb4
  404388:	b	404fe4 <ferror@plt+0x3914>
  40438c:	add	x0, sp, #0x74
  404390:	bl	401540 <mbsinit@plt>
  404394:	cbz	w0, 404414 <ferror@plt+0x2d44>
  404398:	mov	w0, #0x1                   	// #1
  40439c:	strb	w0, [sp, #112]
  4043a0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4043a4:	mov	x1, x0
  4043a8:	mov	x0, x23
  4043ac:	bl	402ed4 <ferror@plt+0x1804>
  4043b0:	add	x3, sp, #0x74
  4043b4:	mov	x2, x0
  4043b8:	mov	x1, x23
  4043bc:	add	x0, sp, #0x94
  4043c0:	bl	403648 <ferror@plt+0x1f78>
  4043c4:	str	x0, [sp, #136]
  4043c8:	cmn	x0, #0x1
  4043cc:	b.eq	404440 <ferror@plt+0x2d70>  // b.none
  4043d0:	cmn	x0, #0x2
  4043d4:	b.eq	404450 <ferror@plt+0x2d80>  // b.none
  4043d8:	cbnz	x0, 4043f8 <ferror@plt+0x2d28>
  4043dc:	mov	x0, #0x1                   	// #1
  4043e0:	str	x0, [sp, #136]
  4043e4:	ldr	x0, [sp, #128]
  4043e8:	ldrb	w0, [x0]
  4043ec:	cbnz	w0, 404464 <ferror@plt+0x2d94>
  4043f0:	ldr	w0, [sp, #148]
  4043f4:	cbnz	w0, 404490 <ferror@plt+0x2dc0>
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	strb	w0, [sp, #144]
  404400:	add	x0, sp, #0x74
  404404:	bl	401540 <mbsinit@plt>
  404408:	cbz	w0, 404328 <ferror@plt+0x2c58>
  40440c:	strb	wzr, [sp, #112]
  404410:	b	404328 <ferror@plt+0x2c58>
  404414:	stp	x19, x20, [sp, #16]
  404418:	stp	x25, x26, [sp, #64]
  40441c:	stp	x27, x28, [sp, #80]
  404420:	adrp	x3, 406000 <ferror@plt+0x4930>
  404424:	add	x3, x3, #0x240
  404428:	mov	w2, #0x96                  	// #150
  40442c:	adrp	x1, 406000 <ferror@plt+0x4930>
  404430:	add	x1, x1, #0x138
  404434:	adrp	x0, 406000 <ferror@plt+0x4930>
  404438:	add	x0, x0, #0x148
  40443c:	bl	401670 <__assert_fail@plt>
  404440:	mov	x0, #0x1                   	// #1
  404444:	str	x0, [sp, #136]
  404448:	strb	wzr, [sp, #144]
  40444c:	b	404328 <ferror@plt+0x2c58>
  404450:	ldr	x0, [sp, #128]
  404454:	bl	4013b0 <strlen@plt>
  404458:	str	x0, [sp, #136]
  40445c:	strb	wzr, [sp, #144]
  404460:	b	404328 <ferror@plt+0x2c58>
  404464:	stp	x19, x20, [sp, #16]
  404468:	stp	x25, x26, [sp, #64]
  40446c:	stp	x27, x28, [sp, #80]
  404470:	adrp	x3, 406000 <ferror@plt+0x4930>
  404474:	add	x3, x3, #0x240
  404478:	mov	w2, #0xb2                  	// #178
  40447c:	adrp	x1, 406000 <ferror@plt+0x4930>
  404480:	add	x1, x1, #0x138
  404484:	adrp	x0, 406000 <ferror@plt+0x4930>
  404488:	add	x0, x0, #0x160
  40448c:	bl	401670 <__assert_fail@plt>
  404490:	stp	x19, x20, [sp, #16]
  404494:	stp	x25, x26, [sp, #64]
  404498:	stp	x27, x28, [sp, #80]
  40449c:	adrp	x3, 406000 <ferror@plt+0x4930>
  4044a0:	add	x3, x3, #0x240
  4044a4:	mov	w2, #0xb3                  	// #179
  4044a8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4044ac:	add	x1, x1, #0x138
  4044b0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4044b4:	add	x0, x0, #0x178
  4044b8:	bl	401670 <__assert_fail@plt>
  4044bc:	ldr	x0, [sp, #96]
  4044c0:	bl	401540 <mbsinit@plt>
  4044c4:	cbz	w0, 404548 <ferror@plt+0x2e78>
  4044c8:	mov	w0, #0x1                   	// #1
  4044cc:	strb	w0, [sp, #240]
  4044d0:	ldr	x20, [sp, #256]
  4044d4:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4044d8:	mov	x1, x0
  4044dc:	mov	x0, x20
  4044e0:	bl	402ed4 <ferror@plt+0x1804>
  4044e4:	ldr	x3, [sp, #96]
  4044e8:	mov	x2, x0
  4044ec:	mov	x1, x20
  4044f0:	add	x0, sp, #0x114
  4044f4:	bl	403648 <ferror@plt+0x1f78>
  4044f8:	str	x0, [sp, #264]
  4044fc:	cmn	x0, #0x1
  404500:	b.eq	404568 <ferror@plt+0x2e98>  // b.none
  404504:	cmn	x0, #0x2
  404508:	b.eq	404578 <ferror@plt+0x2ea8>  // b.none
  40450c:	cbnz	x0, 40452c <ferror@plt+0x2e5c>
  404510:	mov	x0, #0x1                   	// #1
  404514:	str	x0, [sp, #264]
  404518:	ldr	x0, [sp, #256]
  40451c:	ldrb	w0, [x0]
  404520:	cbnz	w0, 40458c <ferror@plt+0x2ebc>
  404524:	ldr	w0, [sp, #276]
  404528:	cbnz	w0, 4045ac <ferror@plt+0x2edc>
  40452c:	mov	w0, #0x1                   	// #1
  404530:	strb	w0, [sp, #272]
  404534:	ldr	x0, [sp, #96]
  404538:	bl	401540 <mbsinit@plt>
  40453c:	cbz	w0, 405028 <ferror@plt+0x3958>
  404540:	strb	wzr, [sp, #240]
  404544:	b	405028 <ferror@plt+0x3958>
  404548:	adrp	x3, 406000 <ferror@plt+0x4930>
  40454c:	add	x3, x3, #0x240
  404550:	mov	w2, #0x96                  	// #150
  404554:	adrp	x1, 406000 <ferror@plt+0x4930>
  404558:	add	x1, x1, #0x138
  40455c:	adrp	x0, 406000 <ferror@plt+0x4930>
  404560:	add	x0, x0, #0x148
  404564:	bl	401670 <__assert_fail@plt>
  404568:	mov	x0, #0x1                   	// #1
  40456c:	str	x0, [sp, #264]
  404570:	strb	wzr, [sp, #272]
  404574:	b	405028 <ferror@plt+0x3958>
  404578:	ldr	x0, [sp, #256]
  40457c:	bl	4013b0 <strlen@plt>
  404580:	str	x0, [sp, #264]
  404584:	strb	wzr, [sp, #272]
  404588:	b	405028 <ferror@plt+0x3958>
  40458c:	adrp	x3, 406000 <ferror@plt+0x4930>
  404590:	add	x3, x3, #0x240
  404594:	mov	w2, #0xb2                  	// #178
  404598:	adrp	x1, 406000 <ferror@plt+0x4930>
  40459c:	add	x1, x1, #0x138
  4045a0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4045a4:	add	x0, x0, #0x160
  4045a8:	bl	401670 <__assert_fail@plt>
  4045ac:	adrp	x3, 406000 <ferror@plt+0x4930>
  4045b0:	add	x3, x3, #0x240
  4045b4:	mov	w2, #0xb3                  	// #179
  4045b8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4045bc:	add	x1, x1, #0x138
  4045c0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4045c4:	add	x0, x0, #0x178
  4045c8:	bl	401670 <__assert_fail@plt>
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	ldp	x19, x20, [sp, #16]
  4045d4:	ldp	x25, x26, [sp, #64]
  4045d8:	ldp	x27, x28, [sp, #80]
  4045dc:	b	404bf4 <ferror@plt+0x3524>
  4045e0:	mov	w20, #0x1                   	// #1
  4045e4:	adrp	x22, 406000 <ferror@plt+0x4930>
  4045e8:	add	x22, x22, #0x220
  4045ec:	ldr	x0, [sp, #104]
  4045f0:	subs	x24, x19, x0
  4045f4:	b.ne	404748 <ferror@plt+0x3078>  // b.any
  4045f8:	ldrb	w0, [sp, #188]
  4045fc:	cbnz	w0, 404644 <ferror@plt+0x2f74>
  404600:	ldrb	w0, [sp, #176]
  404604:	cbnz	w0, 4047f0 <ferror@plt+0x3120>
  404608:	ldr	x2, [sp, #192]
  40460c:	ldrb	w1, [x2]
  404610:	ubfx	x3, x1, #5, #3
  404614:	adrp	x0, 406000 <ferror@plt+0x4930>
  404618:	add	x0, x0, #0x220
  40461c:	ldr	w0, [x0, x3, lsl #2]
  404620:	lsr	w0, w0, w1
  404624:	tbz	w0, #0, 4047dc <ferror@plt+0x310c>
  404628:	mov	x0, #0x1                   	// #1
  40462c:	str	x0, [sp, #200]
  404630:	ldrb	w1, [x2]
  404634:	str	w1, [sp, #212]
  404638:	strb	w0, [sp, #208]
  40463c:	mov	w0, #0x1                   	// #1
  404640:	strb	w0, [sp, #188]
  404644:	ldrb	w27, [sp, #208]
  404648:	cbnz	w27, 4048ec <ferror@plt+0x321c>
  40464c:	mov	w27, #0x1                   	// #1
  404650:	add	x0, x19, #0x1
  404654:	ldrb	w1, [sp, #272]
  404658:	cbz	w1, 4048f8 <ferror@plt+0x3228>
  40465c:	str	x19, [sp, #104]
  404660:	mov	x19, x0
  404664:	b	405054 <ferror@plt+0x3984>
  404668:	mov	x0, x28
  40466c:	bl	401540 <mbsinit@plt>
  404670:	cbz	w0, 4046ec <ferror@plt+0x301c>
  404674:	strb	w20, [sp, #176]
  404678:	ldr	x25, [sp, #192]
  40467c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404680:	mov	x1, x0
  404684:	mov	x0, x25
  404688:	bl	402ed4 <ferror@plt+0x1804>
  40468c:	mov	x3, x28
  404690:	mov	x2, x0
  404694:	mov	x1, x25
  404698:	add	x0, sp, #0xd4
  40469c:	bl	403648 <ferror@plt+0x1f78>
  4046a0:	str	x0, [sp, #200]
  4046a4:	cmn	x0, #0x1
  4046a8:	b.eq	40470c <ferror@plt+0x303c>  // b.none
  4046ac:	cmn	x0, #0x2
  4046b0:	b.eq	404788 <ferror@plt+0x30b8>  // b.none
  4046b4:	cbnz	x0, 4046d4 <ferror@plt+0x3004>
  4046b8:	mov	x0, #0x1                   	// #1
  4046bc:	str	x0, [sp, #200]
  4046c0:	ldr	x0, [sp, #192]
  4046c4:	ldrb	w0, [x0]
  4046c8:	cbnz	w0, 40479c <ferror@plt+0x30cc>
  4046cc:	ldr	w0, [sp, #212]
  4046d0:	cbnz	w0, 4047bc <ferror@plt+0x30ec>
  4046d4:	strb	w20, [sp, #208]
  4046d8:	mov	x0, x28
  4046dc:	bl	401540 <mbsinit@plt>
  4046e0:	cbz	w0, 404718 <ferror@plt+0x3048>
  4046e4:	strb	wzr, [sp, #176]
  4046e8:	b	404718 <ferror@plt+0x3048>
  4046ec:	adrp	x3, 406000 <ferror@plt+0x4930>
  4046f0:	add	x3, x3, #0x240
  4046f4:	mov	w2, #0x96                  	// #150
  4046f8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4046fc:	add	x1, x1, #0x138
  404700:	adrp	x0, 406000 <ferror@plt+0x4930>
  404704:	add	x0, x0, #0x148
  404708:	bl	401670 <__assert_fail@plt>
  40470c:	mov	x0, #0x1                   	// #1
  404710:	str	x0, [sp, #200]
  404714:	strb	wzr, [sp, #208]
  404718:	strb	w20, [sp, #188]
  40471c:	ldrb	w0, [sp, #208]
  404720:	cbz	w0, 40472c <ferror@plt+0x305c>
  404724:	ldr	w0, [sp, #212]
  404728:	cbz	w0, 404f6c <ferror@plt+0x389c>
  40472c:	ldr	x0, [sp, #192]
  404730:	ldr	x1, [sp, #200]
  404734:	add	x0, x0, x1
  404738:	str	x0, [sp, #192]
  40473c:	strb	wzr, [sp, #188]
  404740:	subs	x24, x24, #0x1
  404744:	b.eq	404600 <ferror@plt+0x2f30>  // b.none
  404748:	ldrb	w0, [sp, #188]
  40474c:	cbnz	w0, 40471c <ferror@plt+0x304c>
  404750:	ldrb	w0, [sp, #176]
  404754:	cbnz	w0, 404678 <ferror@plt+0x2fa8>
  404758:	ldr	x2, [sp, #192]
  40475c:	ldrb	w1, [x2]
  404760:	ubfx	x0, x1, #5, #3
  404764:	ldr	w0, [x22, x0, lsl #2]
  404768:	lsr	w0, w0, w1
  40476c:	tbz	w0, #0, 404668 <ferror@plt+0x2f98>
  404770:	mov	x0, #0x1                   	// #1
  404774:	str	x0, [sp, #200]
  404778:	ldrb	w1, [x2]
  40477c:	str	w1, [sp, #212]
  404780:	strb	w0, [sp, #208]
  404784:	b	404718 <ferror@plt+0x3048>
  404788:	ldr	x0, [sp, #192]
  40478c:	bl	4013b0 <strlen@plt>
  404790:	str	x0, [sp, #200]
  404794:	strb	wzr, [sp, #208]
  404798:	b	404718 <ferror@plt+0x3048>
  40479c:	adrp	x3, 406000 <ferror@plt+0x4930>
  4047a0:	add	x3, x3, #0x240
  4047a4:	mov	w2, #0xb2                  	// #178
  4047a8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4047ac:	add	x1, x1, #0x138
  4047b0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4047b4:	add	x0, x0, #0x160
  4047b8:	bl	401670 <__assert_fail@plt>
  4047bc:	adrp	x3, 406000 <ferror@plt+0x4930>
  4047c0:	add	x3, x3, #0x240
  4047c4:	mov	w2, #0xb3                  	// #179
  4047c8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4047cc:	add	x1, x1, #0x138
  4047d0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4047d4:	add	x0, x0, #0x178
  4047d8:	bl	401670 <__assert_fail@plt>
  4047dc:	mov	x0, x28
  4047e0:	bl	401540 <mbsinit@plt>
  4047e4:	cbz	w0, 404868 <ferror@plt+0x3198>
  4047e8:	mov	w0, #0x1                   	// #1
  4047ec:	strb	w0, [sp, #176]
  4047f0:	ldr	x20, [sp, #192]
  4047f4:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4047f8:	mov	x1, x0
  4047fc:	mov	x0, x20
  404800:	bl	402ed4 <ferror@plt+0x1804>
  404804:	mov	x3, x28
  404808:	mov	x2, x0
  40480c:	mov	x1, x20
  404810:	add	x0, sp, #0xd4
  404814:	bl	403648 <ferror@plt+0x1f78>
  404818:	str	x0, [sp, #200]
  40481c:	cmn	x0, #0x1
  404820:	b.eq	404888 <ferror@plt+0x31b8>  // b.none
  404824:	cmn	x0, #0x2
  404828:	b.eq	404898 <ferror@plt+0x31c8>  // b.none
  40482c:	cbnz	x0, 40484c <ferror@plt+0x317c>
  404830:	mov	x0, #0x1                   	// #1
  404834:	str	x0, [sp, #200]
  404838:	ldr	x0, [sp, #192]
  40483c:	ldrb	w0, [x0]
  404840:	cbnz	w0, 4048ac <ferror@plt+0x31dc>
  404844:	ldr	w0, [sp, #212]
  404848:	cbnz	w0, 4048cc <ferror@plt+0x31fc>
  40484c:	mov	w0, #0x1                   	// #1
  404850:	strb	w0, [sp, #208]
  404854:	mov	x0, x28
  404858:	bl	401540 <mbsinit@plt>
  40485c:	cbz	w0, 40463c <ferror@plt+0x2f6c>
  404860:	strb	wzr, [sp, #176]
  404864:	b	40463c <ferror@plt+0x2f6c>
  404868:	adrp	x3, 406000 <ferror@plt+0x4930>
  40486c:	add	x3, x3, #0x240
  404870:	mov	w2, #0x96                  	// #150
  404874:	adrp	x1, 406000 <ferror@plt+0x4930>
  404878:	add	x1, x1, #0x138
  40487c:	adrp	x0, 406000 <ferror@plt+0x4930>
  404880:	add	x0, x0, #0x148
  404884:	bl	401670 <__assert_fail@plt>
  404888:	mov	x0, #0x1                   	// #1
  40488c:	str	x0, [sp, #200]
  404890:	strb	wzr, [sp, #208]
  404894:	b	40463c <ferror@plt+0x2f6c>
  404898:	ldr	x0, [sp, #192]
  40489c:	bl	4013b0 <strlen@plt>
  4048a0:	str	x0, [sp, #200]
  4048a4:	strb	wzr, [sp, #208]
  4048a8:	b	40463c <ferror@plt+0x2f6c>
  4048ac:	adrp	x3, 406000 <ferror@plt+0x4930>
  4048b0:	add	x3, x3, #0x240
  4048b4:	mov	w2, #0xb2                  	// #178
  4048b8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4048bc:	add	x1, x1, #0x138
  4048c0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4048c4:	add	x0, x0, #0x160
  4048c8:	bl	401670 <__assert_fail@plt>
  4048cc:	adrp	x3, 406000 <ferror@plt+0x4930>
  4048d0:	add	x3, x3, #0x240
  4048d4:	mov	w2, #0xb3                  	// #179
  4048d8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4048dc:	add	x1, x1, #0x138
  4048e0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4048e4:	add	x0, x0, #0x178
  4048e8:	bl	401670 <__assert_fail@plt>
  4048ec:	ldr	w0, [sp, #212]
  4048f0:	cbnz	w0, 404650 <ferror@plt+0x2f80>
  4048f4:	b	404f74 <ferror@plt+0x38a4>
  4048f8:	str	x19, [sp, #104]
  4048fc:	mov	x19, x0
  404900:	b	404fb4 <ferror@plt+0x38e4>
  404904:	ldr	x1, [sp, #128]
  404908:	ldr	x0, [sp, #256]
  40490c:	bl	401550 <memcmp@plt>
  404910:	cmp	w0, #0x0
  404914:	cset	w0, eq  // eq = none
  404918:	b	404fc8 <ferror@plt+0x38f8>
  40491c:	ldp	x0, x1, [sp, #240]
  404920:	stp	x0, x1, [sp, #304]
  404924:	ldr	x1, [sp, #256]
  404928:	ldr	x0, [sp, #264]
  40492c:	str	x0, [sp, #328]
  404930:	ldp	x2, x3, [sp, #272]
  404934:	stp	x2, x3, [sp, #336]
  404938:	ldp	x2, x3, [sp, #288]
  40493c:	stp	x2, x3, [sp, #352]
  404940:	add	x0, x0, x1
  404944:	str	x0, [sp, #320]
  404948:	strb	wzr, [sp, #316]
  40494c:	str	x23, [sp, #384]
  404950:	strb	wzr, [sp, #368]
  404954:	add	x0, sp, #0x210
  404958:	stur	xzr, [x0, #-156]
  40495c:	strb	wzr, [sp, #380]
  404960:	ldrb	w1, [x23]
  404964:	ubfx	x2, x1, #5, #3
  404968:	adrp	x0, 406000 <ferror@plt+0x4930>
  40496c:	add	x0, x0, #0x220
  404970:	ldr	w0, [x0, x2, lsl #2]
  404974:	lsr	w0, w0, w1
  404978:	tbz	w0, #0, 4049cc <ferror@plt+0x32fc>
  40497c:	mov	x0, #0x1                   	// #1
  404980:	str	x0, [sp, #392]
  404984:	str	w1, [sp, #404]
  404988:	strb	w0, [sp, #400]
  40498c:	mov	w0, #0x1                   	// #1
  404990:	strb	w0, [sp, #380]
  404994:	ldrb	w0, [sp, #400]
  404998:	cbz	w0, 4049a4 <ferror@plt+0x32d4>
  40499c:	ldr	w0, [sp, #404]
  4049a0:	cbz	w0, 404ad8 <ferror@plt+0x3408>
  4049a4:	ldr	x0, [sp, #384]
  4049a8:	ldr	x1, [sp, #392]
  4049ac:	add	x0, x0, x1
  4049b0:	str	x0, [sp, #384]
  4049b4:	strb	wzr, [sp, #380]
  4049b8:	add	x19, x19, #0x1
  4049bc:	mov	w20, #0x1                   	// #1
  4049c0:	add	x24, sp, #0x174
  4049c4:	add	x25, sp, #0x134
  4049c8:	b	404d18 <ferror@plt+0x3648>
  4049cc:	add	x0, sp, #0x174
  4049d0:	bl	401540 <mbsinit@plt>
  4049d4:	cbz	w0, 404a54 <ferror@plt+0x3384>
  4049d8:	mov	w0, #0x1                   	// #1
  4049dc:	strb	w0, [sp, #368]
  4049e0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4049e4:	mov	x1, x0
  4049e8:	mov	x0, x23
  4049ec:	bl	402ed4 <ferror@plt+0x1804>
  4049f0:	add	x3, sp, #0x174
  4049f4:	mov	x2, x0
  4049f8:	mov	x1, x23
  4049fc:	add	x0, sp, #0x194
  404a00:	bl	403648 <ferror@plt+0x1f78>
  404a04:	str	x0, [sp, #392]
  404a08:	cmn	x0, #0x1
  404a0c:	b.eq	404a74 <ferror@plt+0x33a4>  // b.none
  404a10:	cmn	x0, #0x2
  404a14:	b.eq	404a84 <ferror@plt+0x33b4>  // b.none
  404a18:	cbnz	x0, 404a38 <ferror@plt+0x3368>
  404a1c:	mov	x0, #0x1                   	// #1
  404a20:	str	x0, [sp, #392]
  404a24:	ldr	x0, [sp, #384]
  404a28:	ldrb	w0, [x0]
  404a2c:	cbnz	w0, 404a98 <ferror@plt+0x33c8>
  404a30:	ldr	w0, [sp, #404]
  404a34:	cbnz	w0, 404ab8 <ferror@plt+0x33e8>
  404a38:	mov	w0, #0x1                   	// #1
  404a3c:	strb	w0, [sp, #400]
  404a40:	add	x0, sp, #0x174
  404a44:	bl	401540 <mbsinit@plt>
  404a48:	cbz	w0, 40498c <ferror@plt+0x32bc>
  404a4c:	strb	wzr, [sp, #368]
  404a50:	b	40498c <ferror@plt+0x32bc>
  404a54:	adrp	x3, 406000 <ferror@plt+0x4930>
  404a58:	add	x3, x3, #0x240
  404a5c:	mov	w2, #0x96                  	// #150
  404a60:	adrp	x1, 406000 <ferror@plt+0x4930>
  404a64:	add	x1, x1, #0x138
  404a68:	adrp	x0, 406000 <ferror@plt+0x4930>
  404a6c:	add	x0, x0, #0x148
  404a70:	bl	401670 <__assert_fail@plt>
  404a74:	mov	x0, #0x1                   	// #1
  404a78:	str	x0, [sp, #392]
  404a7c:	strb	wzr, [sp, #400]
  404a80:	b	40498c <ferror@plt+0x32bc>
  404a84:	ldr	x0, [sp, #384]
  404a88:	bl	4013b0 <strlen@plt>
  404a8c:	str	x0, [sp, #392]
  404a90:	strb	wzr, [sp, #400]
  404a94:	b	40498c <ferror@plt+0x32bc>
  404a98:	adrp	x3, 406000 <ferror@plt+0x4930>
  404a9c:	add	x3, x3, #0x240
  404aa0:	mov	w2, #0xb2                  	// #178
  404aa4:	adrp	x1, 406000 <ferror@plt+0x4930>
  404aa8:	add	x1, x1, #0x138
  404aac:	adrp	x0, 406000 <ferror@plt+0x4930>
  404ab0:	add	x0, x0, #0x160
  404ab4:	bl	401670 <__assert_fail@plt>
  404ab8:	adrp	x3, 406000 <ferror@plt+0x4930>
  404abc:	add	x3, x3, #0x240
  404ac0:	mov	w2, #0xb3                  	// #179
  404ac4:	adrp	x1, 406000 <ferror@plt+0x4930>
  404ac8:	add	x1, x1, #0x138
  404acc:	adrp	x0, 406000 <ferror@plt+0x4930>
  404ad0:	add	x0, x0, #0x178
  404ad4:	bl	401670 <__assert_fail@plt>
  404ad8:	bl	401530 <abort@plt>
  404adc:	mov	x0, x24
  404ae0:	bl	401540 <mbsinit@plt>
  404ae4:	cbz	w0, 404b60 <ferror@plt+0x3490>
  404ae8:	strb	w20, [sp, #368]
  404aec:	ldr	x22, [sp, #384]
  404af0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404af4:	mov	x1, x0
  404af8:	mov	x0, x22
  404afc:	bl	402ed4 <ferror@plt+0x1804>
  404b00:	mov	x3, x24
  404b04:	mov	x2, x0
  404b08:	mov	x1, x22
  404b0c:	add	x0, sp, #0x194
  404b10:	bl	403648 <ferror@plt+0x1f78>
  404b14:	str	x0, [sp, #392]
  404b18:	cmn	x0, #0x1
  404b1c:	b.eq	404b80 <ferror@plt+0x34b0>  // b.none
  404b20:	cmn	x0, #0x2
  404b24:	b.eq	404b90 <ferror@plt+0x34c0>  // b.none
  404b28:	cbnz	x0, 404b48 <ferror@plt+0x3478>
  404b2c:	mov	x0, #0x1                   	// #1
  404b30:	str	x0, [sp, #392]
  404b34:	ldr	x0, [sp, #384]
  404b38:	ldrb	w0, [x0]
  404b3c:	cbnz	w0, 404ba4 <ferror@plt+0x34d4>
  404b40:	ldr	w0, [sp, #404]
  404b44:	cbnz	w0, 404bc4 <ferror@plt+0x34f4>
  404b48:	strb	w20, [sp, #400]
  404b4c:	mov	x0, x24
  404b50:	bl	401540 <mbsinit@plt>
  404b54:	cbz	w0, 404d5c <ferror@plt+0x368c>
  404b58:	strb	wzr, [sp, #368]
  404b5c:	b	404d5c <ferror@plt+0x368c>
  404b60:	adrp	x3, 406000 <ferror@plt+0x4930>
  404b64:	add	x3, x3, #0x240
  404b68:	mov	w2, #0x96                  	// #150
  404b6c:	adrp	x1, 406000 <ferror@plt+0x4930>
  404b70:	add	x1, x1, #0x138
  404b74:	adrp	x0, 406000 <ferror@plt+0x4930>
  404b78:	add	x0, x0, #0x148
  404b7c:	bl	401670 <__assert_fail@plt>
  404b80:	mov	x0, #0x1                   	// #1
  404b84:	str	x0, [sp, #392]
  404b88:	strb	wzr, [sp, #400]
  404b8c:	b	404d5c <ferror@plt+0x368c>
  404b90:	ldr	x0, [sp, #384]
  404b94:	bl	4013b0 <strlen@plt>
  404b98:	str	x0, [sp, #392]
  404b9c:	strb	wzr, [sp, #400]
  404ba0:	b	404d5c <ferror@plt+0x368c>
  404ba4:	adrp	x3, 406000 <ferror@plt+0x4930>
  404ba8:	add	x3, x3, #0x240
  404bac:	mov	w2, #0xb2                  	// #178
  404bb0:	adrp	x1, 406000 <ferror@plt+0x4930>
  404bb4:	add	x1, x1, #0x138
  404bb8:	adrp	x0, 406000 <ferror@plt+0x4930>
  404bbc:	add	x0, x0, #0x160
  404bc0:	bl	401670 <__assert_fail@plt>
  404bc4:	adrp	x3, 406000 <ferror@plt+0x4930>
  404bc8:	add	x3, x3, #0x240
  404bcc:	mov	w2, #0xb3                  	// #179
  404bd0:	adrp	x1, 406000 <ferror@plt+0x4930>
  404bd4:	add	x1, x1, #0x138
  404bd8:	adrp	x0, 406000 <ferror@plt+0x4930>
  404bdc:	add	x0, x0, #0x178
  404be0:	bl	401670 <__assert_fail@plt>
  404be4:	ldr	x0, [sp, #256]
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x25, x26, [sp, #64]
  404bf0:	ldp	x27, x28, [sp, #80]
  404bf4:	ldp	x21, x22, [sp, #32]
  404bf8:	ldp	x23, x24, [sp, #48]
  404bfc:	ldp	x29, x30, [sp], #432
  404c00:	ret
  404c04:	mov	x0, x25
  404c08:	bl	401540 <mbsinit@plt>
  404c0c:	cbz	w0, 404c88 <ferror@plt+0x35b8>
  404c10:	strb	w20, [sp, #304]
  404c14:	ldr	x22, [sp, #320]
  404c18:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404c1c:	mov	x1, x0
  404c20:	mov	x0, x22
  404c24:	bl	402ed4 <ferror@plt+0x1804>
  404c28:	mov	x3, x25
  404c2c:	mov	x2, x0
  404c30:	mov	x1, x22
  404c34:	add	x0, sp, #0x154
  404c38:	bl	403648 <ferror@plt+0x1f78>
  404c3c:	str	x0, [sp, #328]
  404c40:	cmn	x0, #0x1
  404c44:	b.eq	404ca8 <ferror@plt+0x35d8>  // b.none
  404c48:	cmn	x0, #0x2
  404c4c:	b.eq	404db8 <ferror@plt+0x36e8>  // b.none
  404c50:	cbnz	x0, 404c70 <ferror@plt+0x35a0>
  404c54:	mov	x0, #0x1                   	// #1
  404c58:	str	x0, [sp, #328]
  404c5c:	ldr	x0, [sp, #320]
  404c60:	ldrb	w0, [x0]
  404c64:	cbnz	w0, 404dcc <ferror@plt+0x36fc>
  404c68:	ldr	w0, [sp, #340]
  404c6c:	cbnz	w0, 404dec <ferror@plt+0x371c>
  404c70:	strb	w20, [sp, #336]
  404c74:	mov	x0, x25
  404c78:	bl	401540 <mbsinit@plt>
  404c7c:	cbz	w0, 404cb4 <ferror@plt+0x35e4>
  404c80:	strb	wzr, [sp, #304]
  404c84:	b	404cb4 <ferror@plt+0x35e4>
  404c88:	adrp	x3, 406000 <ferror@plt+0x4930>
  404c8c:	add	x3, x3, #0x240
  404c90:	mov	w2, #0x96                  	// #150
  404c94:	adrp	x1, 406000 <ferror@plt+0x4930>
  404c98:	add	x1, x1, #0x138
  404c9c:	adrp	x0, 406000 <ferror@plt+0x4930>
  404ca0:	add	x0, x0, #0x148
  404ca4:	bl	401670 <__assert_fail@plt>
  404ca8:	mov	x0, #0x1                   	// #1
  404cac:	str	x0, [sp, #328]
  404cb0:	strb	wzr, [sp, #336]
  404cb4:	strb	w20, [sp, #316]
  404cb8:	ldrb	w0, [sp, #336]
  404cbc:	cbz	w0, 404cd0 <ferror@plt+0x3600>
  404cc0:	ldr	w0, [sp, #340]
  404cc4:	cbz	w0, 404e0c <ferror@plt+0x373c>
  404cc8:	ldrb	w1, [sp, #400]
  404ccc:	cbnz	w1, 404e20 <ferror@plt+0x3750>
  404cd0:	ldr	x2, [sp, #328]
  404cd4:	mov	w0, #0x1                   	// #1
  404cd8:	ldr	x1, [sp, #392]
  404cdc:	cmp	x2, x1
  404ce0:	b.eq	404e30 <ferror@plt+0x3760>  // b.none
  404ce4:	add	x1, x19, #0x1
  404ce8:	cbnz	w0, 404fcc <ferror@plt+0x38fc>
  404cec:	ldr	x0, [sp, #320]
  404cf0:	ldr	x2, [sp, #328]
  404cf4:	add	x0, x0, x2
  404cf8:	str	x0, [sp, #320]
  404cfc:	strb	wzr, [sp, #316]
  404d00:	ldr	x0, [sp, #384]
  404d04:	ldr	x2, [sp, #392]
  404d08:	add	x0, x0, x2
  404d0c:	str	x0, [sp, #384]
  404d10:	strb	wzr, [sp, #380]
  404d14:	mov	x19, x1
  404d18:	ldrb	w0, [sp, #380]
  404d1c:	cbnz	w0, 404d60 <ferror@plt+0x3690>
  404d20:	ldrb	w0, [sp, #368]
  404d24:	cbnz	w0, 404aec <ferror@plt+0x341c>
  404d28:	ldr	x3, [sp, #384]
  404d2c:	ldrb	w2, [x3]
  404d30:	ubfx	x0, x2, #5, #3
  404d34:	adrp	x1, 406000 <ferror@plt+0x4930>
  404d38:	add	x1, x1, #0x220
  404d3c:	ldr	w0, [x1, x0, lsl #2]
  404d40:	lsr	w0, w0, w2
  404d44:	tbz	w0, #0, 404adc <ferror@plt+0x340c>
  404d48:	mov	x0, #0x1                   	// #1
  404d4c:	str	x0, [sp, #392]
  404d50:	ldrb	w1, [x3]
  404d54:	str	w1, [sp, #404]
  404d58:	strb	w0, [sp, #400]
  404d5c:	strb	w20, [sp, #380]
  404d60:	ldrb	w0, [sp, #400]
  404d64:	cbz	w0, 404d70 <ferror@plt+0x36a0>
  404d68:	ldr	w0, [sp, #404]
  404d6c:	cbz	w0, 404be4 <ferror@plt+0x3514>
  404d70:	ldrb	w0, [sp, #316]
  404d74:	cbnz	w0, 404cb8 <ferror@plt+0x35e8>
  404d78:	ldrb	w0, [sp, #304]
  404d7c:	cbnz	w0, 404c14 <ferror@plt+0x3544>
  404d80:	ldr	x3, [sp, #320]
  404d84:	ldrb	w2, [x3]
  404d88:	ubfx	x0, x2, #5, #3
  404d8c:	adrp	x1, 406000 <ferror@plt+0x4930>
  404d90:	add	x1, x1, #0x220
  404d94:	ldr	w0, [x1, x0, lsl #2]
  404d98:	lsr	w0, w0, w2
  404d9c:	tbz	w0, #0, 404c04 <ferror@plt+0x3534>
  404da0:	mov	x0, #0x1                   	// #1
  404da4:	str	x0, [sp, #328]
  404da8:	ldrb	w1, [x3]
  404dac:	str	w1, [sp, #340]
  404db0:	strb	w0, [sp, #336]
  404db4:	b	404cb4 <ferror@plt+0x35e4>
  404db8:	ldr	x0, [sp, #320]
  404dbc:	bl	4013b0 <strlen@plt>
  404dc0:	str	x0, [sp, #328]
  404dc4:	strb	wzr, [sp, #336]
  404dc8:	b	404cb4 <ferror@plt+0x35e4>
  404dcc:	adrp	x3, 406000 <ferror@plt+0x4930>
  404dd0:	add	x3, x3, #0x240
  404dd4:	mov	w2, #0xb2                  	// #178
  404dd8:	adrp	x1, 406000 <ferror@plt+0x4930>
  404ddc:	add	x1, x1, #0x138
  404de0:	adrp	x0, 406000 <ferror@plt+0x4930>
  404de4:	add	x0, x0, #0x160
  404de8:	bl	401670 <__assert_fail@plt>
  404dec:	adrp	x3, 406000 <ferror@plt+0x4930>
  404df0:	add	x3, x3, #0x240
  404df4:	mov	w2, #0xb3                  	// #179
  404df8:	adrp	x1, 406000 <ferror@plt+0x4930>
  404dfc:	add	x1, x1, #0x138
  404e00:	adrp	x0, 406000 <ferror@plt+0x4930>
  404e04:	add	x0, x0, #0x178
  404e08:	bl	401670 <__assert_fail@plt>
  404e0c:	mov	x0, #0x0                   	// #0
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldp	x25, x26, [sp, #64]
  404e18:	ldp	x27, x28, [sp, #80]
  404e1c:	b	404bf4 <ferror@plt+0x3524>
  404e20:	ldr	w1, [sp, #404]
  404e24:	cmp	w1, w0
  404e28:	cset	w0, ne  // ne = any
  404e2c:	b	404ce4 <ferror@plt+0x3614>
  404e30:	ldr	x1, [sp, #384]
  404e34:	ldr	x0, [sp, #320]
  404e38:	bl	401550 <memcmp@plt>
  404e3c:	cmp	w0, #0x0
  404e40:	cset	w0, ne  // ne = any
  404e44:	b	404ce4 <ferror@plt+0x3614>
  404e48:	mov	x0, x21
  404e4c:	b	404bf4 <ferror@plt+0x3524>
  404e50:	ldr	x0, [sp, #368]
  404e54:	ldp	x19, x20, [sp, #16]
  404e58:	ldp	x25, x26, [sp, #64]
  404e5c:	b	404bf4 <ferror@plt+0x3524>
  404e60:	mov	w0, w26
  404e64:	mov	x2, x19
  404e68:	add	x20, x20, #0x1
  404e6c:	add	x19, x2, #0x1
  404e70:	ldrb	w1, [x21]
  404e74:	cmp	w1, w22
  404e78:	b.eq	404ef8 <ferror@plt+0x3828>  // b.none
  404e7c:	ldrb	w1, [x21, #1]!
  404e80:	cbz	w1, 404f34 <ferror@plt+0x3864>
  404e84:	cmp	x20, #0x9
  404e88:	cset	w1, hi  // hi = pmore
  404e8c:	ands	w26, w0, w1
  404e90:	b.eq	404e64 <ferror@plt+0x3794>  // b.none
  404e94:	add	x0, x20, x20, lsl #2
  404e98:	cmp	x19, x0
  404e9c:	b.cc	404e60 <ferror@plt+0x3790>  // b.lo, b.ul, b.last
  404ea0:	cbz	x24, 404ec0 <ferror@plt+0x37f0>
  404ea4:	sub	x1, x19, x25
  404ea8:	mov	x0, x24
  404eac:	bl	4013f0 <strnlen@plt>
  404eb0:	add	x24, x24, x0
  404eb4:	ldrb	w0, [x24]
  404eb8:	cbnz	w0, 404eec <ferror@plt+0x381c>
  404ebc:	mov	x25, x19
  404ec0:	mov	x0, x23
  404ec4:	bl	4013b0 <strlen@plt>
  404ec8:	add	x3, sp, #0x170
  404ecc:	mov	x2, x0
  404ed0:	mov	x1, x23
  404ed4:	mov	x0, x21
  404ed8:	bl	40387c <ferror@plt+0x21ac>
  404edc:	ands	w0, w0, #0xff
  404ee0:	b.ne	404e50 <ferror@plt+0x3780>  // b.any
  404ee4:	mov	x24, #0x0                   	// #0
  404ee8:	b	404e64 <ferror@plt+0x3794>
  404eec:	mov	x25, x19
  404ef0:	mov	w0, w26
  404ef4:	b	404e64 <ferror@plt+0x3794>
  404ef8:	ldrb	w1, [x23, #1]
  404efc:	cbz	w1, 404f4c <ferror@plt+0x387c>
  404f00:	sub	x4, x21, x2
  404f04:	sub	x3, x23, x2
  404f08:	ldrb	w2, [x4, x19]
  404f0c:	cbz	w2, 404f5c <ferror@plt+0x388c>
  404f10:	add	x19, x19, #0x1
  404f14:	cmp	w2, w1
  404f18:	b.ne	404e7c <ferror@plt+0x37ac>  // b.any
  404f1c:	ldrb	w1, [x3, x19]
  404f20:	cbnz	w1, 404f08 <ferror@plt+0x3838>
  404f24:	mov	x0, x21
  404f28:	ldp	x19, x20, [sp, #16]
  404f2c:	ldp	x25, x26, [sp, #64]
  404f30:	b	404bf4 <ferror@plt+0x3524>
  404f34:	mov	x0, #0x0                   	// #0
  404f38:	ldp	x19, x20, [sp, #16]
  404f3c:	ldp	x25, x26, [sp, #64]
  404f40:	b	404bf4 <ferror@plt+0x3524>
  404f44:	mov	x0, #0x0                   	// #0
  404f48:	b	404bf4 <ferror@plt+0x3524>
  404f4c:	mov	x0, x21
  404f50:	ldp	x19, x20, [sp, #16]
  404f54:	ldp	x25, x26, [sp, #64]
  404f58:	b	404bf4 <ferror@plt+0x3524>
  404f5c:	mov	x0, #0x0                   	// #0
  404f60:	ldp	x19, x20, [sp, #16]
  404f64:	ldp	x25, x26, [sp, #64]
  404f68:	b	404bf4 <ferror@plt+0x3524>
  404f6c:	ldrb	w0, [sp, #188]
  404f70:	cbz	w0, 404600 <ferror@plt+0x2f30>
  404f74:	add	x2, sp, #0x170
  404f78:	mov	x1, x23
  404f7c:	mov	x0, x21
  404f80:	bl	4039d8 <ferror@plt+0x2308>
  404f84:	ands	w27, w0, #0xff
  404f88:	b.eq	404650 <ferror@plt+0x2f80>  // b.none
  404f8c:	ldr	x0, [sp, #368]
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldp	x25, x26, [sp, #64]
  404f98:	ldp	x27, x28, [sp, #80]
  404f9c:	b	404bf4 <ferror@plt+0x3524>
  404fa0:	cmp	x26, #0x9
  404fa4:	cset	w0, hi  // hi = pmore
  404fa8:	ands	w0, w27, w0
  404fac:	b.ne	405088 <ferror@plt+0x39b8>  // b.any
  404fb0:	add	x19, x19, #0x1
  404fb4:	ldr	x2, [sp, #264]
  404fb8:	mov	w0, #0x0                   	// #0
  404fbc:	ldr	x1, [sp, #136]
  404fc0:	cmp	x2, x1
  404fc4:	b.eq	404904 <ferror@plt+0x3234>  // b.none
  404fc8:	cbnz	w0, 40491c <ferror@plt+0x324c>
  404fcc:	ldr	x0, [sp, #256]
  404fd0:	ldr	x1, [sp, #264]
  404fd4:	add	x0, x0, x1
  404fd8:	str	x0, [sp, #256]
  404fdc:	strb	wzr, [sp, #252]
  404fe0:	add	x26, x26, #0x1
  404fe4:	ldrb	w0, [sp, #252]
  404fe8:	cbnz	w0, 405030 <ferror@plt+0x3960>
  404fec:	ldrb	w0, [sp, #240]
  404ff0:	cbnz	w0, 4044d0 <ferror@plt+0x2e00>
  404ff4:	ldr	x3, [sp, #256]
  404ff8:	ldrb	w2, [x3]
  404ffc:	ubfx	x0, x2, #5, #3
  405000:	adrp	x1, 406000 <ferror@plt+0x4930>
  405004:	add	x1, x1, #0x220
  405008:	ldr	w0, [x1, x0, lsl #2]
  40500c:	lsr	w0, w0, w2
  405010:	tbz	w0, #0, 4044bc <ferror@plt+0x2dec>
  405014:	mov	x0, #0x1                   	// #1
  405018:	str	x0, [sp, #264]
  40501c:	ldrb	w1, [x3]
  405020:	str	w1, [sp, #276]
  405024:	strb	w0, [sp, #272]
  405028:	mov	w0, #0x1                   	// #1
  40502c:	strb	w0, [sp, #252]
  405030:	ldrb	w0, [sp, #272]
  405034:	cbz	w0, 404fa0 <ferror@plt+0x38d0>
  405038:	ldr	w0, [sp, #276]
  40503c:	cbz	w0, 4045cc <ferror@plt+0x2efc>
  405040:	cmp	x26, #0x9
  405044:	cset	w0, hi  // hi = pmore
  405048:	ands	w0, w27, w0
  40504c:	b.ne	405070 <ferror@plt+0x39a0>  // b.any
  405050:	add	x19, x19, #0x1
  405054:	ldrb	w0, [sp, #144]
  405058:	cbz	w0, 404fb4 <ferror@plt+0x38e4>
  40505c:	ldr	w1, [sp, #276]
  405060:	ldr	w0, [sp, #148]
  405064:	cmp	w1, w0
  405068:	cset	w0, eq  // eq = none
  40506c:	b	404fc8 <ferror@plt+0x38f8>
  405070:	add	x1, x26, x26, lsl #2
  405074:	cmp	x19, x1
  405078:	b.cs	4045e0 <ferror@plt+0x2f10>  // b.hs, b.nlast
  40507c:	add	x19, x19, #0x1
  405080:	mov	w27, w0
  405084:	b	405054 <ferror@plt+0x3984>
  405088:	add	x1, x26, x26, lsl #2
  40508c:	cmp	x19, x1
  405090:	b.cs	4045e0 <ferror@plt+0x2f10>  // b.hs, b.nlast
  405094:	add	x19, x19, #0x1
  405098:	mov	w27, w0
  40509c:	b	404fb4 <ferror@plt+0x38e4>
  4050a0:	mov	x12, #0x1070                	// #4208
  4050a4:	sub	sp, sp, x12
  4050a8:	stp	x29, x30, [sp]
  4050ac:	mov	x29, sp
  4050b0:	stp	x19, x20, [sp, #16]
  4050b4:	stp	x21, x22, [sp, #32]
  4050b8:	stp	x23, x24, [sp, #48]
  4050bc:	str	x25, [sp, #64]
  4050c0:	mov	x23, x0
  4050c4:	mov	x22, x1
  4050c8:	mov	x21, x2
  4050cc:	mov	x24, x3
  4050d0:	mov	x25, x4
  4050d4:	mov	x4, #0x0                   	// #0
  4050d8:	mov	x3, #0x0                   	// #0
  4050dc:	mov	x2, #0x0                   	// #0
  4050e0:	mov	x1, #0x0                   	// #0
  4050e4:	mov	x0, x21
  4050e8:	bl	4015a0 <iconv@plt>
  4050ec:	str	x23, [sp, #80]
  4050f0:	str	x22, [sp, #88]
  4050f4:	cbz	x22, 405254 <ferror@plt+0x3b84>
  4050f8:	mov	x19, #0x0                   	// #0
  4050fc:	add	x20, sp, #0x70
  405100:	b	405118 <ferror@plt+0x3a48>
  405104:	ldr	x5, [sp, #96]
  405108:	sub	x5, x5, x20
  40510c:	add	x19, x19, x5
  405110:	ldr	x0, [sp, #88]
  405114:	cbz	x0, 40515c <ferror@plt+0x3a8c>
  405118:	str	x20, [sp, #96]
  40511c:	mov	x0, #0x1000                	// #4096
  405120:	str	x0, [sp, #104]
  405124:	add	x4, sp, #0x68
  405128:	add	x3, sp, #0x60
  40512c:	add	x2, sp, #0x58
  405130:	add	x1, sp, #0x50
  405134:	mov	x0, x21
  405138:	bl	4015a0 <iconv@plt>
  40513c:	cmn	x0, #0x1
  405140:	b.ne	405104 <ferror@plt+0x3a34>  // b.any
  405144:	bl	401680 <__errno_location@plt>
  405148:	ldr	w0, [x0]
  40514c:	cmp	w0, #0x7
  405150:	b.eq	405104 <ferror@plt+0x3a34>  // b.none
  405154:	cmp	w0, #0x16
  405158:	b.ne	40525c <ferror@plt+0x3b8c>  // b.any
  40515c:	add	x0, sp, #0x70
  405160:	str	x0, [sp, #96]
  405164:	mov	x0, #0x1000                	// #4096
  405168:	str	x0, [sp, #104]
  40516c:	add	x4, sp, #0x68
  405170:	add	x3, sp, #0x60
  405174:	mov	x2, #0x0                   	// #0
  405178:	mov	x1, #0x0                   	// #0
  40517c:	mov	x0, x21
  405180:	bl	4015a0 <iconv@plt>
  405184:	cmn	x0, #0x1
  405188:	b.eq	40525c <ferror@plt+0x3b8c>  // b.none
  40518c:	add	x1, sp, #0x70
  405190:	ldr	x0, [sp, #96]
  405194:	sub	x0, x0, x1
  405198:	adds	x19, x0, x19
  40519c:	b.eq	405264 <ferror@plt+0x3b94>  // b.none
  4051a0:	ldr	x20, [x24]
  4051a4:	cbz	x20, 4051b4 <ferror@plt+0x3ae4>
  4051a8:	ldr	x0, [x25]
  4051ac:	cmp	x0, x19
  4051b0:	b.cs	4051c4 <ferror@plt+0x3af4>  // b.hs, b.nlast
  4051b4:	mov	x0, x19
  4051b8:	bl	401480 <malloc@plt>
  4051bc:	mov	x20, x0
  4051c0:	cbz	x0, 405270 <ferror@plt+0x3ba0>
  4051c4:	mov	x4, #0x0                   	// #0
  4051c8:	mov	x3, #0x0                   	// #0
  4051cc:	mov	x2, #0x0                   	// #0
  4051d0:	mov	x1, #0x0                   	// #0
  4051d4:	mov	x0, x21
  4051d8:	bl	4015a0 <iconv@plt>
  4051dc:	str	x23, [sp, #88]
  4051e0:	str	x22, [sp, #96]
  4051e4:	str	x20, [sp, #104]
  4051e8:	str	x19, [sp, #112]
  4051ec:	ldr	x1, [sp, #96]
  4051f0:	cbz	x1, 405284 <ferror@plt+0x3bb4>
  4051f4:	add	x4, sp, #0x70
  4051f8:	add	x3, sp, #0x68
  4051fc:	add	x2, sp, #0x60
  405200:	add	x1, sp, #0x58
  405204:	mov	x0, x21
  405208:	bl	4015a0 <iconv@plt>
  40520c:	cmn	x0, #0x1
  405210:	b.ne	4051ec <ferror@plt+0x3b1c>  // b.any
  405214:	bl	401680 <__errno_location@plt>
  405218:	ldr	w0, [x0]
  40521c:	cmp	w0, #0x16
  405220:	b.eq	405284 <ferror@plt+0x3bb4>  // b.none
  405224:	ldr	x1, [x24]
  405228:	mov	w0, #0xffffffff            	// #-1
  40522c:	cmp	x1, x20
  405230:	b.eq	4052b8 <ferror@plt+0x3be8>  // b.none
  405234:	bl	401680 <__errno_location@plt>
  405238:	mov	x19, x0
  40523c:	ldr	w21, [x0]
  405240:	mov	x0, x20
  405244:	bl	4015c0 <free@plt>
  405248:	str	w21, [x19]
  40524c:	mov	w0, #0xffffffff            	// #-1
  405250:	b	4052b8 <ferror@plt+0x3be8>
  405254:	mov	x19, x22
  405258:	b	40515c <ferror@plt+0x3a8c>
  40525c:	mov	w0, #0xffffffff            	// #-1
  405260:	b	4052b8 <ferror@plt+0x3be8>
  405264:	str	xzr, [x25]
  405268:	mov	w0, #0x0                   	// #0
  40526c:	b	4052b8 <ferror@plt+0x3be8>
  405270:	bl	401680 <__errno_location@plt>
  405274:	mov	w1, #0xc                   	// #12
  405278:	str	w1, [x0]
  40527c:	mov	w0, #0xffffffff            	// #-1
  405280:	b	4052b8 <ferror@plt+0x3be8>
  405284:	add	x4, sp, #0x70
  405288:	add	x3, sp, #0x68
  40528c:	mov	x2, #0x0                   	// #0
  405290:	mov	x1, #0x0                   	// #0
  405294:	mov	x0, x21
  405298:	bl	4015a0 <iconv@plt>
  40529c:	cmn	x0, #0x1
  4052a0:	b.eq	405224 <ferror@plt+0x3b54>  // b.none
  4052a4:	ldr	x0, [sp, #112]
  4052a8:	cbnz	x0, 4052d8 <ferror@plt+0x3c08>
  4052ac:	str	x20, [x24]
  4052b0:	str	x19, [x25]
  4052b4:	mov	w0, #0x0                   	// #0
  4052b8:	ldp	x19, x20, [sp, #16]
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	ldp	x23, x24, [sp, #48]
  4052c4:	ldr	x25, [sp, #64]
  4052c8:	ldp	x29, x30, [sp]
  4052cc:	mov	x12, #0x1070                	// #4208
  4052d0:	add	sp, sp, x12
  4052d4:	ret
  4052d8:	bl	401530 <abort@plt>
  4052dc:	stp	x29, x30, [sp, #-96]!
  4052e0:	mov	x29, sp
  4052e4:	stp	x19, x20, [sp, #16]
  4052e8:	stp	x21, x22, [sp, #32]
  4052ec:	stp	x23, x24, [sp, #48]
  4052f0:	mov	x23, x1
  4052f4:	str	x0, [sp, #88]
  4052f8:	bl	4013b0 <strlen@plt>
  4052fc:	mov	x21, x0
  405300:	str	x0, [sp, #80]
  405304:	lsl	x0, x0, #4
  405308:	mov	x1, #0xfffffff             	// #268435455
  40530c:	cmp	x21, x1
  405310:	csel	x21, x0, x21, ls  // ls = plast
  405314:	add	x19, x21, #0x1
  405318:	mov	x0, x19
  40531c:	bl	401480 <malloc@plt>
  405320:	mov	x20, x0
  405324:	cbz	x0, 4053c8 <ferror@plt+0x3cf8>
  405328:	mov	x4, #0x0                   	// #0
  40532c:	mov	x3, #0x0                   	// #0
  405330:	mov	x2, #0x0                   	// #0
  405334:	mov	x1, #0x0                   	// #0
  405338:	mov	x0, x23
  40533c:	bl	4015a0 <iconv@plt>
  405340:	str	x20, [sp, #64]
  405344:	str	x21, [sp, #72]
  405348:	add	x4, sp, #0x48
  40534c:	add	x3, sp, #0x40
  405350:	add	x2, sp, #0x50
  405354:	add	x1, sp, #0x58
  405358:	mov	x0, x23
  40535c:	bl	4015a0 <iconv@plt>
  405360:	cmn	x0, #0x1
  405364:	b.ne	405410 <ferror@plt+0x3d40>  // b.any
  405368:	bl	401680 <__errno_location@plt>
  40536c:	mov	x22, x0
  405370:	ldr	w0, [x0]
  405374:	cmp	w0, #0x16
  405378:	b.eq	405410 <ferror@plt+0x3d40>  // b.none
  40537c:	cmp	w0, #0x7
  405380:	b.ne	4053e0 <ferror@plt+0x3d10>  // b.any
  405384:	ldr	x21, [sp, #64]
  405388:	sub	x21, x21, x20
  40538c:	lsl	x24, x19, #1
  405390:	cmp	x19, x19, lsl #1
  405394:	b.cs	4053d8 <ferror@plt+0x3d08>  // b.hs, b.nlast
  405398:	mov	x1, x24
  40539c:	mov	x0, x20
  4053a0:	bl	4014f0 <realloc@plt>
  4053a4:	cbz	x0, 405404 <ferror@plt+0x3d34>
  4053a8:	add	x1, x0, x21
  4053ac:	str	x1, [sp, #64]
  4053b0:	sub	x2, x24, #0x1
  4053b4:	sub	x21, x2, x21
  4053b8:	str	x21, [sp, #72]
  4053bc:	mov	x19, x24
  4053c0:	mov	x20, x0
  4053c4:	b	405348 <ferror@plt+0x3c78>
  4053c8:	bl	401680 <__errno_location@plt>
  4053cc:	mov	w1, #0xc                   	// #12
  4053d0:	str	w1, [x0]
  4053d4:	b	4053ec <ferror@plt+0x3d1c>
  4053d8:	mov	w0, #0xc                   	// #12
  4053dc:	str	w0, [x22]
  4053e0:	mov	x0, x20
  4053e4:	bl	4015c0 <free@plt>
  4053e8:	mov	x20, #0x0                   	// #0
  4053ec:	mov	x0, x20
  4053f0:	ldp	x19, x20, [sp, #16]
  4053f4:	ldp	x21, x22, [sp, #32]
  4053f8:	ldp	x23, x24, [sp, #48]
  4053fc:	ldp	x29, x30, [sp], #96
  405400:	ret
  405404:	mov	w0, #0xc                   	// #12
  405408:	str	w0, [x22]
  40540c:	b	4053e0 <ferror@plt+0x3d10>
  405410:	add	x4, sp, #0x48
  405414:	add	x3, sp, #0x40
  405418:	mov	x2, #0x0                   	// #0
  40541c:	mov	x1, #0x0                   	// #0
  405420:	mov	x0, x23
  405424:	bl	4015a0 <iconv@plt>
  405428:	cmn	x0, #0x1
  40542c:	b.ne	4054a0 <ferror@plt+0x3dd0>  // b.any
  405430:	bl	401680 <__errno_location@plt>
  405434:	mov	x22, x0
  405438:	ldr	w0, [x0]
  40543c:	cmp	w0, #0x7
  405440:	b.ne	4053e0 <ferror@plt+0x3d10>  // b.any
  405444:	ldr	x21, [sp, #64]
  405448:	sub	x21, x21, x20
  40544c:	lsl	x24, x19, #1
  405450:	cmp	x19, x19, lsl #1
  405454:	b.cs	405488 <ferror@plt+0x3db8>  // b.hs, b.nlast
  405458:	mov	x1, x24
  40545c:	mov	x0, x20
  405460:	bl	4014f0 <realloc@plt>
  405464:	cbz	x0, 405494 <ferror@plt+0x3dc4>
  405468:	add	x1, x0, x21
  40546c:	str	x1, [sp, #64]
  405470:	sub	x1, x24, #0x1
  405474:	sub	x21, x1, x21
  405478:	str	x21, [sp, #72]
  40547c:	mov	x19, x24
  405480:	mov	x20, x0
  405484:	b	405410 <ferror@plt+0x3d40>
  405488:	mov	w0, #0xc                   	// #12
  40548c:	str	w0, [x22]
  405490:	b	4053e0 <ferror@plt+0x3d10>
  405494:	mov	w0, #0xc                   	// #12
  405498:	str	w0, [x22]
  40549c:	b	4053e0 <ferror@plt+0x3d10>
  4054a0:	ldr	x0, [sp, #64]
  4054a4:	add	x1, x0, #0x1
  4054a8:	str	x1, [sp, #64]
  4054ac:	strb	wzr, [x0]
  4054b0:	ldr	x1, [sp, #64]
  4054b4:	sub	x1, x1, x20
  4054b8:	cmp	x19, x1
  4054bc:	b.ls	4053ec <ferror@plt+0x3d1c>  // b.plast
  4054c0:	mov	x0, x20
  4054c4:	bl	4014f0 <realloc@plt>
  4054c8:	cmp	x0, #0x0
  4054cc:	csel	x20, x20, x0, eq  // eq = none
  4054d0:	b	4053ec <ferror@plt+0x3d1c>
  4054d4:	stp	x29, x30, [sp, #-48]!
  4054d8:	mov	x29, sp
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	mov	x19, x0
  4054e4:	ldrb	w0, [x0]
  4054e8:	cbz	w0, 40550c <ferror@plt+0x3e3c>
  4054ec:	stp	x21, x22, [sp, #32]
  4054f0:	mov	x21, x1
  4054f4:	mov	x20, x2
  4054f8:	mov	x1, x2
  4054fc:	mov	x0, x21
  405500:	bl	4036bc <ferror@plt+0x1fec>
  405504:	cbnz	w0, 40553c <ferror@plt+0x3e6c>
  405508:	ldp	x21, x22, [sp, #32]
  40550c:	mov	x0, x19
  405510:	bl	401500 <strdup@plt>
  405514:	mov	x19, x0
  405518:	cbz	x0, 40552c <ferror@plt+0x3e5c>
  40551c:	mov	x0, x19
  405520:	ldp	x19, x20, [sp, #16]
  405524:	ldp	x29, x30, [sp], #48
  405528:	ret
  40552c:	bl	401680 <__errno_location@plt>
  405530:	mov	w1, #0xc                   	// #12
  405534:	str	w1, [x0]
  405538:	b	40551c <ferror@plt+0x3e4c>
  40553c:	mov	x1, x21
  405540:	mov	x0, x20
  405544:	bl	401620 <iconv_open@plt>
  405548:	mov	x20, x0
  40554c:	cmn	x0, #0x1
  405550:	b.eq	4055c0 <ferror@plt+0x3ef0>  // b.none
  405554:	mov	x1, x0
  405558:	mov	x0, x19
  40555c:	bl	4052dc <ferror@plt+0x3c0c>
  405560:	mov	x19, x0
  405564:	cbz	x0, 40557c <ferror@plt+0x3eac>
  405568:	mov	x0, x20
  40556c:	bl	401400 <iconv_close@plt>
  405570:	tbnz	w0, #31, 40559c <ferror@plt+0x3ecc>
  405574:	ldp	x21, x22, [sp, #32]
  405578:	b	40551c <ferror@plt+0x3e4c>
  40557c:	bl	401680 <__errno_location@plt>
  405580:	mov	x21, x0
  405584:	ldr	w22, [x0]
  405588:	mov	x0, x20
  40558c:	bl	401400 <iconv_close@plt>
  405590:	str	w22, [x21]
  405594:	ldp	x21, x22, [sp, #32]
  405598:	b	40551c <ferror@plt+0x3e4c>
  40559c:	bl	401680 <__errno_location@plt>
  4055a0:	mov	x20, x0
  4055a4:	ldr	w21, [x0]
  4055a8:	mov	x0, x19
  4055ac:	bl	4015c0 <free@plt>
  4055b0:	str	w21, [x20]
  4055b4:	mov	x19, #0x0                   	// #0
  4055b8:	ldp	x21, x22, [sp, #32]
  4055bc:	b	40551c <ferror@plt+0x3e4c>
  4055c0:	mov	x19, #0x0                   	// #0
  4055c4:	ldp	x21, x22, [sp, #32]
  4055c8:	b	40551c <ferror@plt+0x3e4c>
  4055cc:	adds	x0, x0, #0x20
  4055d0:	b.cs	405604 <ferror@plt+0x3f34>  // b.hs, b.nlast
  4055d4:	stp	x29, x30, [sp, #-16]!
  4055d8:	mov	x29, sp
  4055dc:	bl	401480 <malloc@plt>
  4055e0:	mov	x2, x0
  4055e4:	cbz	x0, 4055fc <ferror@plt+0x3f2c>
  4055e8:	add	x1, x0, #0x10
  4055ec:	and	x1, x1, #0xffffffffffffffe0
  4055f0:	add	x0, x1, #0x10
  4055f4:	sub	x2, x0, x2
  4055f8:	sturb	w2, [x0, #-1]
  4055fc:	ldp	x29, x30, [sp], #16
  405600:	ret
  405604:	mov	x0, #0x0                   	// #0
  405608:	ret
  40560c:	stp	x29, x30, [sp, #-16]!
  405610:	mov	x29, sp
  405614:	tst	x0, #0xf
  405618:	b.ne	405628 <ferror@plt+0x3f58>  // b.any
  40561c:	tbnz	w0, #4, 40562c <ferror@plt+0x3f5c>
  405620:	ldp	x29, x30, [sp], #16
  405624:	ret
  405628:	bl	401530 <abort@plt>
  40562c:	ldurb	w1, [x0, #-1]
  405630:	sub	x0, x0, x1
  405634:	bl	4015c0 <free@plt>
  405638:	b	405620 <ferror@plt+0x3f50>
  40563c:	stp	x29, x30, [sp, #-128]!
  405640:	mov	x29, sp
  405644:	stp	x19, x20, [sp, #16]
  405648:	mov	x19, x0
  40564c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  405650:	cmp	x0, #0x1
  405654:	b.hi	405674 <ferror@plt+0x3fa4>  // b.pmore
  405658:	mov	x0, x19
  40565c:	bl	4013b0 <strlen@plt>
  405660:	mov	x19, x0
  405664:	mov	x0, x19
  405668:	ldp	x19, x20, [sp, #16]
  40566c:	ldp	x29, x30, [sp], #128
  405670:	ret
  405674:	stp	x21, x22, [sp, #32]
  405678:	str	x23, [sp, #48]
  40567c:	str	x19, [sp, #80]
  405680:	strb	wzr, [sp, #64]
  405684:	stur	xzr, [sp, #68]
  405688:	strb	wzr, [sp, #76]
  40568c:	mov	x19, #0x0                   	// #0
  405690:	add	x0, sp, #0x40
  405694:	add	x20, sp, #0x44
  405698:	add	x21, x0, #0x24
  40569c:	adrp	x22, 406000 <ferror@plt+0x4930>
  4056a0:	add	x22, x22, #0x220
  4056a4:	b	405750 <ferror@plt+0x4080>
  4056a8:	mov	x0, x20
  4056ac:	bl	401540 <mbsinit@plt>
  4056b0:	cbz	w0, 405790 <ferror@plt+0x40c0>
  4056b4:	mov	w0, #0x1                   	// #1
  4056b8:	strb	w0, [sp, #64]
  4056bc:	ldr	x23, [sp, #80]
  4056c0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4056c4:	mov	x1, x0
  4056c8:	mov	x0, x23
  4056cc:	bl	402ed4 <ferror@plt+0x1804>
  4056d0:	mov	x3, x20
  4056d4:	mov	x2, x0
  4056d8:	mov	x1, x23
  4056dc:	mov	x0, x21
  4056e0:	bl	403648 <ferror@plt+0x1f78>
  4056e4:	str	x0, [sp, #88]
  4056e8:	cmn	x0, #0x1
  4056ec:	b.eq	4057b0 <ferror@plt+0x40e0>  // b.none
  4056f0:	cmn	x0, #0x2
  4056f4:	b.eq	4057c0 <ferror@plt+0x40f0>  // b.none
  4056f8:	cbnz	x0, 405718 <ferror@plt+0x4048>
  4056fc:	mov	x0, #0x1                   	// #1
  405700:	str	x0, [sp, #88]
  405704:	ldr	x0, [sp, #80]
  405708:	ldrb	w0, [x0]
  40570c:	cbnz	w0, 4057d4 <ferror@plt+0x4104>
  405710:	ldr	w0, [sp, #100]
  405714:	cbnz	w0, 4057f4 <ferror@plt+0x4124>
  405718:	mov	w0, #0x1                   	// #1
  40571c:	strb	w0, [sp, #96]
  405720:	mov	x0, x20
  405724:	bl	401540 <mbsinit@plt>
  405728:	cbz	w0, 405730 <ferror@plt+0x4060>
  40572c:	strb	wzr, [sp, #64]
  405730:	ldr	w0, [sp, #100]
  405734:	cbz	w0, 405820 <ferror@plt+0x4150>
  405738:	add	x19, x19, #0x1
  40573c:	ldr	x1, [sp, #80]
  405740:	ldr	x0, [sp, #88]
  405744:	add	x1, x1, x0
  405748:	str	x1, [sp, #80]
  40574c:	strb	wzr, [sp, #76]
  405750:	ldrb	w0, [sp, #76]
  405754:	cbnz	w0, 405814 <ferror@plt+0x4144>
  405758:	ldrb	w0, [sp, #64]
  40575c:	cbnz	w0, 4056bc <ferror@plt+0x3fec>
  405760:	ldr	x2, [sp, #80]
  405764:	ldrb	w1, [x2]
  405768:	ubfx	x0, x1, #5, #3
  40576c:	ldr	w0, [x22, x0, lsl #2]
  405770:	lsr	w0, w0, w1
  405774:	tbz	w0, #0, 4056a8 <ferror@plt+0x3fd8>
  405778:	mov	x0, #0x1                   	// #1
  40577c:	str	x0, [sp, #88]
  405780:	ldrb	w1, [x2]
  405784:	str	w1, [sp, #100]
  405788:	strb	w0, [sp, #96]
  40578c:	b	405730 <ferror@plt+0x4060>
  405790:	adrp	x3, 406000 <ferror@plt+0x4930>
  405794:	add	x3, x3, #0x258
  405798:	mov	w2, #0x96                  	// #150
  40579c:	adrp	x1, 406000 <ferror@plt+0x4930>
  4057a0:	add	x1, x1, #0x138
  4057a4:	adrp	x0, 406000 <ferror@plt+0x4930>
  4057a8:	add	x0, x0, #0x148
  4057ac:	bl	401670 <__assert_fail@plt>
  4057b0:	mov	x0, #0x1                   	// #1
  4057b4:	str	x0, [sp, #88]
  4057b8:	strb	wzr, [sp, #96]
  4057bc:	b	405738 <ferror@plt+0x4068>
  4057c0:	ldr	x0, [sp, #80]
  4057c4:	bl	4013b0 <strlen@plt>
  4057c8:	str	x0, [sp, #88]
  4057cc:	strb	wzr, [sp, #96]
  4057d0:	b	405738 <ferror@plt+0x4068>
  4057d4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4057d8:	add	x3, x3, #0x258
  4057dc:	mov	w2, #0xb2                  	// #178
  4057e0:	adrp	x1, 406000 <ferror@plt+0x4930>
  4057e4:	add	x1, x1, #0x138
  4057e8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4057ec:	add	x0, x0, #0x160
  4057f0:	bl	401670 <__assert_fail@plt>
  4057f4:	adrp	x3, 406000 <ferror@plt+0x4930>
  4057f8:	add	x3, x3, #0x258
  4057fc:	mov	w2, #0xb3                  	// #179
  405800:	adrp	x1, 406000 <ferror@plt+0x4930>
  405804:	add	x1, x1, #0x138
  405808:	adrp	x0, 406000 <ferror@plt+0x4930>
  40580c:	add	x0, x0, #0x178
  405810:	bl	401670 <__assert_fail@plt>
  405814:	ldrb	w0, [sp, #96]
  405818:	cbz	w0, 405738 <ferror@plt+0x4068>
  40581c:	b	405730 <ferror@plt+0x4060>
  405820:	ldp	x21, x22, [sp, #32]
  405824:	ldr	x23, [sp, #48]
  405828:	b	405664 <ferror@plt+0x3f94>
  40582c:	nop
  405830:	stp	x29, x30, [sp, #-64]!
  405834:	mov	x29, sp
  405838:	stp	x19, x20, [sp, #16]
  40583c:	adrp	x20, 416000 <ferror@plt+0x14930>
  405840:	add	x20, x20, #0xdf0
  405844:	stp	x21, x22, [sp, #32]
  405848:	adrp	x21, 416000 <ferror@plt+0x14930>
  40584c:	add	x21, x21, #0xde8
  405850:	sub	x20, x20, x21
  405854:	mov	w22, w0
  405858:	stp	x23, x24, [sp, #48]
  40585c:	mov	x23, x1
  405860:	mov	x24, x2
  405864:	bl	401330 <mbrtowc@plt-0x40>
  405868:	cmp	xzr, x20, asr #3
  40586c:	b.eq	405898 <ferror@plt+0x41c8>  // b.none
  405870:	asr	x20, x20, #3
  405874:	mov	x19, #0x0                   	// #0
  405878:	ldr	x3, [x21, x19, lsl #3]
  40587c:	mov	x2, x24
  405880:	add	x19, x19, #0x1
  405884:	mov	x1, x23
  405888:	mov	w0, w22
  40588c:	blr	x3
  405890:	cmp	x20, x19
  405894:	b.ne	405878 <ferror@plt+0x41a8>  // b.any
  405898:	ldp	x19, x20, [sp, #16]
  40589c:	ldp	x21, x22, [sp, #32]
  4058a0:	ldp	x23, x24, [sp, #48]
  4058a4:	ldp	x29, x30, [sp], #64
  4058a8:	ret
  4058ac:	nop
  4058b0:	ret
  4058b4:	nop
  4058b8:	adrp	x2, 417000 <ferror@plt+0x15930>
  4058bc:	mov	x1, #0x0                   	// #0
  4058c0:	ldr	x2, [x2, #448]
  4058c4:	b	401420 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004058c8 <.fini>:
  4058c8:	stp	x29, x30, [sp, #-16]!
  4058cc:	mov	x29, sp
  4058d0:	ldp	x29, x30, [sp], #16
  4058d4:	ret
