(edif dma_demo
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2014 5 28 10 51 40)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure dma_demo.ngc dma_demo.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell ODDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port C
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IDDR_2CLK
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port C
              (direction INPUT)
            )
            (port CB
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q1
              (direction OUTPUT)
            )
            (port Q2
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MMCME2_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLKOUT3B
              (direction OUTPUT)
            )
            (port PWRDWN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKFBSTOPPED
              (direction OUTPUT)
            )
            (port CLKFBOUTB
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKINSEL
              (direction INPUT)
            )
            (port CLKIN2
              (direction INPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT1B
              (direction OUTPUT)
            )
            (port CLKINSTOPPED
              (direction OUTPUT)
            )
            (port CLKOUT0B
              (direction OUTPUT)
            )
            (port CLKIN1
              (direction INPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT2B
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port (rename DI_15_ "DI<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DI_14_ "DI<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DI_13_ "DI<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DI_12_ "DI<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DI_11_ "DI<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DI_10_ "DI<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DI_9_ "DI<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DI_8_ "DI<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DI_7_ "DI<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DI_6_ "DI<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DI_5_ "DI<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DI_4_ "DI<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DI_3_ "DI<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DI_2_ "DI<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DI_1_ "DI<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DI_0_ "DI<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DO_15_ "DO<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DO_14_ "DO<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DO_13_ "DO<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DO_12_ "DO<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DO_11_ "DO<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DO_10_ "DO<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DO_9_ "DO<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DO_8_ "DO<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DO_7_ "DO<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DO_6_ "DO<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DO_5_ "DO<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DO_4_ "DO<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DO_3_ "DO<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DO_2_ "DO<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DO_1_ "DO<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DO_0_ "DO<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DADDR_6_ "DADDR<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DADDR_5_ "DADDR<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DADDR_4_ "DADDR<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DADDR_3_ "DADDR<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DADDR_2_ "DADDR<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DADDR_1_ "DADDR<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DADDR_0_ "DADDR<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
          )
      )
    )
  )

  (library dma_demo_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename clk_wiz_v3_6_1_u_pll_tx "clk_wiz_v3_6_1")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK_OUT2
              (direction OUTPUT)
            )
            (port CLK_OUT1
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port CLK_IN1
              (direction INPUT)
            )
          )
          (contents
            (instance clkout2_buf
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance clkout1_buf
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance clkf_buf
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance mmcm_adv_inst
              (viewRef view_1 (cellRef MMCME2_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "64:OUTPUT:TESTOUT<63:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TESTIN<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_CASCADE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property COMPENSATION (string "ZHOLD") (owner "Xilinx"))
              (property SS_EN (string "FALSE") (owner "Xilinx"))
              (property SS_MODE (string "CENTER_HIGH") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 50) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DIVIDE (integer 1) (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property SS_MOD_PERIOD (integer 10000) (owner "Xilinx"))
              (property CLKFBOUT_MULT_F (number (e 25 0)) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "25.000000") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "0.000000") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE_F (number (e 5 1)) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT6_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT6_PHASE (number 0) (owner "Xilinx"))
              (property REF_JITTER1 (number (e 1 -2)) (owner "Xilinx"))
              (property REF_JITTER2 (number (e 1 -2)) (owner "Xilinx"))
              (property HROW_DLY_SET (integer 0) (owner "Xilinx"))
              (property CLKOUT1_DT (integer 0) (owner "Xilinx"))
              (property LOCK_SAT_HIGH (integer 160) (owner "Xilinx"))
              (property CLKOUT2_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT1_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_HT (integer 1) (owner "Xilinx"))
              (property CLKFBIN_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DT (integer 0) (owner "Xilinx"))
              (property LOCK_CNT (integer 128) (owner "Xilinx"))
              (property CLKOUT1_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT6_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_HT (integer 1) (owner "Xilinx"))
              (property HVLF_CNT_TEST (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_FRAC (integer 0) (owner "Xilinx"))
              (property DIVCLK_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_LT (integer 1) (owner "Xilinx"))
              (property LOCK_FB_DLY (integer 3) (owner "Xilinx"))
              (property LOCK_REF_DLY (integer 3) (owner "Xilinx"))
              (property CLKFBIN_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_LT (integer 1) (owner "Xilinx"))
              (property FINE_PS_FRAC (integer 0) (owner "Xilinx"))
              (property CLKFBIN_MULT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_LT (integer 1) (owner "Xilinx"))
              (property IN_DLY_SET (integer 38) (owner "Xilinx"))
              (property CLKOUT2_LT (integer 1) (owner "Xilinx"))
              (property UNLOCK_CNT (integer 64) (owner "Xilinx"))
              (property CLKOUT0_DT (integer 0) (owner "Xilinx"))
              (property DIVCLK_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT0_FRAC (integer 0) (owner "Xilinx"))
              (property CLKOUT6_HT (integer 1) (owner "Xilinx"))
              (property CLKBURST_CNT (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT3_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_PM_FALL (string "000") (owner "Xilinx"))
              (property LF_NEN (string "10") (owner "Xilinx"))
              (property CLKOUT3_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SPARE_ANALOG (string "00000") (owner "Xilinx"))
              (property CLKOUT5_EDGE (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_PM (string "000") (owner "Xilinx"))
              (property VLF_HIGH_DIS_B (string "TRUE") (owner "Xilinx"))
              (property CLKOUT6_MX (string "00") (owner "Xilinx"))
              (property DIRECT_PATH_CNTRL (string "FALSE") (owner "Xilinx"))
              (property SEL_HV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_EN (string "TRUE") (owner "Xilinx"))
              (property TMUX_MUX_SEL (string "00") (owner "Xilinx"))
              (property RES (string "0000") (owner "Xilinx"))
              (property CLKOUT6_EN (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_MX_DVDD (string "000001") (owner "Xilinx"))
              (property SKEW_FLOP_INV (string "0000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK3 (string "0") (owner "Xilinx"))
              (property CLKFB_MUX_SEL (string "000") (owner "Xilinx"))
              (property CP_RES (string "01") (owner "Xilinx"))
              (property CLKBURST_REPEAT (string "FALSE") (owner "Xilinx"))
              (property CONTROL_1 (string "0111110101001101") (owner "Xilinx"))
              (property CLKOUT3_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_PM (string "000") (owner "Xilinx"))
              (property CLKOUT1_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT1_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_PM (string "000") (owner "Xilinx"))
              (property HVLF_CNT_TEST_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBIN_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_EN (string "TRUE") (owner "Xilinx"))
              (property CLKBURST_ENABLE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF3_MUX_SEL (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK1 (string "0") (owner "Xilinx"))
              (property LFHF (string "11") (owner "Xilinx"))
              (property DVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CLKIN2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT5_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CONTROL_5 (string "1010110111111011") (owner "Xilinx"))
              (property DVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property SPARE_DIGITAL (string "00000") (owner "Xilinx"))
              (property SYNTH_CLK_DIV (string "11") (owner "Xilinx"))
              (property CLKOUT0_MX (string "00") (owner "Xilinx"))
              (property CONTROL_6 (string "1011001011000011") (owner "Xilinx"))
              (property CLKOUT2_MX (string "00") (owner "Xilinx"))
              (property DVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property PERF1_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT0_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_3 (string "1110101111001000") (owner "Xilinx"))
              (property SUP_SEL_DREG (string "FALSE") (owner "Xilinx"))
              (property CONTROL_0 (string "1111001101111100") (owner "Xilinx"))
              (property CLKOUT3_EDGE (string "FALSE") (owner "Xilinx"))
              (property MAN_LF (string "000") (owner "Xilinx"))
              (property LF_PEN (string "00") (owner "Xilinx"))
              (property INTERP_TEST (string "FALSE") (owner "Xilinx"))
              (property PERF1_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property VLF_HIGH_PWDN_B (string "TRUE") (owner "Xilinx"))
              (property SEL_LV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_MX (string "00") (owner "Xilinx"))
              (property CLKOUT2_PM (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK2 (string "0") (owner "Xilinx"))
              (property CONTROL_2 (string "0101000001000010") (owner "Xilinx"))
              (property CLKOUT1_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKFBIN_EDGE (string "FALSE") (owner "Xilinx"))
              (property AVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property SS_STEPS (string "011") (owner "Xilinx"))
              (property CP (string "0000") (owner "Xilinx"))
              (property GTS_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_EN (string "FALSE") (owner "Xilinx"))
              (property AVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property CLKOUT5_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_PM_RISE (string "000") (owner "Xilinx"))
              (property CLKOUT4_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_EDGE (string "FALSE") (owner "Xilinx"))
              (property CP_BIAS_TRIP_SET (string "0") (owner "Xilinx"))
              (property IN_DLY_MX_CVDD (string "011000") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SS_STEPS_INIT (string "010") (owner "Xilinx"))
              (property SUP_SEL_AREG (string "FALSE") (owner "Xilinx"))
              (property EN_VCO_DIV6 (string "FALSE") (owner "Xilinx"))
              (property FREQ_COMP (string "01") (owner "Xilinx"))
              (property LF_LOW_SEL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF0_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_PM (string "000") (owner "Xilinx"))
              (property CLKOUT0_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKFBOUT_MX (string "00") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_FALL (string "000") (owner "Xilinx"))
              (property PERF3_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_PM (string "000") (owner "Xilinx"))
              (property CONTROL_7 (string "0100110000101110") (owner "Xilinx"))
              (property PFD (string "0100001") (owner "Xilinx"))
              (property ANALOG_MISC (string "0000") (owner "Xilinx"))
              (property CLKOUT4_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKIN1_MUX_SEL (string "000") (owner "Xilinx"))
              (property INTERP_EN (string "00010000") (owner "Xilinx"))
              (property AVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CONTROL_4 (string "1101010011011111") (owner "Xilinx"))
              (property CLKOUT3_MX (string "00") (owner "Xilinx"))
              (property MVDD_SEL (string "11") (owner "Xilinx"))
              (property CLKOUT2_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_RISE (string "000") (owner "Xilinx"))
              (property PERF0_MUX_SEL (string "000") (owner "Xilinx"))
              (property EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK0 (string "0") (owner "Xilinx"))
              (property MMCM_EN (string "TRUE") (owner "Xilinx"))
              (property VREF_START (string "01") (owner "Xilinx"))
              (property EN_CURR_SINK (string "11") (owner "Xilinx"))
              (property CLKOUT0_EDGE (string "FALSE") (owner "Xilinx"))
              (property SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
            )
            (instance clkin1_buf
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK_OUT2
              (joined
                (portRef CLK_OUT2)
                (portRef O (instanceRef clkout2_buf))
              )
            )
            (net clkout1
              (joined
                (portRef I (instanceRef clkout2_buf))
                (portRef CLKOUT1 (instanceRef mmcm_adv_inst))
              )
            )
            (net CLK_OUT1
              (joined
                (portRef CLK_OUT1)
                (portRef O (instanceRef clkout1_buf))
              )
            )
            (net clkout0
              (joined
                (portRef I (instanceRef clkout1_buf))
                (portRef CLKOUT0 (instanceRef mmcm_adv_inst))
              )
            )
            (net clkfbout_buf
              (joined
                (portRef CLKFBIN (instanceRef mmcm_adv_inst))
                (portRef O (instanceRef clkf_buf))
              )
            )
            (net clkfbout
              (joined
                (portRef I (instanceRef clkf_buf))
                (portRef CLKFBOUT (instanceRef mmcm_adv_inst))
              )
            )
            (net (rename data_wr_0__ "data_wr<0>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DADDR_6_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_5_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_4_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_3_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_2_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_1_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_0_ (instanceRef mmcm_adv_inst))
                (portRef DI_15_ (instanceRef mmcm_adv_inst))
                (portRef DI_14_ (instanceRef mmcm_adv_inst))
                (portRef DI_13_ (instanceRef mmcm_adv_inst))
                (portRef DI_12_ (instanceRef mmcm_adv_inst))
                (portRef DI_11_ (instanceRef mmcm_adv_inst))
                (portRef DI_10_ (instanceRef mmcm_adv_inst))
                (portRef DI_9_ (instanceRef mmcm_adv_inst))
                (portRef DI_8_ (instanceRef mmcm_adv_inst))
                (portRef DI_7_ (instanceRef mmcm_adv_inst))
                (portRef DI_6_ (instanceRef mmcm_adv_inst))
                (portRef DI_5_ (instanceRef mmcm_adv_inst))
                (portRef DI_4_ (instanceRef mmcm_adv_inst))
                (portRef DI_3_ (instanceRef mmcm_adv_inst))
                (portRef DI_2_ (instanceRef mmcm_adv_inst))
                (portRef DI_1_ (instanceRef mmcm_adv_inst))
                (portRef DI_0_ (instanceRef mmcm_adv_inst))
                (portRef CLKIN2 (instanceRef mmcm_adv_inst))
                (portRef DCLK (instanceRef mmcm_adv_inst))
                (portRef DEN (instanceRef mmcm_adv_inst))
                (portRef DWE (instanceRef mmcm_adv_inst))
                (portRef PSCLK (instanceRef mmcm_adv_inst))
                (portRef PSEN (instanceRef mmcm_adv_inst))
                (portRef PSINCDEC (instanceRef mmcm_adv_inst))
                (portRef PWRDWN (instanceRef mmcm_adv_inst))
                (portRef RST (instanceRef mmcm_adv_inst))
              )
              (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            )
            (net rf_reset_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef mmcm_adv_inst))
              )
            )
            (net clkin1
              (joined
                (portRef CLKIN1 (instanceRef mmcm_adv_inst))
                (portRef O (instanceRef clkin1_buf))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef LOCKED (instanceRef mmcm_adv_inst))
              )
            )
            (net CLK_IN1
              (joined
                (portRef CLK_IN1)
                (portRef I (instanceRef clkin1_buf))
              )
            )
          )
      )
    )
    (cell (rename clk_wiz_v3_6_2_u_pll_rx "clk_wiz_v3_6_2")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK_OUT1
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port CLK_IN1
              (direction INPUT)
            )
          )
          (contents
            (instance clkout1_buf
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance clkf_buf
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance mmcm_adv_inst
              (viewRef view_1 (cellRef MMCME2_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "64:OUTPUT:TESTOUT<63:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TESTIN<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_CASCADE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property COMPENSATION (string "ZHOLD") (owner "Xilinx"))
              (property SS_EN (string "FALSE") (owner "Xilinx"))
              (property SS_MODE (string "CENTER_HIGH") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DIVIDE (integer 1) (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property SS_MOD_PERIOD (integer 10000) (owner "Xilinx"))
              (property CLKFBOUT_MULT_F (number (e 51 0)) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "50.000000") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "0.000000") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE_F (number (e 51 0)) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number (e 12 1)) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT6_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT6_PHASE (number 0) (owner "Xilinx"))
              (property REF_JITTER1 (number (e 1 -2)) (owner "Xilinx"))
              (property REF_JITTER2 (number (e 1 -2)) (owner "Xilinx"))
              (property HROW_DLY_SET (integer 0) (owner "Xilinx"))
              (property CLKOUT1_DT (integer 0) (owner "Xilinx"))
              (property LOCK_SAT_HIGH (integer 160) (owner "Xilinx"))
              (property CLKOUT2_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT1_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_HT (integer 1) (owner "Xilinx"))
              (property CLKFBIN_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DT (integer 0) (owner "Xilinx"))
              (property LOCK_CNT (integer 128) (owner "Xilinx"))
              (property CLKOUT1_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT6_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_HT (integer 1) (owner "Xilinx"))
              (property HVLF_CNT_TEST (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_FRAC (integer 0) (owner "Xilinx"))
              (property DIVCLK_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_LT (integer 1) (owner "Xilinx"))
              (property LOCK_FB_DLY (integer 3) (owner "Xilinx"))
              (property LOCK_REF_DLY (integer 3) (owner "Xilinx"))
              (property CLKFBIN_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_LT (integer 1) (owner "Xilinx"))
              (property FINE_PS_FRAC (integer 0) (owner "Xilinx"))
              (property CLKFBIN_MULT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_LT (integer 1) (owner "Xilinx"))
              (property IN_DLY_SET (integer 38) (owner "Xilinx"))
              (property CLKOUT2_LT (integer 1) (owner "Xilinx"))
              (property UNLOCK_CNT (integer 64) (owner "Xilinx"))
              (property CLKOUT0_DT (integer 0) (owner "Xilinx"))
              (property DIVCLK_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT0_FRAC (integer 0) (owner "Xilinx"))
              (property CLKOUT6_HT (integer 1) (owner "Xilinx"))
              (property CLKBURST_CNT (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT3_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_PM_FALL (string "000") (owner "Xilinx"))
              (property LF_NEN (string "10") (owner "Xilinx"))
              (property CLKOUT3_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SPARE_ANALOG (string "00000") (owner "Xilinx"))
              (property CLKOUT5_EDGE (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_PM (string "000") (owner "Xilinx"))
              (property VLF_HIGH_DIS_B (string "TRUE") (owner "Xilinx"))
              (property CLKOUT6_MX (string "00") (owner "Xilinx"))
              (property DIRECT_PATH_CNTRL (string "FALSE") (owner "Xilinx"))
              (property SEL_HV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_EN (string "TRUE") (owner "Xilinx"))
              (property TMUX_MUX_SEL (string "00") (owner "Xilinx"))
              (property RES (string "0000") (owner "Xilinx"))
              (property CLKOUT6_EN (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_MX_DVDD (string "000001") (owner "Xilinx"))
              (property SKEW_FLOP_INV (string "0000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK3 (string "0") (owner "Xilinx"))
              (property CLKFB_MUX_SEL (string "000") (owner "Xilinx"))
              (property CP_RES (string "01") (owner "Xilinx"))
              (property CLKBURST_REPEAT (string "FALSE") (owner "Xilinx"))
              (property CONTROL_1 (string "0111110101001101") (owner "Xilinx"))
              (property CLKOUT3_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_PM (string "000") (owner "Xilinx"))
              (property CLKOUT1_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT1_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_PM (string "000") (owner "Xilinx"))
              (property HVLF_CNT_TEST_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBIN_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_EN (string "TRUE") (owner "Xilinx"))
              (property CLKBURST_ENABLE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF3_MUX_SEL (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK1 (string "0") (owner "Xilinx"))
              (property LFHF (string "11") (owner "Xilinx"))
              (property DVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CLKIN2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT5_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CONTROL_5 (string "1010110111111011") (owner "Xilinx"))
              (property DVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property SPARE_DIGITAL (string "00000") (owner "Xilinx"))
              (property SYNTH_CLK_DIV (string "11") (owner "Xilinx"))
              (property CLKOUT0_MX (string "00") (owner "Xilinx"))
              (property CONTROL_6 (string "1011001011000011") (owner "Xilinx"))
              (property CLKOUT2_MX (string "00") (owner "Xilinx"))
              (property DVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property PERF1_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT0_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_3 (string "1110101111001000") (owner "Xilinx"))
              (property SUP_SEL_DREG (string "FALSE") (owner "Xilinx"))
              (property CONTROL_0 (string "1111001101111100") (owner "Xilinx"))
              (property CLKOUT3_EDGE (string "FALSE") (owner "Xilinx"))
              (property MAN_LF (string "000") (owner "Xilinx"))
              (property LF_PEN (string "00") (owner "Xilinx"))
              (property INTERP_TEST (string "FALSE") (owner "Xilinx"))
              (property PERF1_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property VLF_HIGH_PWDN_B (string "TRUE") (owner "Xilinx"))
              (property SEL_LV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_MX (string "00") (owner "Xilinx"))
              (property CLKOUT2_PM (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK2 (string "0") (owner "Xilinx"))
              (property CONTROL_2 (string "0101000001000010") (owner "Xilinx"))
              (property CLKOUT1_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKFBIN_EDGE (string "FALSE") (owner "Xilinx"))
              (property AVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property SS_STEPS (string "011") (owner "Xilinx"))
              (property CP (string "0000") (owner "Xilinx"))
              (property GTS_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_EN (string "FALSE") (owner "Xilinx"))
              (property AVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property CLKOUT5_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_PM_RISE (string "000") (owner "Xilinx"))
              (property CLKOUT4_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_EDGE (string "FALSE") (owner "Xilinx"))
              (property CP_BIAS_TRIP_SET (string "0") (owner "Xilinx"))
              (property IN_DLY_MX_CVDD (string "011000") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SS_STEPS_INIT (string "010") (owner "Xilinx"))
              (property SUP_SEL_AREG (string "FALSE") (owner "Xilinx"))
              (property EN_VCO_DIV6 (string "FALSE") (owner "Xilinx"))
              (property FREQ_COMP (string "01") (owner "Xilinx"))
              (property LF_LOW_SEL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF0_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_PM (string "000") (owner "Xilinx"))
              (property CLKOUT0_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKFBOUT_MX (string "00") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_FALL (string "000") (owner "Xilinx"))
              (property PERF3_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_PM (string "000") (owner "Xilinx"))
              (property CONTROL_7 (string "0100110000101110") (owner "Xilinx"))
              (property PFD (string "0100001") (owner "Xilinx"))
              (property ANALOG_MISC (string "0000") (owner "Xilinx"))
              (property CLKOUT4_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKIN1_MUX_SEL (string "000") (owner "Xilinx"))
              (property INTERP_EN (string "00010000") (owner "Xilinx"))
              (property AVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CONTROL_4 (string "1101010011011111") (owner "Xilinx"))
              (property CLKOUT3_MX (string "00") (owner "Xilinx"))
              (property MVDD_SEL (string "11") (owner "Xilinx"))
              (property CLKOUT2_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_RISE (string "000") (owner "Xilinx"))
              (property PERF0_MUX_SEL (string "000") (owner "Xilinx"))
              (property EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK0 (string "0") (owner "Xilinx"))
              (property MMCM_EN (string "TRUE") (owner "Xilinx"))
              (property VREF_START (string "01") (owner "Xilinx"))
              (property EN_CURR_SINK (string "11") (owner "Xilinx"))
              (property CLKOUT0_EDGE (string "FALSE") (owner "Xilinx"))
              (property SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
            )
            (instance clkin1_buf
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK_OUT1
              (joined
                (portRef CLK_OUT1)
                (portRef O (instanceRef clkout1_buf))
              )
            )
            (net clkout0
              (joined
                (portRef I (instanceRef clkout1_buf))
                (portRef CLKOUT0 (instanceRef mmcm_adv_inst))
              )
            )
            (net clkfbout_buf
              (joined
                (portRef CLKFBIN (instanceRef mmcm_adv_inst))
                (portRef O (instanceRef clkf_buf))
              )
            )
            (net clkfbout
              (joined
                (portRef I (instanceRef clkf_buf))
                (portRef CLKFBOUT (instanceRef mmcm_adv_inst))
              )
            )
            (net (rename data_wr_0__ "data_wr<0>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DADDR_6_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_5_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_4_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_3_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_2_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_1_ (instanceRef mmcm_adv_inst))
                (portRef DADDR_0_ (instanceRef mmcm_adv_inst))
                (portRef DI_15_ (instanceRef mmcm_adv_inst))
                (portRef DI_14_ (instanceRef mmcm_adv_inst))
                (portRef DI_13_ (instanceRef mmcm_adv_inst))
                (portRef DI_12_ (instanceRef mmcm_adv_inst))
                (portRef DI_11_ (instanceRef mmcm_adv_inst))
                (portRef DI_10_ (instanceRef mmcm_adv_inst))
                (portRef DI_9_ (instanceRef mmcm_adv_inst))
                (portRef DI_8_ (instanceRef mmcm_adv_inst))
                (portRef DI_7_ (instanceRef mmcm_adv_inst))
                (portRef DI_6_ (instanceRef mmcm_adv_inst))
                (portRef DI_5_ (instanceRef mmcm_adv_inst))
                (portRef DI_4_ (instanceRef mmcm_adv_inst))
                (portRef DI_3_ (instanceRef mmcm_adv_inst))
                (portRef DI_2_ (instanceRef mmcm_adv_inst))
                (portRef DI_1_ (instanceRef mmcm_adv_inst))
                (portRef DI_0_ (instanceRef mmcm_adv_inst))
                (portRef CLKIN2 (instanceRef mmcm_adv_inst))
                (portRef DCLK (instanceRef mmcm_adv_inst))
                (portRef DEN (instanceRef mmcm_adv_inst))
                (portRef DWE (instanceRef mmcm_adv_inst))
                (portRef PSCLK (instanceRef mmcm_adv_inst))
                (portRef PSEN (instanceRef mmcm_adv_inst))
                (portRef PSINCDEC (instanceRef mmcm_adv_inst))
                (portRef PWRDWN (instanceRef mmcm_adv_inst))
                (portRef RST (instanceRef mmcm_adv_inst))
              )
              (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            )
            (net rf_reset_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef mmcm_adv_inst))
              )
            )
            (net clkin1
              (joined
                (portRef CLKIN1 (instanceRef mmcm_adv_inst))
                (portRef O (instanceRef clkin1_buf))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef LOCKED (instanceRef mmcm_adv_inst))
              )
            )
            (net CLK_IN1
              (joined
                (portRef CLK_IN1)
                (portRef I (instanceRef clkin1_buf))
              )
            )
          )
      )
    )
    (cell cpu0
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port processing_system7_0_PS_SRSTB_pin
              (direction INPUT)
            )
            (port processing_system7_0_PS_CLK_pin
              (direction INPUT)
            )
            (port processing_system7_0_PS_PORB_pin
              (direction INPUT)
            )
            (port pldma_0_wr_clk_pin
              (direction INPUT)
            )
            (port pldma_0_wr_en_pin
              (direction INPUT)
            )
            (port pldma_mrd_0_rd_clk_pin
              (direction INPUT)
            )
            (port pldma_mrd_0_rd_en_pin
              (direction INPUT)
            )
            (port SPI0_MISO_I_pin
              (direction INPUT)
            )
            (port processing_system7_0_DDR_Clk
              (direction INOUT)
            )
            (port processing_system7_0_DDR_Clk_n
              (direction INOUT)
            )
            (port processing_system7_0_DDR_CKE
              (direction INOUT)
            )
            (port processing_system7_0_DDR_CS_n
              (direction INOUT)
            )
            (port processing_system7_0_DDR_RAS_n
              (direction INOUT)
            )
            (port processing_system7_0_DDR_CAS_n
              (direction INOUT)
            )
            (port processing_system7_0_DDR_WEB_pin
              (direction OUTPUT)
            )
            (port processing_system7_0_DDR_ODT
              (direction INOUT)
            )
            (port processing_system7_0_DDR_DRSTB
              (direction INOUT)
            )
            (port processing_system7_0_DDR_VRN
              (direction INOUT)
            )
            (port processing_system7_0_DDR_VRP
              (direction INOUT)
            )
            (port pldma_0_afull_pin
              (direction OUTPUT)
            )
            (port pldma_0_rst_pin
              (direction OUTPUT)
            )
            (port pldma_mrd_0_aempty_pin
              (direction OUTPUT)
            )
            (port pldma_mrd_0_rst_pin
              (direction OUTPUT)
            )
            (port mstclk_0
              (direction OUTPUT)
            )
            (port SPI0_SS_O_pin
              (direction OUTPUT)
            )
            (port SPI0_MOSI_O_pin
              (direction OUTPUT)
            )
            (port SPI0_SCLK_O_pin
              (direction OUTPUT)
            )
            (port axi_hdmi_tx_16b_0_hdmi_clk_pin
              (direction OUTPUT)
            )
            (port axi_hdmi_tx_16b_0_hdmi_vsync_pin
              (direction OUTPUT)
            )
            (port axi_hdmi_tx_16b_0_hdmi_hsync_pin
              (direction OUTPUT)
            )
            (port axi_hdmi_tx_16b_0_hdmi_data_e_pin
              (direction OUTPUT)
            )
            (port processing_system7_0_I2C1_SDA
              (direction INOUT)
            )
            (port processing_system7_0_I2C1_SCL
              (direction INOUT)
            )
            (port (array (rename pldma_0_data_wr_pin "pldma_0_data_wr_pin<31:0>") 32)
              (direction INPUT))
            (port (array (rename processing_system7_0_MIO "processing_system7_0_MIO<53:0>") 54)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_BankAddr "processing_system7_0_DDR_BankAddr<2:0>") 3)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_Addr "processing_system7_0_DDR_Addr<14:0>") 15)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_DQ "processing_system7_0_DDR_DQ<31:0>") 32)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_DM "processing_system7_0_DDR_DM<3:0>") 4)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_DQS "processing_system7_0_DDR_DQS<3:0>") 4)
              (direction INOUT))
            (port (array (rename processing_system7_0_DDR_DQS_n "processing_system7_0_DDR_DQS_n<3:0>") 4)
              (direction INOUT))
            (port (array (rename pldma_0_u_debug_pin "pldma_0_u_debug_pin<139:0>") 140)
              (direction OUTPUT))
            (port (array (rename pldma_mrd_0_u_debug_pin "pldma_mrd_0_u_debug_pin<139:0>") 140)
              (direction OUTPUT))
            (port (array (rename pldma_mrd_0_data_rd_pin "pldma_mrd_0_data_rd_pin<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename pldma_mwr_0_u_ctrl0_pin "pldma_mwr_0_u_ctrl0_pin<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename pldma_mwr_0_u_ctrl1_pin "pldma_mwr_0_u_ctrl1_pin<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename axi_hdmi_tx_16b_0_hdmi_data_pin "axi_hdmi_tx_16b_0_hdmi_data_pin<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell ila_v1_05_a_0
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port (array (rename TRIG0 "TRIG0<59:0>") 60)
              (direction INPUT))
            (port (array (rename CONTROL "CONTROL<35:0>") 36)
              (direction INOUT))
          )
      )
    )
    (cell icon_v1_06_a_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename CONTROL0 "CONTROL0<35:0>") 36)
              (direction INOUT))
          )
      )
    )
    (cell dma_demo
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port rxiqsel
              (direction INPUT)
            )
            (port txclk
              (direction INPUT)
            )
            (port spi_miso
              (direction INPUT)
            )
            (port rxen
              (direction OUTPUT)
            )
            (port txiqsel
              (direction OUTPUT)
            )
            (port txen
              (direction OUTPUT)
            )
            (port rf_reset
              (direction OUTPUT)
            )
            (port sil5351_scl
              (direction INOUT)
            )
            (port sil5351_sda
              (direction INOUT)
            )
            (port spi_clk
              (direction OUTPUT)
            )
            (port spi_mosi
              (direction OUTPUT)
            )
            (port spi_cs
              (direction OUTPUT)
            )
            (port hdmi_clk_pin
              (direction OUTPUT)
            )
            (port hdmi_vsync_pin
              (direction OUTPUT)
            )
            (port hdmi_hsync_pin
              (direction OUTPUT)
            )
            (port hdmi_data_e_pin
              (direction OUTPUT)
            )
            (port (array (rename rxd "rxd<11:0>") 12)
              (direction INPUT))
            (port (array (rename txd "txd<11:0>") 12)
              (direction OUTPUT))
            (port (array (rename hdmi_data_pin "hdmi_data_pin<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename gpio "gpio<2:0>") 3)
              (direction OUTPUT))
            (designator "xc7z010clg400-1")
            (property TYPE (string "dma_demo") (owner "Xilinx"))
            (property BUS_INFO (string "12:INPUT:rxd<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "12:OUTPUT:txd<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:hdmi_data_pin<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:gpio<2:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property X_CORE_INFO (string "fifo_generator_v9_3, Xilinx CORE Generator 14.4") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "clk_wiz_v3_6_2,clk_wiz_v3_6,{component_name=clk_wiz_v3_6_2,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=MMCM_ADV,num_out_clk=1,clkin1_period=50.000,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=MANUAL,manual_override=false}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "clk_wiz_v3_6_1,clk_wiz_v3_6,{component_name=clk_wiz_v3_6_1,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=MMCM_ADV,num_out_clk=2,clkin1_period=25.000,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=MANUAL,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "dma_demo_dma_demo") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wr_en_renamed_0 "wr_en")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rd_en_renamed_1 "rd_en")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_8
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_9
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_10
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_11
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_12
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_13
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_14
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_15
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_20
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_21
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_22
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_23
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_24
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_25
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_26
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_27
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_28
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_29
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_30
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_wr_31
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance BUFG2
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance BUFG1
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename loop1_0__ODDR_inst "loop1[0].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_1__ODDR_inst "loop1[1].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_2__ODDR_inst "loop1[2].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_3__ODDR_inst "loop1[3].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_4__ODDR_inst "loop1[4].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_5__ODDR_inst "loop1[5].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_6__ODDR_inst "loop1[6].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_7__ODDR_inst "loop1[7].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_8__ODDR_inst "loop1[8].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_9__ODDR_inst "loop1[9].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_10__ODDR_inst "loop1[10].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop1_11__ODDR_inst "loop1[11].ODDR_inst")
              (viewRef view_1 (cellRef ODDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename loop2_0__IDDR_inst "loop2[0].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_1__IDDR_inst "loop2[1].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_2__IDDR_inst "loop2[2].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_3__IDDR_inst "loop2[3].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_4__IDDR_inst "loop2[4].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_5__IDDR_inst "loop2[5].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_6__IDDR_inst "loop2[6].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_7__IDDR_inst "loop2[7].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_8__IDDR_inst "loop2[8].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_9__IDDR_inst "loop2[9].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_10__IDDR_inst "loop2[10].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename loop2_11__IDDR_inst "loop2[11].IDDR_inst")
              (viewRef view_1 (cellRef IDDR_2CLK (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_CLK_EDGE (string "SAME_EDGE") (owner "Xilinx"))
              (property INIT_Q1 (string "0") (owner "Xilinx"))
              (property INIT_Q2 (string "0") (owner "Xilinx"))
              (property SRTYPE (string "ASYNC") (owner "Xilinx"))
            )
            (instance (rename rxd_11_IBUF_renamed_2 "rxd_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_10_IBUF_renamed_3 "rxd_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_9_IBUF_renamed_4 "rxd_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_8_IBUF_renamed_5 "rxd_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_7_IBUF_renamed_6 "rxd_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_6_IBUF_renamed_7 "rxd_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_5_IBUF_renamed_8 "rxd_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_4_IBUF_renamed_9 "rxd_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_3_IBUF_renamed_10 "rxd_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_2_IBUF_renamed_11 "rxd_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_1_IBUF_renamed_12 "rxd_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxd_0_IBUF_renamed_13 "rxd_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rxiqsel_IBUFG_renamed_14 "rxiqsel_IBUFG")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txclk_IBUFG_renamed_15 "txclk_IBUFG")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_miso_IBUF_renamed_16 "spi_miso_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_11_OBUF_renamed_17 "txd_11_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_10_OBUF_renamed_18 "txd_10_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_9_OBUF_renamed_19 "txd_9_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_8_OBUF_renamed_20 "txd_8_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_7_OBUF_renamed_21 "txd_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_6_OBUF_renamed_22 "txd_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_5_OBUF_renamed_23 "txd_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_4_OBUF_renamed_24 "txd_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_3_OBUF_renamed_25 "txd_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_2_OBUF_renamed_26 "txd_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_1_OBUF_renamed_27 "txd_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txd_0_OBUF_renamed_28 "txd_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_15_OBUF_renamed_29 "hdmi_data_pin_15_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_14_OBUF_renamed_30 "hdmi_data_pin_14_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_13_OBUF_renamed_31 "hdmi_data_pin_13_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_12_OBUF_renamed_32 "hdmi_data_pin_12_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_11_OBUF_renamed_33 "hdmi_data_pin_11_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_10_OBUF_renamed_34 "hdmi_data_pin_10_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_9_OBUF_renamed_35 "hdmi_data_pin_9_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_8_OBUF_renamed_36 "hdmi_data_pin_8_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_7_OBUF_renamed_37 "hdmi_data_pin_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_6_OBUF_renamed_38 "hdmi_data_pin_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_5_OBUF_renamed_39 "hdmi_data_pin_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_4_OBUF_renamed_40 "hdmi_data_pin_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_3_OBUF_renamed_41 "hdmi_data_pin_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_2_OBUF_renamed_42 "hdmi_data_pin_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_1_OBUF_renamed_43 "hdmi_data_pin_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_pin_0_OBUF_renamed_44 "hdmi_data_pin_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance gpio_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance gpio_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance gpio_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rxen_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename txiqsel_OBUF_renamed_45 "txiqsel_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance txen_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rf_reset_OBUF_renamed_46 "rf_reset_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_clk_OBUF_renamed_47 "spi_clk_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mosi_OBUF_renamed_48 "spi_mosi_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_cs_OBUF_renamed_49 "spi_cs_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_clk_pin_OBUF_renamed_50 "hdmi_clk_pin_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_vsync_pin_OBUF_renamed_51 "hdmi_vsync_pin_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_hsync_pin_OBUF_renamed_52 "hdmi_hsync_pin_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename hdmi_data_e_pin_OBUF_renamed_53 "hdmi_data_e_pin_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance afull_wr_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance aempt_rd_INV_30_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LOCKED2_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LOCKED1_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance N21_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance u_pll_rx
              (viewRef view_1 (cellRef clk_wiz_v3_6_2_u_pll_rx (libraryRef dma_demo_lib)))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "clk_wiz_v3_6_2_u_pll_rx") (owner "Xilinx"))
            )
            (instance u_pll_tx
              (viewRef view_1 (cellRef clk_wiz_v3_6_1_u_pll_tx (libraryRef dma_demo_lib)))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "clk_wiz_v3_6_1_u_pll_tx") (owner "Xilinx"))
            )
            (instance cpu0_i
              (viewRef view_1 (cellRef cpu0 (libraryRef dma_demo_lib)))
              (property BUS_INFO (string "32:INPUT:pldma_0_data_wr_pin<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "54:INOUT:processing_system7_0_MIO<53:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INOUT:processing_system7_0_DDR_BankAddr<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INOUT:processing_system7_0_DDR_Addr<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INOUT:processing_system7_0_DDR_DQ<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INOUT:processing_system7_0_DDR_DM<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INOUT:processing_system7_0_DDR_DQS<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INOUT:processing_system7_0_DDR_DQS_n<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "140:OUTPUT:pldma_0_u_debug_pin<139:0>") (owner "Xilinx"))
              (property BUS_INFO (string "140:OUTPUT:pldma_mrd_0_u_debug_pin<139:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:pldma_mrd_0_data_rd_pin<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:pldma_mwr_0_u_ctrl0_pin<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:pldma_mwr_0_u_ctrl1_pin<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:axi_hdmi_tx_16b_0_hdmi_data_pin<15:0>") (owner "Xilinx"))
            )
            (instance ila0
              (viewRef view_1 (cellRef ila_v1_05_a_0 (libraryRef dma_demo_lib)))
              (property BUS_INFO (string "60:INPUT:TRIG0<59:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:INOUT:CONTROL<35:0>") (owner "Xilinx"))
            )
            (instance icon0
              (viewRef view_1 (cellRef icon_v1_06_a_1 (libraryRef dma_demo_lib)))
              (property BUS_INFO (string "36:INOUT:CONTROL0<35:0>") (owner "Xilinx"))
            )
            (net rxd_0_IBUF
              (joined
                (portRef D (instanceRef loop2_0__IDDR_inst))
                (portRef O (instanceRef rxd_0_IBUF_renamed_13))
              )
            )
            (net rxd_1_IBUF
              (joined
                (portRef D (instanceRef loop2_1__IDDR_inst))
                (portRef O (instanceRef rxd_1_IBUF_renamed_12))
              )
            )
            (net rxd_2_IBUF
              (joined
                (portRef D (instanceRef loop2_2__IDDR_inst))
                (portRef O (instanceRef rxd_2_IBUF_renamed_11))
              )
            )
            (net rxd_3_IBUF
              (joined
                (portRef D (instanceRef loop2_3__IDDR_inst))
                (portRef O (instanceRef rxd_3_IBUF_renamed_10))
              )
            )
            (net rxd_4_IBUF
              (joined
                (portRef D (instanceRef loop2_4__IDDR_inst))
                (portRef O (instanceRef rxd_4_IBUF_renamed_9))
              )
            )
            (net rxd_5_IBUF
              (joined
                (portRef D (instanceRef loop2_5__IDDR_inst))
                (portRef O (instanceRef rxd_5_IBUF_renamed_8))
              )
            )
            (net rxd_6_IBUF
              (joined
                (portRef D (instanceRef loop2_6__IDDR_inst))
                (portRef O (instanceRef rxd_6_IBUF_renamed_7))
              )
            )
            (net rxd_7_IBUF
              (joined
                (portRef D (instanceRef loop2_7__IDDR_inst))
                (portRef O (instanceRef rxd_7_IBUF_renamed_6))
              )
            )
            (net rxd_8_IBUF
              (joined
                (portRef D (instanceRef loop2_8__IDDR_inst))
                (portRef O (instanceRef rxd_8_IBUF_renamed_5))
              )
            )
            (net rxd_9_IBUF
              (joined
                (portRef D (instanceRef loop2_9__IDDR_inst))
                (portRef O (instanceRef rxd_9_IBUF_renamed_4))
              )
            )
            (net rxd_10_IBUF
              (joined
                (portRef D (instanceRef loop2_10__IDDR_inst))
                (portRef O (instanceRef rxd_10_IBUF_renamed_3))
              )
            )
            (net rxd_11_IBUF
              (joined
                (portRef D (instanceRef loop2_11__IDDR_inst))
                (portRef O (instanceRef rxd_11_IBUF_renamed_2))
              )
            )
            (net rxiqsel_IBUFG
              (joined
                (portRef I (instanceRef BUFG2))
                (portRef O (instanceRef rxiqsel_IBUFG_renamed_14))
              )
            )
            (net txclk_IBUFG
              (joined
                (portRef I (instanceRef BUFG1))
                (portRef O (instanceRef txclk_IBUFG_renamed_15))
              )
            )
            (net spi_miso_IBUF
              (joined
                (portRef O (instanceRef spi_miso_IBUF_renamed_16))
                (portRef SPI0_MISO_I_pin (instanceRef cpu0_i))
                (portRef (member TRIG0 56) (instanceRef ila0))
              )
            )
            (net rxiqselg
              (joined
                (portRef O (instanceRef BUFG2))
                (portRef CLK_IN1 (instanceRef u_pll_rx))
              )
            )
            (net txclkg
              (joined
                (portRef O (instanceRef BUFG1))
                (portRef CLK_IN1 (instanceRef u_pll_tx))
              )
            )
            (net (rename data_rd_20_ "data_rd<20>")
              (joined
                (portRef D1 (instanceRef loop1_0__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 11) (instanceRef cpu0_i))
                (portRef (member TRIG0 11) (instanceRef ila0))
              )
            )
            (net (rename data_rd_4_ "data_rd<4>")
              (joined
                (portRef D2 (instanceRef loop1_0__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 27) (instanceRef cpu0_i))
                (portRef (member TRIG0 27) (instanceRef ila0))
              )
            )
            (net (rename data_rd_21_ "data_rd<21>")
              (joined
                (portRef D1 (instanceRef loop1_1__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 10) (instanceRef cpu0_i))
                (portRef (member TRIG0 10) (instanceRef ila0))
              )
            )
            (net (rename data_rd_5_ "data_rd<5>")
              (joined
                (portRef D2 (instanceRef loop1_1__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 26) (instanceRef cpu0_i))
                (portRef (member TRIG0 26) (instanceRef ila0))
              )
            )
            (net (rename data_rd_22_ "data_rd<22>")
              (joined
                (portRef D1 (instanceRef loop1_2__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 9) (instanceRef cpu0_i))
                (portRef (member TRIG0 9) (instanceRef ila0))
              )
            )
            (net (rename data_rd_6_ "data_rd<6>")
              (joined
                (portRef D2 (instanceRef loop1_2__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 25) (instanceRef cpu0_i))
                (portRef (member TRIG0 25) (instanceRef ila0))
              )
            )
            (net (rename data_rd_23_ "data_rd<23>")
              (joined
                (portRef D1 (instanceRef loop1_3__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 8) (instanceRef cpu0_i))
                (portRef (member TRIG0 8) (instanceRef ila0))
              )
            )
            (net (rename data_rd_7_ "data_rd<7>")
              (joined
                (portRef D2 (instanceRef loop1_3__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 24) (instanceRef cpu0_i))
                (portRef (member TRIG0 24) (instanceRef ila0))
              )
            )
            (net (rename data_rd_24_ "data_rd<24>")
              (joined
                (portRef D1 (instanceRef loop1_4__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 7) (instanceRef cpu0_i))
                (portRef (member TRIG0 7) (instanceRef ila0))
              )
            )
            (net (rename data_rd_8_ "data_rd<8>")
              (joined
                (portRef D2 (instanceRef loop1_4__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 23) (instanceRef cpu0_i))
                (portRef (member TRIG0 23) (instanceRef ila0))
              )
            )
            (net (rename data_rd_25_ "data_rd<25>")
              (joined
                (portRef D1 (instanceRef loop1_5__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 6) (instanceRef cpu0_i))
                (portRef (member TRIG0 6) (instanceRef ila0))
              )
            )
            (net (rename data_rd_9_ "data_rd<9>")
              (joined
                (portRef D2 (instanceRef loop1_5__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 22) (instanceRef cpu0_i))
                (portRef (member TRIG0 22) (instanceRef ila0))
              )
            )
            (net (rename data_rd_26_ "data_rd<26>")
              (joined
                (portRef D1 (instanceRef loop1_6__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 5) (instanceRef cpu0_i))
                (portRef (member TRIG0 5) (instanceRef ila0))
              )
            )
            (net (rename data_rd_10_ "data_rd<10>")
              (joined
                (portRef D2 (instanceRef loop1_6__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 21) (instanceRef cpu0_i))
                (portRef (member TRIG0 21) (instanceRef ila0))
              )
            )
            (net (rename data_rd_27_ "data_rd<27>")
              (joined
                (portRef D1 (instanceRef loop1_7__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 4) (instanceRef cpu0_i))
                (portRef (member TRIG0 4) (instanceRef ila0))
              )
            )
            (net (rename data_rd_11_ "data_rd<11>")
              (joined
                (portRef D2 (instanceRef loop1_7__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 20) (instanceRef cpu0_i))
                (portRef (member TRIG0 20) (instanceRef ila0))
              )
            )
            (net (rename data_rd_28_ "data_rd<28>")
              (joined
                (portRef D1 (instanceRef loop1_8__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 3) (instanceRef cpu0_i))
                (portRef (member TRIG0 3) (instanceRef ila0))
              )
            )
            (net (rename data_rd_12_ "data_rd<12>")
              (joined
                (portRef D2 (instanceRef loop1_8__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 19) (instanceRef cpu0_i))
                (portRef (member TRIG0 19) (instanceRef ila0))
              )
            )
            (net (rename data_rd_29_ "data_rd<29>")
              (joined
                (portRef D1 (instanceRef loop1_9__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 2) (instanceRef cpu0_i))
                (portRef (member TRIG0 2) (instanceRef ila0))
              )
            )
            (net (rename data_rd_13_ "data_rd<13>")
              (joined
                (portRef D2 (instanceRef loop1_9__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 18) (instanceRef cpu0_i))
                (portRef (member TRIG0 18) (instanceRef ila0))
              )
            )
            (net (rename data_rd_30_ "data_rd<30>")
              (joined
                (portRef D1 (instanceRef loop1_10__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 1) (instanceRef cpu0_i))
                (portRef (member TRIG0 1) (instanceRef ila0))
              )
            )
            (net (rename data_rd_14_ "data_rd<14>")
              (joined
                (portRef D2 (instanceRef loop1_10__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 17) (instanceRef cpu0_i))
                (portRef (member TRIG0 17) (instanceRef ila0))
              )
            )
            (net (rename data_rd_31_ "data_rd<31>")
              (joined
                (portRef D1 (instanceRef loop1_11__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 0) (instanceRef cpu0_i))
                (portRef (member TRIG0 0) (instanceRef ila0))
              )
            )
            (net (rename data_rd_15_ "data_rd<15>")
              (joined
                (portRef D2 (instanceRef loop1_11__ODDR_inst))
                (portRef (member pldma_mrd_0_data_rd_pin 16) (instanceRef cpu0_i))
                (portRef (member TRIG0 16) (instanceRef ila0))
              )
            )
            (net (rename data_rd_19_ "data_rd<19>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 12) (instanceRef cpu0_i))
                (portRef (member TRIG0 12) (instanceRef ila0))
              )
            )
            (net (rename data_rd_18_ "data_rd<18>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 13) (instanceRef cpu0_i))
                (portRef (member TRIG0 13) (instanceRef ila0))
              )
            )
            (net (rename data_rd_17_ "data_rd<17>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 14) (instanceRef cpu0_i))
                (portRef (member TRIG0 14) (instanceRef ila0))
              )
            )
            (net (rename data_rd_16_ "data_rd<16>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 15) (instanceRef cpu0_i))
                (portRef (member TRIG0 15) (instanceRef ila0))
              )
            )
            (net (rename data_rd_3_ "data_rd<3>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 28) (instanceRef cpu0_i))
                (portRef (member TRIG0 28) (instanceRef ila0))
              )
            )
            (net (rename data_rd_2_ "data_rd<2>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 29) (instanceRef cpu0_i))
                (portRef (member TRIG0 29) (instanceRef ila0))
              )
            )
            (net (rename data_rd_1_ "data_rd<1>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 30) (instanceRef cpu0_i))
                (portRef (member TRIG0 30) (instanceRef ila0))
              )
            )
            (net (rename data_rd_0_ "data_rd<0>")
              (joined
                (portRef (member pldma_mrd_0_data_rd_pin 31) (instanceRef cpu0_i))
                (portRef (member TRIG0 31) (instanceRef ila0))
              )
            )
            (net hdmi_data_pin_15_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_15_OBUF_renamed_29))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 0) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_14_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_14_OBUF_renamed_30))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 1) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_13_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_13_OBUF_renamed_31))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 2) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_12_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_12_OBUF_renamed_32))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 3) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_11_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_11_OBUF_renamed_33))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 4) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_10_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_10_OBUF_renamed_34))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 5) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_9_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_9_OBUF_renamed_35))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 6) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_8_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_8_OBUF_renamed_36))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 7) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_7_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_7_OBUF_renamed_37))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 8) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_6_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_6_OBUF_renamed_38))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 9) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_5_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_5_OBUF_renamed_39))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 10) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_4_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_4_OBUF_renamed_40))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 11) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_3_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_3_OBUF_renamed_41))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 12) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_2_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_2_OBUF_renamed_42))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 13) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_1_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_1_OBUF_renamed_43))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 14) (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_pin_0_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_pin_0_OBUF_renamed_44))
                (portRef (member axi_hdmi_tx_16b_0_hdmi_data_pin 15) (instanceRef cpu0_i))
              )
            )
            (net afull_wr
              (joined
                (portRef I (instanceRef afull_wr_inv1_INV_0))
                (portRef pldma_0_afull_pin (instanceRef cpu0_i))
              )
            )
            (net aempt_rd
              (joined
                (portRef I (instanceRef aempt_rd_INV_30_o1_INV_0))
                (portRef pldma_mrd_0_aempty_pin (instanceRef cpu0_i))
              )
            )
            (net spi_cs_OBUF
              (joined
                (portRef I (instanceRef spi_cs_OBUF_renamed_49))
                (portRef SPI0_SS_O_pin (instanceRef cpu0_i))
              )
            )
            (net spi_mosi_OBUF
              (joined
                (portRef I (instanceRef spi_mosi_OBUF_renamed_48))
                (portRef SPI0_MOSI_O_pin (instanceRef cpu0_i))
                (portRef (member TRIG0 57) (instanceRef ila0))
              )
            )
            (net spi_clk_OBUF
              (joined
                (portRef I (instanceRef spi_clk_OBUF_renamed_47))
                (portRef SPI0_SCLK_O_pin (instanceRef cpu0_i))
              )
            )
            (net hdmi_clk_pin_OBUF
              (joined
                (portRef I (instanceRef hdmi_clk_pin_OBUF_renamed_50))
                (portRef axi_hdmi_tx_16b_0_hdmi_clk_pin (instanceRef cpu0_i))
              )
            )
            (net hdmi_vsync_pin_OBUF
              (joined
                (portRef I (instanceRef hdmi_vsync_pin_OBUF_renamed_51))
                (portRef axi_hdmi_tx_16b_0_hdmi_vsync_pin (instanceRef cpu0_i))
              )
            )
            (net hdmi_hsync_pin_OBUF
              (joined
                (portRef I (instanceRef hdmi_hsync_pin_OBUF_renamed_52))
                (portRef axi_hdmi_tx_16b_0_hdmi_hsync_pin (instanceRef cpu0_i))
              )
            )
            (net hdmi_data_e_pin_OBUF
              (joined
                (portRef I (instanceRef hdmi_data_e_pin_OBUF_renamed_53))
                (portRef axi_hdmi_tx_16b_0_hdmi_data_e_pin (instanceRef cpu0_i))
              )
            )
            (net rf_reset_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef loop1_0__ODDR_inst))
                (portRef CE (instanceRef loop1_1__ODDR_inst))
                (portRef CE (instanceRef loop1_2__ODDR_inst))
                (portRef CE (instanceRef loop1_3__ODDR_inst))
                (portRef CE (instanceRef loop1_4__ODDR_inst))
                (portRef CE (instanceRef loop1_5__ODDR_inst))
                (portRef CE (instanceRef loop1_6__ODDR_inst))
                (portRef CE (instanceRef loop1_7__ODDR_inst))
                (portRef CE (instanceRef loop1_8__ODDR_inst))
                (portRef CE (instanceRef loop1_9__ODDR_inst))
                (portRef CE (instanceRef loop1_10__ODDR_inst))
                (portRef CE (instanceRef loop1_11__ODDR_inst))
                (portRef CE (instanceRef loop2_0__IDDR_inst))
                (portRef CE (instanceRef loop2_1__IDDR_inst))
                (portRef CE (instanceRef loop2_2__IDDR_inst))
                (portRef CE (instanceRef loop2_3__IDDR_inst))
                (portRef CE (instanceRef loop2_4__IDDR_inst))
                (portRef CE (instanceRef loop2_5__IDDR_inst))
                (portRef CE (instanceRef loop2_6__IDDR_inst))
                (portRef CE (instanceRef loop2_7__IDDR_inst))
                (portRef CE (instanceRef loop2_8__IDDR_inst))
                (portRef CE (instanceRef loop2_9__IDDR_inst))
                (portRef CE (instanceRef loop2_10__IDDR_inst))
                (portRef CE (instanceRef loop2_11__IDDR_inst))
                (portRef I (instanceRef gpio_1_OBUF))
                (portRef I (instanceRef gpio_0_OBUF))
                (portRef I (instanceRef rxen_OBUF))
                (portRef I (instanceRef txen_OBUF))
                (portRef I (instanceRef rf_reset_OBUF_renamed_46))
              )
            )
            (net sil5351_sda
              (joined
                (portRef sil5351_sda)
                (portRef processing_system7_0_I2C1_SDA (instanceRef cpu0_i))
              )
            )
            (net sil5351_scl
              (joined
                (portRef sil5351_scl)
                (portRef processing_system7_0_I2C1_SCL (instanceRef cpu0_i))
              )
            )
            (net (rename adci_0_ "adci<0>")
              (joined
                (portRef D (instanceRef data_wr_20))
                (portRef Q1 (instanceRef loop2_0__IDDR_inst))
                (portRef (member TRIG0 43) (instanceRef ila0))
              )
            )
            (net (rename adcq_0_ "adcq<0>")
              (joined
                (portRef D (instanceRef data_wr_4))
                (portRef Q2 (instanceRef loop2_0__IDDR_inst))
                (portRef (member TRIG0 55) (instanceRef ila0))
              )
            )
            (net (rename adci_1_ "adci<1>")
              (joined
                (portRef D (instanceRef data_wr_21))
                (portRef Q1 (instanceRef loop2_1__IDDR_inst))
                (portRef (member TRIG0 42) (instanceRef ila0))
              )
            )
            (net (rename adcq_1_ "adcq<1>")
              (joined
                (portRef D (instanceRef data_wr_5))
                (portRef Q2 (instanceRef loop2_1__IDDR_inst))
                (portRef (member TRIG0 54) (instanceRef ila0))
              )
            )
            (net (rename adci_2_ "adci<2>")
              (joined
                (portRef D (instanceRef data_wr_22))
                (portRef Q1 (instanceRef loop2_2__IDDR_inst))
                (portRef (member TRIG0 41) (instanceRef ila0))
              )
            )
            (net (rename adcq_2_ "adcq<2>")
              (joined
                (portRef D (instanceRef data_wr_6))
                (portRef Q2 (instanceRef loop2_2__IDDR_inst))
                (portRef (member TRIG0 53) (instanceRef ila0))
              )
            )
            (net (rename adci_3_ "adci<3>")
              (joined
                (portRef D (instanceRef data_wr_23))
                (portRef Q1 (instanceRef loop2_3__IDDR_inst))
                (portRef (member TRIG0 40) (instanceRef ila0))
              )
            )
            (net (rename adcq_3_ "adcq<3>")
              (joined
                (portRef D (instanceRef data_wr_7))
                (portRef Q2 (instanceRef loop2_3__IDDR_inst))
                (portRef (member TRIG0 52) (instanceRef ila0))
              )
            )
            (net (rename adci_4_ "adci<4>")
              (joined
                (portRef D (instanceRef data_wr_24))
                (portRef Q1 (instanceRef loop2_4__IDDR_inst))
                (portRef (member TRIG0 39) (instanceRef ila0))
              )
            )
            (net (rename adcq_4_ "adcq<4>")
              (joined
                (portRef D (instanceRef data_wr_8))
                (portRef Q2 (instanceRef loop2_4__IDDR_inst))
                (portRef (member TRIG0 51) (instanceRef ila0))
              )
            )
            (net (rename adci_5_ "adci<5>")
              (joined
                (portRef D (instanceRef data_wr_25))
                (portRef Q1 (instanceRef loop2_5__IDDR_inst))
                (portRef (member TRIG0 38) (instanceRef ila0))
              )
            )
            (net (rename adcq_5_ "adcq<5>")
              (joined
                (portRef D (instanceRef data_wr_9))
                (portRef Q2 (instanceRef loop2_5__IDDR_inst))
                (portRef (member TRIG0 50) (instanceRef ila0))
              )
            )
            (net (rename adci_6_ "adci<6>")
              (joined
                (portRef D (instanceRef data_wr_26))
                (portRef Q1 (instanceRef loop2_6__IDDR_inst))
                (portRef (member TRIG0 37) (instanceRef ila0))
              )
            )
            (net (rename adcq_6_ "adcq<6>")
              (joined
                (portRef D (instanceRef data_wr_10))
                (portRef Q2 (instanceRef loop2_6__IDDR_inst))
                (portRef (member TRIG0 49) (instanceRef ila0))
              )
            )
            (net (rename adci_7_ "adci<7>")
              (joined
                (portRef D (instanceRef data_wr_27))
                (portRef Q1 (instanceRef loop2_7__IDDR_inst))
                (portRef (member TRIG0 36) (instanceRef ila0))
              )
            )
            (net (rename adcq_7_ "adcq<7>")
              (joined
                (portRef D (instanceRef data_wr_11))
                (portRef Q2 (instanceRef loop2_7__IDDR_inst))
                (portRef (member TRIG0 48) (instanceRef ila0))
              )
            )
            (net (rename adci_8_ "adci<8>")
              (joined
                (portRef D (instanceRef data_wr_28))
                (portRef Q1 (instanceRef loop2_8__IDDR_inst))
                (portRef (member TRIG0 35) (instanceRef ila0))
              )
            )
            (net (rename adcq_8_ "adcq<8>")
              (joined
                (portRef D (instanceRef data_wr_12))
                (portRef Q2 (instanceRef loop2_8__IDDR_inst))
                (portRef (member TRIG0 47) (instanceRef ila0))
              )
            )
            (net (rename adci_9_ "adci<9>")
              (joined
                (portRef D (instanceRef data_wr_29))
                (portRef Q1 (instanceRef loop2_9__IDDR_inst))
                (portRef (member TRIG0 34) (instanceRef ila0))
              )
            )
            (net (rename adcq_9_ "adcq<9>")
              (joined
                (portRef D (instanceRef data_wr_13))
                (portRef Q2 (instanceRef loop2_9__IDDR_inst))
                (portRef (member TRIG0 46) (instanceRef ila0))
              )
            )
            (net (rename adci_10_ "adci<10>")
              (joined
                (portRef D (instanceRef data_wr_30))
                (portRef Q1 (instanceRef loop2_10__IDDR_inst))
                (portRef (member TRIG0 33) (instanceRef ila0))
              )
            )
            (net (rename adcq_10_ "adcq<10>")
              (joined
                (portRef D (instanceRef data_wr_14))
                (portRef Q2 (instanceRef loop2_10__IDDR_inst))
                (portRef (member TRIG0 45) (instanceRef ila0))
              )
            )
            (net (rename adci_11_ "adci<11>")
              (joined
                (portRef D (instanceRef data_wr_31))
                (portRef Q1 (instanceRef loop2_11__IDDR_inst))
                (portRef (member TRIG0 32) (instanceRef ila0))
              )
            )
            (net (rename adcq_11_ "adcq<11>")
              (joined
                (portRef D (instanceRef data_wr_15))
                (portRef Q2 (instanceRef loop2_11__IDDR_inst))
                (portRef (member TRIG0 44) (instanceRef ila0))
              )
            )
            (net adc_clk
              (joined
                (portRef C (instanceRef wr_en_renamed_0))
                (portRef C (instanceRef data_wr_4))
                (portRef C (instanceRef data_wr_5))
                (portRef C (instanceRef data_wr_6))
                (portRef C (instanceRef data_wr_7))
                (portRef C (instanceRef data_wr_8))
                (portRef C (instanceRef data_wr_9))
                (portRef C (instanceRef data_wr_10))
                (portRef C (instanceRef data_wr_11))
                (portRef C (instanceRef data_wr_12))
                (portRef C (instanceRef data_wr_13))
                (portRef C (instanceRef data_wr_14))
                (portRef C (instanceRef data_wr_15))
                (portRef C (instanceRef data_wr_20))
                (portRef C (instanceRef data_wr_21))
                (portRef C (instanceRef data_wr_22))
                (portRef C (instanceRef data_wr_23))
                (portRef C (instanceRef data_wr_24))
                (portRef C (instanceRef data_wr_25))
                (portRef C (instanceRef data_wr_26))
                (portRef C (instanceRef data_wr_27))
                (portRef C (instanceRef data_wr_28))
                (portRef C (instanceRef data_wr_29))
                (portRef C (instanceRef data_wr_30))
                (portRef C (instanceRef data_wr_31))
                (portRef C (instanceRef loop2_0__IDDR_inst))
                (portRef C (instanceRef loop2_1__IDDR_inst))
                (portRef C (instanceRef loop2_2__IDDR_inst))
                (portRef C (instanceRef loop2_3__IDDR_inst))
                (portRef C (instanceRef loop2_4__IDDR_inst))
                (portRef C (instanceRef loop2_5__IDDR_inst))
                (portRef C (instanceRef loop2_6__IDDR_inst))
                (portRef C (instanceRef loop2_7__IDDR_inst))
                (portRef C (instanceRef loop2_8__IDDR_inst))
                (portRef C (instanceRef loop2_9__IDDR_inst))
                (portRef C (instanceRef loop2_10__IDDR_inst))
                (portRef C (instanceRef loop2_11__IDDR_inst))
                (portRef I (instanceRef N21_INV_0))
                (portRef CLK_OUT1 (instanceRef u_pll_rx))
                (portRef pldma_0_wr_clk_pin (instanceRef cpu0_i))
                (portRef CLK (instanceRef ila0))
              )
            )
            (net LOCKED2
              (joined
                (portRef I (instanceRef LOCKED2_inv1_INV_0))
                (portRef LOCKED (instanceRef u_pll_rx))
              )
            )
            (net txiqsel_OBUF
              (joined
                (portRef I (instanceRef txiqsel_OBUF_renamed_45))
                (portRef CLK_OUT1 (instanceRef u_pll_tx))
              )
            )
            (net dac_clk
              (joined
                (portRef C (instanceRef rd_en_renamed_1))
                (portRef C (instanceRef loop1_0__ODDR_inst))
                (portRef C (instanceRef loop1_1__ODDR_inst))
                (portRef C (instanceRef loop1_2__ODDR_inst))
                (portRef C (instanceRef loop1_3__ODDR_inst))
                (portRef C (instanceRef loop1_4__ODDR_inst))
                (portRef C (instanceRef loop1_5__ODDR_inst))
                (portRef C (instanceRef loop1_6__ODDR_inst))
                (portRef C (instanceRef loop1_7__ODDR_inst))
                (portRef C (instanceRef loop1_8__ODDR_inst))
                (portRef C (instanceRef loop1_9__ODDR_inst))
                (portRef C (instanceRef loop1_10__ODDR_inst))
                (portRef C (instanceRef loop1_11__ODDR_inst))
                (portRef CLK_OUT2 (instanceRef u_pll_tx))
                (portRef pldma_mrd_0_rd_clk_pin (instanceRef cpu0_i))
              )
            )
            (net LOCKED1
              (joined
                (portRef I (instanceRef LOCKED1_inv1_INV_0))
                (portRef LOCKED (instanceRef u_pll_tx))
              )
            )
            (net (rename data_wr_31__ "data_wr<31>")
              (joined
                (portRef Q (instanceRef data_wr_31))
                (portRef (member pldma_0_data_wr_pin 0) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_30__ "data_wr<30>")
              (joined
                (portRef Q (instanceRef data_wr_30))
                (portRef (member pldma_0_data_wr_pin 1) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_29__ "data_wr<29>")
              (joined
                (portRef Q (instanceRef data_wr_29))
                (portRef (member pldma_0_data_wr_pin 2) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_28__ "data_wr<28>")
              (joined
                (portRef Q (instanceRef data_wr_28))
                (portRef (member pldma_0_data_wr_pin 3) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_27__ "data_wr<27>")
              (joined
                (portRef Q (instanceRef data_wr_27))
                (portRef (member pldma_0_data_wr_pin 4) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_26__ "data_wr<26>")
              (joined
                (portRef Q (instanceRef data_wr_26))
                (portRef (member pldma_0_data_wr_pin 5) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_25__ "data_wr<25>")
              (joined
                (portRef Q (instanceRef data_wr_25))
                (portRef (member pldma_0_data_wr_pin 6) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_24__ "data_wr<24>")
              (joined
                (portRef Q (instanceRef data_wr_24))
                (portRef (member pldma_0_data_wr_pin 7) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_23__ "data_wr<23>")
              (joined
                (portRef Q (instanceRef data_wr_23))
                (portRef (member pldma_0_data_wr_pin 8) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_22__ "data_wr<22>")
              (joined
                (portRef Q (instanceRef data_wr_22))
                (portRef (member pldma_0_data_wr_pin 9) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_21__ "data_wr<21>")
              (joined
                (portRef Q (instanceRef data_wr_21))
                (portRef (member pldma_0_data_wr_pin 10) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_20__ "data_wr<20>")
              (joined
                (portRef Q (instanceRef data_wr_20))
                (portRef (member pldma_0_data_wr_pin 11) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_15__ "data_wr<15>")
              (joined
                (portRef Q (instanceRef data_wr_15))
                (portRef (member pldma_0_data_wr_pin 16) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_14__ "data_wr<14>")
              (joined
                (portRef Q (instanceRef data_wr_14))
                (portRef (member pldma_0_data_wr_pin 17) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_13__ "data_wr<13>")
              (joined
                (portRef Q (instanceRef data_wr_13))
                (portRef (member pldma_0_data_wr_pin 18) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_12__ "data_wr<12>")
              (joined
                (portRef Q (instanceRef data_wr_12))
                (portRef (member pldma_0_data_wr_pin 19) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_11__ "data_wr<11>")
              (joined
                (portRef Q (instanceRef data_wr_11))
                (portRef (member pldma_0_data_wr_pin 20) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_10__ "data_wr<10>")
              (joined
                (portRef Q (instanceRef data_wr_10))
                (portRef (member pldma_0_data_wr_pin 21) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_9__ "data_wr<9>")
              (joined
                (portRef Q (instanceRef data_wr_9))
                (portRef (member pldma_0_data_wr_pin 22) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_8__ "data_wr<8>")
              (joined
                (portRef Q (instanceRef data_wr_8))
                (portRef (member pldma_0_data_wr_pin 23) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_7__ "data_wr<7>")
              (joined
                (portRef Q (instanceRef data_wr_7))
                (portRef (member pldma_0_data_wr_pin 24) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_6__ "data_wr<6>")
              (joined
                (portRef Q (instanceRef data_wr_6))
                (portRef (member pldma_0_data_wr_pin 25) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_5__ "data_wr<5>")
              (joined
                (portRef Q (instanceRef data_wr_5))
                (portRef (member pldma_0_data_wr_pin 26) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_4__ "data_wr<4>")
              (joined
                (portRef Q (instanceRef data_wr_4))
                (portRef (member pldma_0_data_wr_pin 27) (instanceRef cpu0_i))
              )
            )
            (net (rename data_wr_0__ "data_wr<0>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef S (instanceRef loop1_0__ODDR_inst))
                (portRef S (instanceRef loop1_1__ODDR_inst))
                (portRef S (instanceRef loop1_2__ODDR_inst))
                (portRef S (instanceRef loop1_3__ODDR_inst))
                (portRef S (instanceRef loop1_4__ODDR_inst))
                (portRef S (instanceRef loop1_5__ODDR_inst))
                (portRef S (instanceRef loop1_6__ODDR_inst))
                (portRef S (instanceRef loop1_7__ODDR_inst))
                (portRef S (instanceRef loop1_8__ODDR_inst))
                (portRef S (instanceRef loop1_9__ODDR_inst))
                (portRef S (instanceRef loop1_10__ODDR_inst))
                (portRef S (instanceRef loop1_11__ODDR_inst))
                (portRef S (instanceRef loop2_0__IDDR_inst))
                (portRef S (instanceRef loop2_1__IDDR_inst))
                (portRef S (instanceRef loop2_2__IDDR_inst))
                (portRef S (instanceRef loop2_3__IDDR_inst))
                (portRef S (instanceRef loop2_4__IDDR_inst))
                (portRef S (instanceRef loop2_5__IDDR_inst))
                (portRef S (instanceRef loop2_6__IDDR_inst))
                (portRef S (instanceRef loop2_7__IDDR_inst))
                (portRef S (instanceRef loop2_8__IDDR_inst))
                (portRef S (instanceRef loop2_9__IDDR_inst))
                (portRef S (instanceRef loop2_10__IDDR_inst))
                (portRef S (instanceRef loop2_11__IDDR_inst))
                (portRef I (instanceRef gpio_2_OBUF))
                (portRef (member pldma_0_data_wr_pin 12) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 13) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 14) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 15) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 28) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 29) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 30) (instanceRef cpu0_i))
                (portRef (member pldma_0_data_wr_pin 31) (instanceRef cpu0_i))
              )
            )
            (net aempt_rd_INV_30_o
              (joined
                (portRef D (instanceRef rd_en_renamed_1))
                (portRef O (instanceRef aempt_rd_INV_30_o1_INV_0))
              )
            )
            (net (rename CONTROL0_35_ "CONTROL0<35>")
              (joined
                (portRef (member CONTROL 0) (instanceRef ila0))
                (portRef (member CONTROL0 0) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_34_ "CONTROL0<34>")
              (joined
                (portRef (member CONTROL 1) (instanceRef ila0))
                (portRef (member CONTROL0 1) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_33_ "CONTROL0<33>")
              (joined
                (portRef (member CONTROL 2) (instanceRef ila0))
                (portRef (member CONTROL0 2) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_32_ "CONTROL0<32>")
              (joined
                (portRef (member CONTROL 3) (instanceRef ila0))
                (portRef (member CONTROL0 3) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_31_ "CONTROL0<31>")
              (joined
                (portRef (member CONTROL 4) (instanceRef ila0))
                (portRef (member CONTROL0 4) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_30_ "CONTROL0<30>")
              (joined
                (portRef (member CONTROL 5) (instanceRef ila0))
                (portRef (member CONTROL0 5) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_29_ "CONTROL0<29>")
              (joined
                (portRef (member CONTROL 6) (instanceRef ila0))
                (portRef (member CONTROL0 6) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_28_ "CONTROL0<28>")
              (joined
                (portRef (member CONTROL 7) (instanceRef ila0))
                (portRef (member CONTROL0 7) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_27_ "CONTROL0<27>")
              (joined
                (portRef (member CONTROL 8) (instanceRef ila0))
                (portRef (member CONTROL0 8) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_26_ "CONTROL0<26>")
              (joined
                (portRef (member CONTROL 9) (instanceRef ila0))
                (portRef (member CONTROL0 9) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_25_ "CONTROL0<25>")
              (joined
                (portRef (member CONTROL 10) (instanceRef ila0))
                (portRef (member CONTROL0 10) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_24_ "CONTROL0<24>")
              (joined
                (portRef (member CONTROL 11) (instanceRef ila0))
                (portRef (member CONTROL0 11) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_23_ "CONTROL0<23>")
              (joined
                (portRef (member CONTROL 12) (instanceRef ila0))
                (portRef (member CONTROL0 12) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_22_ "CONTROL0<22>")
              (joined
                (portRef (member CONTROL 13) (instanceRef ila0))
                (portRef (member CONTROL0 13) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_21_ "CONTROL0<21>")
              (joined
                (portRef (member CONTROL 14) (instanceRef ila0))
                (portRef (member CONTROL0 14) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_20_ "CONTROL0<20>")
              (joined
                (portRef (member CONTROL 15) (instanceRef ila0))
                (portRef (member CONTROL0 15) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_19_ "CONTROL0<19>")
              (joined
                (portRef (member CONTROL 16) (instanceRef ila0))
                (portRef (member CONTROL0 16) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_18_ "CONTROL0<18>")
              (joined
                (portRef (member CONTROL 17) (instanceRef ila0))
                (portRef (member CONTROL0 17) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_17_ "CONTROL0<17>")
              (joined
                (portRef (member CONTROL 18) (instanceRef ila0))
                (portRef (member CONTROL0 18) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_16_ "CONTROL0<16>")
              (joined
                (portRef (member CONTROL 19) (instanceRef ila0))
                (portRef (member CONTROL0 19) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_15_ "CONTROL0<15>")
              (joined
                (portRef (member CONTROL 20) (instanceRef ila0))
                (portRef (member CONTROL0 20) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_14_ "CONTROL0<14>")
              (joined
                (portRef (member CONTROL 21) (instanceRef ila0))
                (portRef (member CONTROL0 21) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_13_ "CONTROL0<13>")
              (joined
                (portRef (member CONTROL 22) (instanceRef ila0))
                (portRef (member CONTROL0 22) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_12_ "CONTROL0<12>")
              (joined
                (portRef (member CONTROL 23) (instanceRef ila0))
                (portRef (member CONTROL0 23) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_11_ "CONTROL0<11>")
              (joined
                (portRef (member CONTROL 24) (instanceRef ila0))
                (portRef (member CONTROL0 24) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_10_ "CONTROL0<10>")
              (joined
                (portRef (member CONTROL 25) (instanceRef ila0))
                (portRef (member CONTROL0 25) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_9_ "CONTROL0<9>")
              (joined
                (portRef (member CONTROL 26) (instanceRef ila0))
                (portRef (member CONTROL0 26) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_8_ "CONTROL0<8>")
              (joined
                (portRef (member CONTROL 27) (instanceRef ila0))
                (portRef (member CONTROL0 27) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_7_ "CONTROL0<7>")
              (joined
                (portRef (member CONTROL 28) (instanceRef ila0))
                (portRef (member CONTROL0 28) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_6_ "CONTROL0<6>")
              (joined
                (portRef (member CONTROL 29) (instanceRef ila0))
                (portRef (member CONTROL0 29) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_5_ "CONTROL0<5>")
              (joined
                (portRef (member CONTROL 30) (instanceRef ila0))
                (portRef (member CONTROL0 30) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_4_ "CONTROL0<4>")
              (joined
                (portRef (member CONTROL 31) (instanceRef ila0))
                (portRef (member CONTROL0 31) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_3_ "CONTROL0<3>")
              (joined
                (portRef (member CONTROL 32) (instanceRef ila0))
                (portRef (member CONTROL0 32) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_2_ "CONTROL0<2>")
              (joined
                (portRef (member CONTROL 33) (instanceRef ila0))
                (portRef (member CONTROL0 33) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_1_ "CONTROL0<1>")
              (joined
                (portRef (member CONTROL 34) (instanceRef ila0))
                (portRef (member CONTROL0 34) (instanceRef icon0))
              )
            )
            (net (rename CONTROL0_0_ "CONTROL0<0>")
              (joined
                (portRef (member CONTROL 35) (instanceRef ila0))
                (portRef (member CONTROL0 35) (instanceRef icon0))
              )
            )
            (net wr_en
              (joined
                (portRef Q (instanceRef wr_en_renamed_0))
                (portRef pldma_0_wr_en_pin (instanceRef cpu0_i))
                (portRef (member TRIG0 59) (instanceRef ila0))
              )
            )
            (net txd_0_OBUF
              (joined
                (portRef Q (instanceRef loop1_0__ODDR_inst))
                (portRef I (instanceRef txd_0_OBUF_renamed_28))
              )
            )
            (net txd_1_OBUF
              (joined
                (portRef Q (instanceRef loop1_1__ODDR_inst))
                (portRef I (instanceRef txd_1_OBUF_renamed_27))
              )
            )
            (net txd_2_OBUF
              (joined
                (portRef Q (instanceRef loop1_2__ODDR_inst))
                (portRef I (instanceRef txd_2_OBUF_renamed_26))
              )
            )
            (net txd_3_OBUF
              (joined
                (portRef Q (instanceRef loop1_3__ODDR_inst))
                (portRef I (instanceRef txd_3_OBUF_renamed_25))
              )
            )
            (net txd_4_OBUF
              (joined
                (portRef Q (instanceRef loop1_4__ODDR_inst))
                (portRef I (instanceRef txd_4_OBUF_renamed_24))
              )
            )
            (net txd_5_OBUF
              (joined
                (portRef Q (instanceRef loop1_5__ODDR_inst))
                (portRef I (instanceRef txd_5_OBUF_renamed_23))
              )
            )
            (net txd_6_OBUF
              (joined
                (portRef Q (instanceRef loop1_6__ODDR_inst))
                (portRef I (instanceRef txd_6_OBUF_renamed_22))
              )
            )
            (net txd_7_OBUF
              (joined
                (portRef Q (instanceRef loop1_7__ODDR_inst))
                (portRef I (instanceRef txd_7_OBUF_renamed_21))
              )
            )
            (net txd_8_OBUF
              (joined
                (portRef Q (instanceRef loop1_8__ODDR_inst))
                (portRef I (instanceRef txd_8_OBUF_renamed_20))
              )
            )
            (net txd_9_OBUF
              (joined
                (portRef Q (instanceRef loop1_9__ODDR_inst))
                (portRef I (instanceRef txd_9_OBUF_renamed_19))
              )
            )
            (net txd_10_OBUF
              (joined
                (portRef Q (instanceRef loop1_10__ODDR_inst))
                (portRef I (instanceRef txd_10_OBUF_renamed_18))
              )
            )
            (net txd_11_OBUF
              (joined
                (portRef Q (instanceRef loop1_11__ODDR_inst))
                (portRef I (instanceRef txd_11_OBUF_renamed_17))
              )
            )
            (net rd_en
              (joined
                (portRef Q (instanceRef rd_en_renamed_1))
                (portRef pldma_mrd_0_rd_en_pin (instanceRef cpu0_i))
                (portRef (member TRIG0 58) (instanceRef ila0))
              )
            )
            (net LOCKED2_inv
              (joined
                (portRef CLR (instanceRef wr_en_renamed_0))
                (portRef CLR (instanceRef data_wr_4))
                (portRef CLR (instanceRef data_wr_5))
                (portRef CLR (instanceRef data_wr_6))
                (portRef CLR (instanceRef data_wr_7))
                (portRef CLR (instanceRef data_wr_8))
                (portRef CLR (instanceRef data_wr_9))
                (portRef CLR (instanceRef data_wr_10))
                (portRef CLR (instanceRef data_wr_11))
                (portRef CLR (instanceRef data_wr_12))
                (portRef CLR (instanceRef data_wr_13))
                (portRef CLR (instanceRef data_wr_14))
                (portRef CLR (instanceRef data_wr_15))
                (portRef CLR (instanceRef data_wr_20))
                (portRef CLR (instanceRef data_wr_21))
                (portRef CLR (instanceRef data_wr_22))
                (portRef CLR (instanceRef data_wr_23))
                (portRef CLR (instanceRef data_wr_24))
                (portRef CLR (instanceRef data_wr_25))
                (portRef CLR (instanceRef data_wr_26))
                (portRef CLR (instanceRef data_wr_27))
                (portRef CLR (instanceRef data_wr_28))
                (portRef CLR (instanceRef data_wr_29))
                (portRef CLR (instanceRef data_wr_30))
                (portRef CLR (instanceRef data_wr_31))
                (portRef R (instanceRef loop2_0__IDDR_inst))
                (portRef R (instanceRef loop2_1__IDDR_inst))
                (portRef R (instanceRef loop2_2__IDDR_inst))
                (portRef R (instanceRef loop2_3__IDDR_inst))
                (portRef R (instanceRef loop2_4__IDDR_inst))
                (portRef R (instanceRef loop2_5__IDDR_inst))
                (portRef R (instanceRef loop2_6__IDDR_inst))
                (portRef R (instanceRef loop2_7__IDDR_inst))
                (portRef R (instanceRef loop2_8__IDDR_inst))
                (portRef R (instanceRef loop2_9__IDDR_inst))
                (portRef R (instanceRef loop2_10__IDDR_inst))
                (portRef R (instanceRef loop2_11__IDDR_inst))
                (portRef O (instanceRef LOCKED2_inv1_INV_0))
              )
            )
            (net LOCKED1_inv
              (joined
                (portRef CLR (instanceRef rd_en_renamed_1))
                (portRef R (instanceRef loop1_0__ODDR_inst))
                (portRef R (instanceRef loop1_1__ODDR_inst))
                (portRef R (instanceRef loop1_2__ODDR_inst))
                (portRef R (instanceRef loop1_3__ODDR_inst))
                (portRef R (instanceRef loop1_4__ODDR_inst))
                (portRef R (instanceRef loop1_5__ODDR_inst))
                (portRef R (instanceRef loop1_6__ODDR_inst))
                (portRef R (instanceRef loop1_7__ODDR_inst))
                (portRef R (instanceRef loop1_8__ODDR_inst))
                (portRef R (instanceRef loop1_9__ODDR_inst))
                (portRef R (instanceRef loop1_10__ODDR_inst))
                (portRef R (instanceRef loop1_11__ODDR_inst))
                (portRef O (instanceRef LOCKED1_inv1_INV_0))
              )
            )
            (net afull_wr_inv
              (joined
                (portRef CE (instanceRef data_wr_4))
                (portRef CE (instanceRef data_wr_5))
                (portRef CE (instanceRef data_wr_6))
                (portRef CE (instanceRef data_wr_7))
                (portRef CE (instanceRef data_wr_8))
                (portRef CE (instanceRef data_wr_9))
                (portRef CE (instanceRef data_wr_10))
                (portRef CE (instanceRef data_wr_11))
                (portRef CE (instanceRef data_wr_12))
                (portRef CE (instanceRef data_wr_13))
                (portRef CE (instanceRef data_wr_14))
                (portRef CE (instanceRef data_wr_15))
                (portRef CE (instanceRef data_wr_20))
                (portRef CE (instanceRef data_wr_21))
                (portRef CE (instanceRef data_wr_22))
                (portRef CE (instanceRef data_wr_23))
                (portRef CE (instanceRef data_wr_24))
                (portRef CE (instanceRef data_wr_25))
                (portRef CE (instanceRef data_wr_26))
                (portRef CE (instanceRef data_wr_27))
                (portRef CE (instanceRef data_wr_28))
                (portRef CE (instanceRef data_wr_29))
                (portRef CE (instanceRef data_wr_30))
                (portRef CE (instanceRef data_wr_31))
                (portRef D (instanceRef wr_en_renamed_0))
                (portRef O (instanceRef afull_wr_inv1_INV_0))
              )
            )
            (net N2
              (joined
                (portRef CB (instanceRef loop2_0__IDDR_inst))
                (portRef CB (instanceRef loop2_9__IDDR_inst))
                (portRef CB (instanceRef loop2_8__IDDR_inst))
                (portRef CB (instanceRef loop2_7__IDDR_inst))
                (portRef CB (instanceRef loop2_6__IDDR_inst))
                (portRef CB (instanceRef loop2_5__IDDR_inst))
                (portRef CB (instanceRef loop2_4__IDDR_inst))
                (portRef CB (instanceRef loop2_3__IDDR_inst))
                (portRef CB (instanceRef loop2_2__IDDR_inst))
                (portRef CB (instanceRef loop2_11__IDDR_inst))
                (portRef CB (instanceRef loop2_10__IDDR_inst))
                (portRef CB (instanceRef loop2_1__IDDR_inst))
                (portRef O (instanceRef N21_INV_0))
              )
            )
            (net (rename rxd_11_ "rxd<11>")
              (joined
                (portRef (member rxd 0))
                (portRef I (instanceRef rxd_11_IBUF_renamed_2))
              )
            )
            (net (rename rxd_10_ "rxd<10>")
              (joined
                (portRef (member rxd 1))
                (portRef I (instanceRef rxd_10_IBUF_renamed_3))
              )
            )
            (net (rename rxd_9_ "rxd<9>")
              (joined
                (portRef (member rxd 2))
                (portRef I (instanceRef rxd_9_IBUF_renamed_4))
              )
            )
            (net (rename rxd_8_ "rxd<8>")
              (joined
                (portRef (member rxd 3))
                (portRef I (instanceRef rxd_8_IBUF_renamed_5))
              )
            )
            (net (rename rxd_7_ "rxd<7>")
              (joined
                (portRef (member rxd 4))
                (portRef I (instanceRef rxd_7_IBUF_renamed_6))
              )
            )
            (net (rename rxd_6_ "rxd<6>")
              (joined
                (portRef (member rxd 5))
                (portRef I (instanceRef rxd_6_IBUF_renamed_7))
              )
            )
            (net (rename rxd_5_ "rxd<5>")
              (joined
                (portRef (member rxd 6))
                (portRef I (instanceRef rxd_5_IBUF_renamed_8))
              )
            )
            (net (rename rxd_4_ "rxd<4>")
              (joined
                (portRef (member rxd 7))
                (portRef I (instanceRef rxd_4_IBUF_renamed_9))
              )
            )
            (net (rename rxd_3_ "rxd<3>")
              (joined
                (portRef (member rxd 8))
                (portRef I (instanceRef rxd_3_IBUF_renamed_10))
              )
            )
            (net (rename rxd_2_ "rxd<2>")
              (joined
                (portRef (member rxd 9))
                (portRef I (instanceRef rxd_2_IBUF_renamed_11))
              )
            )
            (net (rename rxd_1_ "rxd<1>")
              (joined
                (portRef (member rxd 10))
                (portRef I (instanceRef rxd_1_IBUF_renamed_12))
              )
            )
            (net (rename rxd_0_ "rxd<0>")
              (joined
                (portRef (member rxd 11))
                (portRef I (instanceRef rxd_0_IBUF_renamed_13))
              )
            )
            (net rxiqsel
              (joined
                (portRef rxiqsel)
                (portRef I (instanceRef rxiqsel_IBUFG_renamed_14))
              )
            )
            (net txclk
              (joined
                (portRef txclk)
                (portRef I (instanceRef txclk_IBUFG_renamed_15))
              )
            )
            (net spi_miso
              (joined
                (portRef spi_miso)
                (portRef I (instanceRef spi_miso_IBUF_renamed_16))
              )
            )
            (net (rename txd_11_ "txd<11>")
              (joined
                (portRef (member txd 0))
                (portRef O (instanceRef txd_11_OBUF_renamed_17))
              )
            )
            (net (rename txd_10_ "txd<10>")
              (joined
                (portRef (member txd 1))
                (portRef O (instanceRef txd_10_OBUF_renamed_18))
              )
            )
            (net (rename txd_9_ "txd<9>")
              (joined
                (portRef (member txd 2))
                (portRef O (instanceRef txd_9_OBUF_renamed_19))
              )
            )
            (net (rename txd_8_ "txd<8>")
              (joined
                (portRef (member txd 3))
                (portRef O (instanceRef txd_8_OBUF_renamed_20))
              )
            )
            (net (rename txd_7_ "txd<7>")
              (joined
                (portRef (member txd 4))
                (portRef O (instanceRef txd_7_OBUF_renamed_21))
              )
            )
            (net (rename txd_6_ "txd<6>")
              (joined
                (portRef (member txd 5))
                (portRef O (instanceRef txd_6_OBUF_renamed_22))
              )
            )
            (net (rename txd_5_ "txd<5>")
              (joined
                (portRef (member txd 6))
                (portRef O (instanceRef txd_5_OBUF_renamed_23))
              )
            )
            (net (rename txd_4_ "txd<4>")
              (joined
                (portRef (member txd 7))
                (portRef O (instanceRef txd_4_OBUF_renamed_24))
              )
            )
            (net (rename txd_3_ "txd<3>")
              (joined
                (portRef (member txd 8))
                (portRef O (instanceRef txd_3_OBUF_renamed_25))
              )
            )
            (net (rename txd_2_ "txd<2>")
              (joined
                (portRef (member txd 9))
                (portRef O (instanceRef txd_2_OBUF_renamed_26))
              )
            )
            (net (rename txd_1_ "txd<1>")
              (joined
                (portRef (member txd 10))
                (portRef O (instanceRef txd_1_OBUF_renamed_27))
              )
            )
            (net (rename txd_0_ "txd<0>")
              (joined
                (portRef (member txd 11))
                (portRef O (instanceRef txd_0_OBUF_renamed_28))
              )
            )
            (net (rename hdmi_data_pin_15_ "hdmi_data_pin<15>")
              (joined
                (portRef (member hdmi_data_pin 0))
                (portRef O (instanceRef hdmi_data_pin_15_OBUF_renamed_29))
              )
            )
            (net (rename hdmi_data_pin_14_ "hdmi_data_pin<14>")
              (joined
                (portRef (member hdmi_data_pin 1))
                (portRef O (instanceRef hdmi_data_pin_14_OBUF_renamed_30))
              )
            )
            (net (rename hdmi_data_pin_13_ "hdmi_data_pin<13>")
              (joined
                (portRef (member hdmi_data_pin 2))
                (portRef O (instanceRef hdmi_data_pin_13_OBUF_renamed_31))
              )
            )
            (net (rename hdmi_data_pin_12_ "hdmi_data_pin<12>")
              (joined
                (portRef (member hdmi_data_pin 3))
                (portRef O (instanceRef hdmi_data_pin_12_OBUF_renamed_32))
              )
            )
            (net (rename hdmi_data_pin_11_ "hdmi_data_pin<11>")
              (joined
                (portRef (member hdmi_data_pin 4))
                (portRef O (instanceRef hdmi_data_pin_11_OBUF_renamed_33))
              )
            )
            (net (rename hdmi_data_pin_10_ "hdmi_data_pin<10>")
              (joined
                (portRef (member hdmi_data_pin 5))
                (portRef O (instanceRef hdmi_data_pin_10_OBUF_renamed_34))
              )
            )
            (net (rename hdmi_data_pin_9_ "hdmi_data_pin<9>")
              (joined
                (portRef (member hdmi_data_pin 6))
                (portRef O (instanceRef hdmi_data_pin_9_OBUF_renamed_35))
              )
            )
            (net (rename hdmi_data_pin_8_ "hdmi_data_pin<8>")
              (joined
                (portRef (member hdmi_data_pin 7))
                (portRef O (instanceRef hdmi_data_pin_8_OBUF_renamed_36))
              )
            )
            (net (rename hdmi_data_pin_7_ "hdmi_data_pin<7>")
              (joined
                (portRef (member hdmi_data_pin 8))
                (portRef O (instanceRef hdmi_data_pin_7_OBUF_renamed_37))
              )
            )
            (net (rename hdmi_data_pin_6_ "hdmi_data_pin<6>")
              (joined
                (portRef (member hdmi_data_pin 9))
                (portRef O (instanceRef hdmi_data_pin_6_OBUF_renamed_38))
              )
            )
            (net (rename hdmi_data_pin_5_ "hdmi_data_pin<5>")
              (joined
                (portRef (member hdmi_data_pin 10))
                (portRef O (instanceRef hdmi_data_pin_5_OBUF_renamed_39))
              )
            )
            (net (rename hdmi_data_pin_4_ "hdmi_data_pin<4>")
              (joined
                (portRef (member hdmi_data_pin 11))
                (portRef O (instanceRef hdmi_data_pin_4_OBUF_renamed_40))
              )
            )
            (net (rename hdmi_data_pin_3_ "hdmi_data_pin<3>")
              (joined
                (portRef (member hdmi_data_pin 12))
                (portRef O (instanceRef hdmi_data_pin_3_OBUF_renamed_41))
              )
            )
            (net (rename hdmi_data_pin_2_ "hdmi_data_pin<2>")
              (joined
                (portRef (member hdmi_data_pin 13))
                (portRef O (instanceRef hdmi_data_pin_2_OBUF_renamed_42))
              )
            )
            (net (rename hdmi_data_pin_1_ "hdmi_data_pin<1>")
              (joined
                (portRef (member hdmi_data_pin 14))
                (portRef O (instanceRef hdmi_data_pin_1_OBUF_renamed_43))
              )
            )
            (net (rename hdmi_data_pin_0_ "hdmi_data_pin<0>")
              (joined
                (portRef (member hdmi_data_pin 15))
                (portRef O (instanceRef hdmi_data_pin_0_OBUF_renamed_44))
              )
            )
            (net (rename gpio_2_ "gpio<2>")
              (joined
                (portRef (member gpio 0))
                (portRef O (instanceRef gpio_2_OBUF))
              )
            )
            (net (rename gpio_1_ "gpio<1>")
              (joined
                (portRef (member gpio 1))
                (portRef O (instanceRef gpio_1_OBUF))
              )
            )
            (net (rename gpio_0_ "gpio<0>")
              (joined
                (portRef (member gpio 2))
                (portRef O (instanceRef gpio_0_OBUF))
              )
            )
            (net rxen
              (joined
                (portRef rxen)
                (portRef O (instanceRef rxen_OBUF))
              )
            )
            (net txiqsel
              (joined
                (portRef txiqsel)
                (portRef O (instanceRef txiqsel_OBUF_renamed_45))
              )
            )
            (net txen
              (joined
                (portRef txen)
                (portRef O (instanceRef txen_OBUF))
              )
            )
            (net rf_reset
              (joined
                (portRef rf_reset)
                (portRef O (instanceRef rf_reset_OBUF_renamed_46))
              )
            )
            (net spi_clk
              (joined
                (portRef spi_clk)
                (portRef O (instanceRef spi_clk_OBUF_renamed_47))
              )
            )
            (net spi_mosi
              (joined
                (portRef spi_mosi)
                (portRef O (instanceRef spi_mosi_OBUF_renamed_48))
              )
            )
            (net spi_cs
              (joined
                (portRef spi_cs)
                (portRef O (instanceRef spi_cs_OBUF_renamed_49))
              )
            )
            (net hdmi_clk_pin
              (joined
                (portRef hdmi_clk_pin)
                (portRef O (instanceRef hdmi_clk_pin_OBUF_renamed_50))
              )
            )
            (net hdmi_vsync_pin
              (joined
                (portRef hdmi_vsync_pin)
                (portRef O (instanceRef hdmi_vsync_pin_OBUF_renamed_51))
              )
            )
            (net hdmi_hsync_pin
              (joined
                (portRef hdmi_hsync_pin)
                (portRef O (instanceRef hdmi_hsync_pin_OBUF_renamed_52))
              )
            )
            (net hdmi_data_e_pin
              (joined
                (portRef hdmi_data_e_pin)
                (portRef O (instanceRef hdmi_data_e_pin_OBUF_renamed_53))
              )
            )
            (net N16
              (joined
              )
            )
            (net N17
              (joined
              )
            )
          )
      )
    )
  )

  (design dma_demo
    (cellRef dma_demo
      (libraryRef dma_demo_lib)
    )
    (property PART (string "xc7z010clg400-1") (owner "Xilinx"))
  )
)

