==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'.
INFO: [HLS 200-10] Setting target device to 'xc7z010i-clg225-1L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/BMM_fonctions.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 604 ; free virtual = 8231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 604 ; free virtual = 8231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 607 ; free virtual = 8204
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 608 ; free virtual = 8209
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ii_loop' (src/BMM_fonctions.c:35) in function 'multiply_block' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'jj_loop' (src/BMM_fonctions.c:36) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'kk_loop' (src/BMM_fonctions.c:37) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 588 ; free virtual = 8191
INFO: [XFORM 203-541] Flattening a loop nest 'k_loop' (src/BMM_fonctions.c:32:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_loop' (src/BMM_fonctions.c:31:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_loop' (src/BMM_fonctions.c:30:29) in function 'multiply_block'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 577 ; free virtual = 8183
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_block' ...
WARNING: [SYN 201-107] Renaming port name 'multiply_block/INPUT' to 'multiply_block/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'multiply_block/OUTPUT' to 'multiply_block/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'multiply_block_label0'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'INPUT_r' (src/BMM_fonctions.c:21) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'multiply_block_label1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'INPUT_r' (src/BMM_fonctions.c:23) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'multiply_block_label2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'OUTPUT_r' (src/BMM_fonctions.c:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'i_loop_k_loop_ii_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_32_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mB_load_11', src/BMM_fonctions.c:32) on array 'mB', src/BMM_fonctions.c:18 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.19 seconds; current allocated memory: 98.835 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 103.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/out_mC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_block' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_mA', 'in_mB' and 'out_mC' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_block'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'.
INFO: [HLS 200-10] Setting target device to 'xc7z010i-clg225-1L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/BMM_fonctions.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 1011 ; free virtual = 8520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 1011 ; free virtual = 8520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 977 ; free virtual = 8592
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 986 ; free virtual = 8594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ii_loop' (src/BMM_fonctions.c:35) in function 'multiply_block' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label0' (src/BMM_fonctions.c:21) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label1' (src/BMM_fonctions.c:23) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label2' (src/BMM_fonctions.c:25) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'jj_loop' (src/BMM_fonctions.c:36) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'kk_loop' (src/BMM_fonctions.c:37) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label5' (src/BMM_fonctions.c:46) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 964 ; free virtual = 8598
INFO: [XFORM 203-541] Flattening a loop nest 'k_loop' (src/BMM_fonctions.c:32:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_loop' (src/BMM_fonctions.c:31:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_loop' (src/BMM_fonctions.c:30:29) in function 'multiply_block'.
INFO: [XFORM 203-811] Inferring bus burst read of length 256 on port 'OUTPUT' (src/BMM_fonctions.c:25:9).
INFO: [XFORM 203-811] Inferring bus burst write of length 256 on port 'OUTPUT' (src/BMM_fonctions.c:46:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 900.230 ; gain = 192.000 ; free physical = 1008 ; free virtual = 8378
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_block' ...
WARNING: [SYN 201-107] Renaming port name 'multiply_block/INPUT' to 'multiply_block/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'multiply_block/OUTPUT' to 'multiply_block/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop_k_loop_ii_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_256_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_256', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_256_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_256', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_256_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_256', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_256_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_256', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mB_load_11', src/BMM_fonctions.c:38) on array 'mB', src/BMM_fonctions.c:18 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 144.03 seconds; current allocated memory: 245.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28.59 seconds; current allocated memory: 278.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/out_mC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_block' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_mA', 'in_mB' and 'out_mC' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_block'.
INFO: [HLS 200-111]  Elapsed time: 20.08 seconds; current allocated memory: 345.543 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_block_mA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_block_mB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:00 ; elapsed = 00:05:46 . Memory (MB): peak = 1301.320 ; gain = 593.090 ; free physical = 338 ; free virtual = 7711
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'.
INFO: [HLS 200-10] Setting target device to 'xc7z010i-clg225-1L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/BMM_fonctions.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 905 ; free virtual = 8673
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 905 ; free virtual = 8673
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 886 ; free virtual = 8673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 886 ; free virtual = 8673
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ii_loop' (src/BMM_fonctions.c:35) in function 'multiply_block' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label0' (src/BMM_fonctions.c:21) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label1' (src/BMM_fonctions.c:23) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'multiply_block_label2' (src/BMM_fonctions.c:25) in function 'multiply_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'jj_loop' (src/BMM_fonctions.c:36) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'kk_loop' (src/BMM_fonctions.c:37) in function 'multiply_block' completely with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 836.230 ; gain = 128.000 ; free physical = 837 ; free virtual = 8654
INFO: [XFORM 203-541] Flattening a loop nest 'k_loop' (src/BMM_fonctions.c:32:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_loop' (src/BMM_fonctions.c:31:29) in function 'multiply_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_loop' (src/BMM_fonctions.c:30:29) in function 'multiply_block'.
INFO: [XFORM 203-811] Inferring bus burst read of length 256 on port 'OUTPUT' (src/BMM_fonctions.c:25:9).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 900.230 ; gain = 192.000 ; free physical = 664 ; free virtual = 8639
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_block' ...
WARNING: [SYN 201-107] Renaming port name 'multiply_block/INPUT' to 'multiply_block/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'multiply_block/OUTPUT' to 'multiply_block/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop_k_loop_ii_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_272_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_272_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_272_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_block' (Loop: i_loop_k_loop_ii_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1)
   between 'store' operation ('mC_addr_272_write_ln38', src/BMM_fonctions.c:38) of variable 'tmp_1_0_3', src/BMM_fonctions.c:38 on array 'mC', src/BMM_fonctions.c:19 and 'load' operation ('mC_load_16', src/BMM_fonctions.c:38) on array 'mC', src/BMM_fonctions.c:19.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mB_load_11', src/BMM_fonctions.c:38) on array 'mB', src/BMM_fonctions.c:18 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.88 seconds; current allocated memory: 151.489 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 27.37 seconds; current allocated memory: 180.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/in_mB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_block/out_mC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_block' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_mA', 'in_mB' and 'out_mC' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_block'.
INFO: [HLS 200-111]  Elapsed time: 12.25 seconds; current allocated memory: 237.954 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_block_mA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_block_mB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:02:10 . Memory (MB): peak = 1052.250 ; gain = 344.020 ; free physical = 301 ; free virtual = 8416
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_block.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
