Real time: Nov/23/2014 02:08:36

Profiler Stats
--------------
Elapsed_time_in_seconds: 2354
Elapsed_time_in_minutes: 39.2333
Elapsed_time_in_hours: 0.653889
Elapsed_time_in_days: 0.0272454

Virtual_time_in_seconds: 2350.12
Virtual_time_in_minutes: 39.1687
Virtual_time_in_hours:   0.652811
Virtual_time_in_days:    0.652811

Ruby_current_time: 119146528
Ruby_start_time: 1
Ruby_cycles: 119146527

mbytes_resident: 3227.23
mbytes_total: 3271.22
resident_ratio: 0.986552

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.19147e+08 [ 1.19147e+08 1.19147e+08 1.19147e+08 1.19147e+08 1.19147e+08 1.19147e+08 1.19147e+08 1.19147e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 95473
  L1D_cache_total_misses: 90602	(94.898%)
  L1D_cache_total_demand_misses: 90602
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 90602
  L1D_cache_misses_per_instruction: 90602
  L1D_cache_instructions_per_misses: 1.10373e-05

  L1D_cache_request_type_LD:   50992	(53.4099)%
  L1D_cache_request_type_ST:   44481	(46.5901)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 95473 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 95473 ]

  L1D_cache_miss_type_LD:   47839	(52.8013)%
  L1D_cache_miss_type_ST:   42763	(47.1987)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21218554
  L1T_cache_total_misses: 1682296	(7.92842%)
  L1T_cache_total_demand_misses: 1682296
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.6823e+06
  L1T_cache_misses_per_instruction: 1.6823e+06
  L1T_cache_instructions_per_misses: 5.94426e-07

  L1T_cache_request_type_LD:   15026726	(70.8188)%
  L1T_cache_request_type_ST:   6191828	(29.1812)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21218554 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21218554 ]

  L1T_cache_miss_type_LD:   456463	(27.1333)%
  L1T_cache_miss_type_ST:   1225833	(72.8667)%

L2_cache cache stats: 
  L2_cache_total_requests: 156731
  L2_cache_total_misses: 47620	(30.3833%)
  L2_cache_total_demand_misses: 47620
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 47620
  L2_cache_misses_per_instruction: 47620
  L2_cache_instructions_per_misses: 2.09996e-05

  L2_cache_request_type_LD:   47839	(30.523)%
  L2_cache_request_type_ST:   108892	(69.477)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 156731 average:     8 | standard deviation: 0 | 0 0 0 0 156731 ]

  L2_cache_miss_type_LD:   9575	(20.1071)%
  L2_cache_miss_type_ST:   38045	(79.8929)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 6648291
  L2T_cache_total_misses: 66129	(0.994677%)
  L2T_cache_total_demand_misses: 66129
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 66129
  L2T_cache_misses_per_instruction: 66129
  L2T_cache_instructions_per_misses: 1.5122e-05

  L2T_cache_request_type_LD:   456463	(6.86587)%
  L2T_cache_request_type_ST:   6191828	(93.1341)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 6648291 average: 30.3522 | standard deviation: 6.06895 | 0 0 0 0 456463 0 6191828 ]

  L2T_cache_miss_type_LD:   34071	(51.522)%
  L2T_cache_miss_type_ST:   32058	(48.478)%


TBE Queries: 6942555
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:850  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 124 count: 6942555 average: 1.84909 | standard deviation: 6.70422 | 6765350 78269 12367 9415 8347 7595 5635 4800 3745 3084 2692 2477 2148 2104 2114 2153 1780 1685 1820 2022 2289 2602 2944 2999 2559 2565 2502 2107 1458 545 348 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 21314027 average: 3.16052 | standard deviation: 2.1372 | 2483635 11216173 6734754 834729 3517 1564 1566 1564 1577 1577 1736 1752 1566 1544 1548 1552 1630 1619 1699 1161 926 904 858 847 852 852 876 939 1009 1229 2081 3725 2309 157 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 2504 count: 21314027 average: 13.827 | standard deviation: 31.4146 | 14575132 5896060 685213 21327 13437 151 163 36213 3290 1158 1084 1016 1012 1020 1216 1022 1109 1086 3634 8329 1416 8269 21373 2288 1436 1361 1193 1041 1031 1064 1065 1072 1192 1219 1340 1391 1296 1107 1077 1009 992 980 938 830 696 632 525 423 341 284 235 199 178 148 114 101 61 58 31 19 23 61 73 80 31 36 21 14 26 11 19 2 5 25 18 38 17 18 25 8 4 3 17 18 13 17 11 6 4 18 23 15 9 10 22 13 3 14 6 5 7 15 19 6 5 4 2 8 8 20 13 37 19 26 5 3 10 13 32 5 3 13 6 33 10 15 13 0 0 1 0 5 2 1 15 0 0 1 2 2 25 33 9 1 2 0 2 1 11 6 7 4 4 6 19 19 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 2471 count: 15077718 average: 5.49142 | standard deviation: 16.6222 | 15065904 10131 469 522 236 158 128 151 14 5 ]
miss_latency_ST: [binsize: 256 max: 2504 count: 6236309 average: 33.9803 | standard deviation: 46.1597 | 6172610 46636 15178 1484 78 45 44 55 83 96 ]
miss_latency_L1Cache: [binsize: 16 max: 2027 count: 50839 average: 140.562 | standard deviation: 206.806 | 3026 0 9 21293 13337 13 2 1105 177 186 9 9 13 33 23 23 20 87 2426 7157 31 19 14 26 25 45 55 34 29 16 21 21 32 20 36 23 13 25 33 28 37 23 41 22 29 17 23 21 8 14 19 31 32 31 45 39 27 39 6 15 15 51 48 79 29 35 20 10 11 2 3 1 5 23 16 36 13 8 6 4 3 2 10 12 7 6 2 5 4 18 23 15 9 6 10 13 3 14 5 4 6 11 5 5 4 4 2 5 4 9 9 37 19 24 3 1 7 4 7 5 2 13 6 28 7 11 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 2504 count: 21263188 average: 13.524 | standard deviation: 29.1288 | 14572106 5896060 685204 34 100 138 161 35108 3113 972 1075 1007 999 987 1193 999 1089 999 1208 1172 1385 8250 21359 2262 1411 1316 1138 1007 1002 1048 1044 1051 1160 1199 1304 1368 1283 1082 1044 981 955 957 897 808 667 615 502 402 333 270 216 168 146 117 69 62 34 19 25 4 8 10 25 1 2 1 1 4 15 9 16 1 0 2 2 2 4 10 19 4 1 1 7 6 6 11 9 1 0 0 0 0 0 4 12 0 0 0 1 1 1 4 14 1 1 0 0 3 4 11 4 0 0 2 2 2 3 9 25 0 1 0 0 5 3 4 11 0 0 1 0 5 2 1 15 0 0 1 2 2 25 33 9 1 2 0 2 1 11 6 7 4 4 6 19 19 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 21314027 average: 3.16052 | standard deviation: 2.1372 | 2483635 11216173 6734754 834729 3517 1564 1566 1564 1577 1577 1736 1752 1566 1544 1548 1552 1630 1619 1699 1161 926 904 858 847 852 852 876 939 1009 1229 2081 3725 2309 157 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.45091 | standard deviation: 1.65556 | 0 43 46 46 68 34 32 6 ]
Sequencer_1: [binsize: 2 max: 67 count: 95198 average: 17.2678 | standard deviation: 21.3702 | 44117 4759 1935 1602 1585 1553 1564 1562 1575 1575 1736 1752 1566 1544 1548 1552 1630 1619 1699 1161 926 904 858 847 852 852 876 939 1009 1229 2081 3725 2309 157 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8819532 average: 3.40099 | standard deviation: 1.24205 | 0 393574 1503235 3433851 1825151 1036093 581492 45560 572 4 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101750 average: 1.00202 | standard deviation: 0.149299 | 0 101713 16 3 1 1 1 2 1 1 1 2 1 1 1 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102009 average: 1.00549 | standard deviation: 0.0772666 | 0 101469 526 8 6 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12195263 average: 2.91252 | standard deviation: 1.25201 | 0 1842719 2921801 3351882 2833681 1037784 199866 6168 1312 42 5 3 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 834 count: 631722 average: 53.8034 | standard deviation: 91.6156 | 495574 51609 16616 11443 9125 6780 5023 4478 3788 3726 3521 2984 3162 2982 2534 2025 1763 1798 1450 853 253 142 60 22 6 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 504 count: 260958 average: 34.5745 | standard deviation: 34.0531 | 69 201488 27230 8769 5214 3851 3220 2688 2211 1871 1345 784 530 357 276 168 148 112 95 105 95 64 45 23 30 30 39 46 32 10 11 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 32 max: 834 count: 370764 average: 67.3374 | standard deviation: 114.199 | 294017 15610 7551 5535 5043 4651 4136 4034 3528 3526 3362 2916 3102 2897 2492 2012 1763 1798 1450 853 253 142 60 22 6 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 35703 average: 18.9854 | standard deviation: 0.401247 | 0 0 0 0 0 0 0 0 0 55 2 0 0 0 0 0 0 0 0 35624 0 21 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 504 count: 225255 average: 37.0454 | standard deviation: 36.0384 | 12 165842 27230 8769 5214 3851 3220 2688 2211 1871 1345 784 530 357 276 168 148 112 95 105 95 64 45 23 30 30 39 46 32 10 11 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2314
system_time: 35
page_reclaims: 826319
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 504

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 238100
L2_TO_L2T_MSG = 35497
L2_DATA_GX = 53740
L2T_TO_L1T_DATA = 1825852
L1_DATA_GX = 5
L2_TO_L2T_ACK = 35503
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 399230
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 1876
L1_MSG = 0
L2_COHMSG_FWD = 35696
L1_DATA_F = 30
L1_DATA_PX = 425780
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 7
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 54417
L2_ATOMIC = 0
L2_TO_L2T_DATA = 330645
L1_DATA = 0
L1_COHMSG = 316348
L1_COHMSG_INVACK = 1
L1T_TO_L2T_MSG = 456463
----------------------
total_flits_messages = 35168330
----------------------

DMA = 254195
DATA_GX_OW = 171048
DATA_PX_C = 340624
DATA_PX_D = 85156
DATA_GX_C = 42762
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.20364 | standard deviation: 1.10902 | 0 98 71 58 48 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:95198 full:0 size:[binsize: 2 max: 64 count: 95198 average: 11.4501 | standard deviation: 16.5203 | 51786 5498 2758 2033 1848 1763 1726 1692 1664 1631 1581 1530 1471 1441 1407 1400 1400 1399 1333 882 752 752 752 752 753 752 752 748 703 649 636 636 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=8016773 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406655 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407722 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=16392625 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=268080 [L2TCache]=0 [L2Cache]=3102 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=6156509 [L2TCache]=0 [L2Cache]=224 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=928570 [L2TCache]=0 [L2Cache]=92726 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=664521 [L2TCache]=0 [L2Cache]=202143 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2064 [L2Cache]=0 [L1Cache]=6220 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=88 [L2Cache]=0 [L1Cache]=554 [Directory]=49 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=57843 [L2Cache]=0 [L1Cache]=206704 [Directory]=19912 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=163199 [L2Cache]=0 [L1Cache]=329612 [Directory]=27654 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=83 [L2Cache]=98 [L1Cache]=15 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=178368 [L2Cache]=445712 [L1Cache]=21 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59515 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59535 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00944048 flits/cycle
total_flits_on_link = 74236789
-------------
Total VC Load [0] = 448618 flits
Total VC Load [1] = 436036 flits
Total VC Load [2] = 411715 flits
Total VC Load [3] = 400149 flits
Total VC Load [4] = 72134 flits
Total VC Load [5] = 71450 flits
Total VC Load [6] = 70961 flits
Total VC Load [7] = 70141 flits
Total VC Load [8] = 41699 flits
Total VC Load [9] = 41651 flits
Total VC Load [10] = 41696 flits
Total VC Load [11] = 41624 flits
Total VC Load [12] = 1267055 flits
Total VC Load [13] = 1253359 flits
Total VC Load [14] = 1242556 flits
Total VC Load [15] = 1216250 flits
Total VC Load [16] = 157000 flits
Total VC Load [17] = 156897 flits
Total VC Load [18] = 156539 flits
Total VC Load [19] = 156349 flits
Total VC Load [20] = 12612314 flits
Total VC Load [21] = 12610896 flits
Total VC Load [22] = 12613602 flits
Total VC Load [23] = 12610738 flits
Total VC Load [24] = 4006789 flits
Total VC Load [25] = 4009443 flits
Total VC Load [26] = 4008003 flits
Total VC Load [27] = 4011125 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00376526 flits/cycle 
Average VC Load [1] = 0.00365966 flits/cycle 
Average VC Load [2] = 0.00345554 flits/cycle 
Average VC Load [3] = 0.00335846 flits/cycle 
Average VC Load [4] = 0.000605423 flits/cycle 
Average VC Load [5] = 0.000599682 flits/cycle 
Average VC Load [6] = 0.000595578 flits/cycle 
Average VC Load [7] = 0.000588695 flits/cycle 
Average VC Load [8] = 0.000349981 flits/cycle 
Average VC Load [9] = 0.000349578 flits/cycle 
Average VC Load [10] = 0.000349956 flits/cycle 
Average VC Load [11] = 0.000349351 flits/cycle 
Average VC Load [12] = 0.0106344 flits/cycle 
Average VC Load [13] = 0.0105195 flits/cycle 
Average VC Load [14] = 0.0104288 flits/cycle 
Average VC Load [15] = 0.010208 flits/cycle 
Average VC Load [16] = 0.00131771 flits/cycle 
Average VC Load [17] = 0.00131684 flits/cycle 
Average VC Load [18] = 0.00131384 flits/cycle 
Average VC Load [19] = 0.00131224 flits/cycle 
Average VC Load [20] = 0.105855 flits/cycle 
Average VC Load [21] = 0.105844 flits/cycle 
Average VC Load [22] = 0.105866 flits/cycle 
Average VC Load [23] = 0.105842 flits/cycle 
Average VC Load [24] = 0.0336291 flits/cycle 
Average VC Load [25] = 0.0336514 flits/cycle 
Average VC Load [26] = 0.0336393 flits/cycle 
Average VC Load [27] = 0.0336655 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.62582
-------------
Dynamic_Link_Power = 0.0690417
Static_Link_Power = 0.733365
Total_Link_Power = 0.802407
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00303686, Crossbar: 0.00544853, VC allocator: 0.000594972, SW allocator: 0.00169321, Clock: 0.153216, Total: 0.16399
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.7029
Dynamic_Router_Power = 0.16399
Static_Router_Power = 1.53891
Total_Router_Power = 1.7029
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.233031
Total_Static_Power = 2.27227
Total_Power = 2.5053
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  15026726
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  33121
Data  0
Data_Done  456463
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  456463
I  L1_WThru  1225833
I  L1_Atomic  0 <-- 
I  L1_Replacement  31972

S  Load  14570263
S  L1_WThru  4965995
S  L1_Atomic  0 <-- 
S  L1_Replacement  1149

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  456463

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1271296
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4920532

 --- L2TCache ---
 - Event Counts -
L1_GETS  456463
L1_Write  1225833
L1_Upgrade_T  4941793
L1_Upgrade_NT  24202
L2_Atomic  0
L2_Expire  1458
L2_Replacement  0
L2_Replacement_clean  0
Data  3
Data_all_Acks  66126
Ack  3
Ack_all  3
WB_Ack  35497
Fwd_GETX  32013
Fwd_GETS  3484
Inv  0

 - Transitions -
NP  L1_GETS  34071
NP  L1_Write  32058
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  422000
E  L1_Write  1193775
E  L1_Upgrade_NT  24202
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  32012
E  Fwd_GETS  2027
E  Inv  0 <-- 

S  L1_GETS  392
S  L1_Upgrade_T  4941793
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  1457
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  34069
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  1
IM  Data_all_Acks  32057
IM  Ack  1
IM  Ack_all  1

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1458
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  35497
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  47839
L1_GETX  108891
L1_UPGRADE  1
L1_PUTX  54416
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  47620
WB_Data  6
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  6
Unblock_Cancel  0
Exclusive_Unblock  156724
PUTX_ACC  2887
DATA_ACC  32610

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  9575
NP  L1_GETX  38045
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  3
SS  L1_UPGRADE  1
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  34774
M  L1_GETX  3140
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  3490
MT  L1_GETX  67703
MT  L1_PUTX  54416
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  9575

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38045

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  4

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  156720
MT_MB  PUTX_ACC  55
MT_MB  DATA_ACC  31958

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  6
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  2832
MT_IIB  DATA_ACC  652

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  6

 --- L1Cache ---
 - Event Counts -
Load  50992
Ifetch  0
Store  44481
Inv  7
L1_Replacement  83591
Fwd_GETX  35690
Fwd_GETS  6
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  79846
DataS_fromL1  6
Data_all_Acks  10749
Ack  1
Ack_all  1
WB_Ack  54416

 - Transitions -
NP  Load  44449
NP  Ifetch  0 <-- 
NP  Store  41218
NP  Inv  1
NP  L1_Replacement  0 <-- 

I  Load  3390
I  Ifetch  0 <-- 
I  Store  1544
I  Inv  0 <-- 
I  L1_Replacement  29174

S  Load  6
S  Ifetch  0 <-- 
S  Store  1
S  Inv  6
S  L1_Replacement  1

E  Load  1449
E  Ifetch  0 <-- 
E  Store  659
E  Inv  0 <-- 
E  L1_Replacement  13644
E  Fwd_GETX  33521
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  1698
M  Ifetch  0 <-- 
M  Store  1059
M  Inv  0 <-- 
M  L1_Replacement  40772
M  Fwd_GETX  2169
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  47833
IS  DataS_fromL1  6
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  32013
IM  Data_all_Acks  10749
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  1
SM  Ack_all  1

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  54416

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  47620
Data  0

 - Transitions -
I  Fetch  47620
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2103827 full:0 size:[binsize: 1 max: 6 count: 2103827 average: 1.123 | standard deviation: 0.368231 | 0 1873399 202799 27012 519 97 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 18 count: 101750 average: 1.00165 | standard deviation: 0.139568 | 0 101731 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 3 count: 102007 average: 1.00008 | standard deviation: 0.0108462 | 0 102001 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:4340707 full:0 size:[binsize: 1 max: 6 count: 4340707 average: 1.11146 | standard deviation: 0.353267 | 0 3906820 389622 38936 5002 325 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2103827 full:0 size:[binsize: 1 max: 2 count: 2103827 average: 1.00969 | standard deviation: 0.0979414 | 0 2083449 20378 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 1 count: 101750 average:     1 | standard deviation: 0 | 0 101750 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 2 count: 102007 average: 1.00001 | standard deviation: 0.00313103 | 0 102006 1 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:4340707 full:0 size:[binsize: 1 max: 2 count: 4340707 average: 1.01071 | standard deviation: 0.102933 | 0 4294219 46488 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:67020 full:0 size:[binsize: 1 max: 2 count: 67020 average: 1.00967 | standard deviation: 0.0978743 | 0 66372 648 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:5589548 full:0 size:[binsize: 1 max: 6 count: 5589548 average: 1.13407 | standard deviation: 0.345368 | 0 4848630 732819 7808 220 69 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:521461 full:0 size:[binsize: 1 max: 3 count: 521461 average: 1.01009 | standard deviation: 0.0999367 | 0 516203 5257 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:470262 full:0 size:[binsize: 1 max: 3 count: 470262 average: 1.00591 | standard deviation: 0.0767209 | 0 467484 2776 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:67020 full:0 size:[binsize: 1 max: 2 count: 67020 average: 1.00483 | standard deviation: 0.0694228 | 0 66696 324 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:5589548 full:0 size:[binsize: 1 max: 6 count: 5589548 average: 1.00592 | standard deviation: 0.0790268 | 0 5557151 32000 197 129 69 2 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:521461 full:0 size:[binsize: 1 max: 3 count: 521461 average: 1.00354 | standard deviation: 0.0594339 | 0 519616 1844 1 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:470262 full:0 size:[binsize: 1 max: 2 count: 470262 average: 1.00027 | standard deviation: 0.0164982 | 0 470134 128 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.2327 | standard deviation: 0.42319 | 0 1586 481 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:90 full:0 size:[binsize: 1 max: 8 count: 90 average:   1.7 | standard deviation: 1.48778 | 0 61 18 4 1 1 1 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:25540 full:0 size:[binsize: 1 max: 2 count: 25540 average: 1.01488 | standard deviation: 0.121175 | 0 25160 380 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:41319 full:0 size:[binsize: 1 max: 8 count: 41319 average: 1.00317 | standard deviation: 0.124554 | 0 41276 22 2 2 2 4 6 5 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:8575 full:0 size:[binsize: 1 max: 26 count: 8575 average: 3.58729 | standard deviation: 3.9284 | 0 3220 1846 883 579 430 351 243 177 111 104 99 76 73 71 63 54 48 47 34 19 24 12 4 5 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:24022 full:0 size:[binsize: 1 max: 37 count: 24022 average: 5.62572 | standard deviation: 5.05834 | 0 6098 3383 1953 1675 1149 1227 1225 1140 957 868 915 878 738 522 343 220 161 134 92 66 47 30 29 17 14 26 20 15 13 17 17 10 6 6 5 3 3 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1035 full:0 size:[binsize: 1 max: 2 count: 1035 average: 1.08696 | standard deviation: 0.283321 | 0 945 90 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:69 full:0 size:[binsize: 1 max: 2 count: 69 average: 1.02899 | standard deviation: 0.171499 | 0 67 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24311 full:0 size:[binsize: 1 max: 2 count: 24311 average: 1.00362 | standard deviation: 0.0601657 | 0 24223 88 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:40714 full:0 size:[binsize: 1 max: 1 count: 40714 average:     1 | standard deviation: 0 | 0 40714 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1032 full:0 size:[binsize: 1 max: 2 count: 1032 average: 1.03682 | standard deviation: 0.18944 | 0 994 38 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:34 full:0 size:[binsize: 1 max: 2 count: 34 average: 1.02941 | standard deviation: 0.174078 | 0 33 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:9804 full:0 size:[binsize: 1 max: 2 count: 9804 average: 1.10088 | standard deviation: 0.301311 | 0 8815 989 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:24627 full:0 size:[binsize: 1 max: 2 count: 24627 average: 1.18009 | standard deviation: 0.384304 | 0 20192 4435 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.03193 | standard deviation: 0.176005 | 0 2001 66 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:107 full:0 size:[binsize: 1 max: 2 count: 107 average: 1.03738 | standard deviation: 0.194257 | 0 103 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:34115 full:0 size:[binsize: 1 max: 2 count: 34115 average: 1.01404 | standard deviation: 0.117751 | 0 33636 479 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:65343 full:0 size:[binsize: 1 max: 2 count: 65343 average: 1.02075 | standard deviation: 0.142562 | 0 63987 1356 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:49 full:0 size:[binsize: 1 max: 2 count: 49 average: 1.08163 | standard deviation: 0.288675 | 0 45 4 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:19912 full:0 size:[binsize: 1 max: 3 count: 19912 average: 1.0465 | standard deviation: 0.23084 | 0 19075 748 89 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:27654 full:0 size:[binsize: 1 max: 3 count: 27654 average: 1.04585 | standard deviation: 0.219308 | 0 26446 1148 60 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.27576 | standard deviation: 0.447105 | 0 1497 570 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:108 full:0 size:[binsize: 1 max: 6 count: 108 average: 1.42593 | standard deviation: 0.891287 | 0 78 22 4 1 2 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:26468 full:0 size:[binsize: 1 max: 20 count: 26468 average: 1.24622 | standard deviation: 1.31445 | 0 23913 1861 164 65 66 52 46 37 46 39 40 24 21 24 15 12 16 10 12 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:42554 full:0 size:[binsize: 1 max: 17 count: 42554 average: 1.89879 | standard deviation: 2.13869 | 0 31445 4792 1319 594 776 1104 689 426 405 421 296 183 73 22 5 3 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:2069 full:0 size:[binsize: 1 max: 4 count: 2069 average: 1.58917 | standard deviation: 0.613753 | 0 966 1010 70 23 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:144 full:0 size:[binsize: 1 max: 19 count: 144 average: 3.51389 | standard deviation: 4.34846 | 0 66 38 9 3 2 1 1 1 3 3 2 3 4 3 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:69683 full:0 size:[binsize: 1 max: 17 count: 69683 average: 1.65647 | standard deviation: 1.31513 | 0 47329 10840 5972 3013 1198 517 275 167 93 75 75 56 38 17 8 8 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:139052 full:0 size:[binsize: 2 max: 51 count: 139052 average: 1.81428 | standard deviation: 1.33225 | 76554 49372 11734 1204 98 17 7 2 4 3 2 4 4 2 3 6 6 3 3 5 5 2 2 3 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.01737 | standard deviation: 0.131844 | 0 2036 36 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:168 full:0 size:[binsize: 1 max: 2 count: 168 average: 1.03571 | standard deviation: 0.189547 | 0 162 6 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:58763 full:0 size:[binsize: 1 max: 2 count: 58763 average: 1.03591 | standard deviation: 0.186095 | 0 56653 2110 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:95727 full:0 size:[binsize: 1 max: 2 count: 95727 average: 1.03995 | standard deviation: 0.195856 | 0 91903 3824 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3104 full:0 size:[binsize: 1 max: 2 count: 3104 average: 1.04704 | standard deviation: 0.212409 | 0 2958 146 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:202 full:0 size:[binsize: 1 max: 2 count: 202 average: 1.07921 | standard deviation: 0.273179 | 0 186 16 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:77772 full:0 size:[binsize: 1 max: 2 count: 77772 average: 1.03735 | standard deviation: 0.189643 | 0 74867 2905 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:132956 full:0 size:[binsize: 1 max: 2 count: 132956 average: 1.06562 | standard deviation: 0.247632 | 0 124231 8725 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:67 full:0 size:[binsize: 1 max: 2 count: 67 average: 1.0597 | standard deviation: 0.246183 | 0 63 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:28487 full:0 size:[binsize: 1 max: 2 count: 28487 average: 1.02506 | standard deviation: 0.156423 | 0 27773 714 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:51677 full:0 size:[binsize: 1 max: 2 count: 51677 average: 1.034 | standard deviation: 0.181269 | 0 49920 1757 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.18182 | standard deviation: 0.403473 | 0 36 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:144974 full:0 size:[binsize: 4 max: 121 count: 144974 average: 25.2455 | standard deviation: 32.1798 | 74619 3295 3188 3181 3212 3267 3368 3653 3580 3052 2993 2688 2686 2701 2469 2169 2162 2363 2551 2662 2637 2422 2436 2210 1509 1245 1026 796 377 342 115 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.16667 | standard deviation: 0.417029 | 0 20 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:35685 full:0 size:[binsize: 1 max: 7 count: 35685 average: 1.05481 | standard deviation: 0.269045 | 0 34056 1322 299 2 2 2 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.09091 | standard deviation: 0.304997 | 0 40 4 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:90558 full:0 size:[binsize: 1 max: 12 count: 90558 average: 1.09242 | standard deviation: 0.350643 | 0 83007 7041 418 31 15 10 8 9 7 3 4 5 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 2 count: 22 average: 1.04545 | standard deviation: 0.218218 | 0 21 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:35681 full:0 size:[binsize: 1 max: 2 count: 35681 average: 1.03257 | standard deviation: 0.177568 | 0 34519 1162 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 2 count: 45 average: 1.08889 | standard deviation: 0.301511 | 0 41 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:144974 full:0 size:[binsize: 1 max: 2 count: 144974 average: 1.05464 | standard deviation: 0.227284 | 0 137053 7921 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.0005 | standard deviation: 0.0224507 | 0 11899 6 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 1 count: 11903 average:     1 | standard deviation: 0 | 0 11903 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00076 | standard deviation: 0.0274963 | 0 11896 9 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 2 count: 11907 average: 1.00067 | standard deviation: 0.0259216 | 0 11899 8 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.08853 | standard deviation: 1.99135 | 0 7048 2708 255 383 397 438 401 105 71 31 13 13 14 12 11 5 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 16 count: 11903 average: 2.09124 | standard deviation: 2.01867 | 0 7084 2690 258 363 391 416 382 132 77 32 21 15 12 14 11 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.07115 | standard deviation: 1.98103 | 0 7142 2622 267 397 409 403 377 124 65 31 14 12 13 14 10 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 16 count: 11907 average: 2.08163 | standard deviation: 1.9908 | 0 7071 2714 259 355 403 427 391 124 63 31 15 12 12 13 12 5 ]
