

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Wed May 10 08:52:00 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  279107|  279107|  279107|  279107|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     256|     256|         1|          1|          1|   256|    yes   |
        |- Loop 2     |  278848|  278848|      4357|          -|          -|    64|    no    |
        | + Loop 2.1  |    4096|    4096|         2|          1|          1|  4096|    yes   |
        | + Loop 2.2  |     256|     256|         2|          1|          1|   256|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     184|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     191|
|Register         |        -|      -|      86|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      86|     375|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_0_V_U  |StreamingMaxPool_Thq  |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ch_1_fu_177_p2                    |     +    |      0|  0|  16|           9|           1|
    |ch_2_fu_249_p2                    |     +    |      0|  0|  16|           9|           1|
    |ch_3_fu_231_p2                    |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_206_p2     |     +    |      0|  0|  20|          13|           1|
    |xp_1_fu_194_p2                    |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_200_p2        |   icmp   |      0|  0|  13|          13|          14|
    |tmp_50_fu_188_p2                  |   icmp   |      0|  0|  11|           7|           8|
    |tmp_52_fu_243_p2                  |   icmp   |      0|  0|  13|           9|          10|
    |tmp_55_fu_237_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_880_fu_212_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |tmp_fu_171_p2                     |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ch4_mid2_fu_218_p3                |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 184|         114|          77|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |buf_0_V_address0         |  21|          4|    8|         32|
    |buf_0_V_address1         |  15|          3|    8|         24|
    |ch4_reg_149              |   9|          2|    9|         18|
    |ch6_reg_160              |   9|          2|    9|         18|
    |ch_reg_116               |   9|          2|    9|         18|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_138   |   9|          2|   13|         26|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xp_reg_127               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|   70|        173|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |buf_0_V_addr_1_reg_309    |   8|   0|    8|          0|
    |buf_0_V_addr_2_reg_286    |   8|   0|    8|          0|
    |ch4_reg_149               |   9|   0|    9|          0|
    |ch6_reg_160               |   9|   0|    9|          0|
    |ch_reg_116                |   9|   0|    9|          0|
    |exitcond_flatten_reg_277  |   1|   0|    1|          0|
    |indvar_flatten_reg_138    |  13|   0|   13|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_52_reg_300            |   1|   0|    1|          0|
    |xp_1_reg_272              |   7|   0|    7|          0|
    |xp_reg_127                |   7|   0|    7|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  86|   0|   86|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	2  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_50)
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (tmp_52)
	9  / (!tmp_52)
9 --> 
	8  / true
10 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%buf_0_V = alloca [256 x i8], align 1" [S3/conv1d.h:1779]   --->   Operation 13 'alloca' 'buf_0_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "br label %1" [S3/conv1d.h:1782]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ch = phi i9 [ 0, %0 ], [ %ch_1, %2 ]"   --->   Operation 15 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%tmp = icmp eq i9 %ch, -256" [S3/conv1d.h:1782]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.70ns)   --->   "%ch_1 = add i9 %ch, 1" [S3/conv1d.h:1782]   --->   Operation 18 'add' 'ch_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader104.preheader, label %2" [S3/conv1d.h:1782]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2283)" [S3/conv1d.h:1782]   --->   Operation 20 'specregionbegin' 'tmp_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:1783]   --->   Operation 21 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %ch to i64" [S3/conv1d.h:1786]   --->   Operation 22 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [256 x i8]* %buf_0_V, i64 0, i64 %tmp_s" [S3/conv1d.h:1786]   --->   Operation 23 'getelementptr' 'buf_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.77ns)   --->   "store i8 0, i8* %buf_0_V_addr, align 1" [S3/conv1d.h:1786]   --->   Operation 24 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2283, i32 %tmp_47)" [S3/conv1d.h:1788]   --->   Operation 25 'specregionend' 'empty_164' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [S3/conv1d.h:1782]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 27 [1/1] (1.30ns)   --->   "br label %.preheader104" [S3/conv1d.h:1793]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.30>

State 4 <SV = 3> <Delay = 2.03>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%xp = phi i7 [ %xp_1, %.preheader104.loopexit ], [ 0, %.preheader104.preheader ]"   --->   Operation 28 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.23ns)   --->   "%tmp_50 = icmp eq i7 %xp, -64" [S3/conv1d.h:1793]   --->   Operation 29 'icmp' 'tmp_50' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 30 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.65ns)   --->   "%xp_1 = add i7 %xp, 1" [S3/conv1d.h:1793]   --->   Operation 31 'add' 'xp_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %5, label %.preheader103.preheader" [S3/conv1d.h:1793]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.30ns)   --->   "br label %.preheader103"   --->   Operation 33 'br' <Predicate = (!tmp_50)> <Delay = 1.30>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:1840]   --->   Operation 34 'ret' <Predicate = (tmp_50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.85>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %._crit_edge ], [ 0, %.preheader103.preheader ]"   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ch4 = phi i9 [ %ch_3, %._crit_edge ], [ 0, %.preheader103.preheader ]"   --->   Operation 36 'phi' 'ch4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.68ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Operation 37 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.71ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 38 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.loopexit"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.36ns)   --->   "%tmp_880 = icmp eq i9 %ch4, -256" [S3/conv1d.h:1797]   --->   Operation 40 'icmp' 'tmp_880' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.72ns)   --->   "%ch4_mid2 = select i1 %tmp_880, i9 0, i9 %ch4" [S3/conv1d.h:1797]   --->   Operation 41 'select' 'ch4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_53 = zext i9 %ch4_mid2 to i64" [S3/conv1d.h:1807]   --->   Operation 42 'zext' 'tmp_53' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [256 x i8]* %buf_0_V, i64 0, i64 %tmp_53" [S3/conv1d.h:1807]   --->   Operation 43 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_2, align 1" [S3/conv1d.h:1807]   --->   Operation 44 'load' 'buf_0_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 45 [1/1] (1.70ns)   --->   "%ch_3 = add i9 %ch4_mid2, 1" [S3/conv1d.h:1797]   --->   Operation 45 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.17>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2285)" [S3/conv1d.h:1797]   --->   Operation 46 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:1798]   --->   Operation 47 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.40ns)   --->   "%tmp_V_387 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:1799]   --->   Operation 48 'read' 'tmp_V_387' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 49 [1/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_2, align 1" [S3/conv1d.h:1807]   --->   Operation 49 'load' 'buf_0_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 50 [1/1] (1.28ns)   --->   "%tmp_55 = icmp ugt i8 %tmp_V_387, %buf_0_V_load" [S3/conv1d.h:1810]   --->   Operation 50 'icmp' 'tmp_55' <Predicate = (!exitcond_flatten)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %3, label %._crit_edge" [S3/conv1d.h:1810]   --->   Operation 51 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %tmp_V_387, i8* %buf_0_V_addr_2, align 1" [S3/conv1d.h:1811]   --->   Operation 52 'store' <Predicate = (tmp_55)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:1813]   --->   Operation 53 'br' <Predicate = (tmp_55)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2285, i32 %tmp_49)" [S3/conv1d.h:1815]   --->   Operation 54 'specregionend' 'empty_166' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader103" [S3/conv1d.h:1797]   --->   Operation 55 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.30>
ST_7 : Operation 56 [1/1] (1.30ns)   --->   "br label %.preheader" [S3/conv1d.h:1818]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.30>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ch6 = phi i9 [ %ch_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'ch6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.36ns)   --->   "%tmp_52 = icmp eq i9 %ch6, -256" [S3/conv1d.h:1818]   --->   Operation 58 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 59 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.70ns)   --->   "%ch_2 = add i9 %ch6, 1" [S3/conv1d.h:1818]   --->   Operation 60 'add' 'ch_2' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %.preheader104.loopexit, label %4" [S3/conv1d.h:1818]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_54 = zext i9 %ch6 to i64" [S3/conv1d.h:1824]   --->   Operation 62 'zext' 'tmp_54' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [256 x i8]* %buf_0_V, i64 0, i64 %tmp_54" [S3/conv1d.h:1824]   --->   Operation 63 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (2.77ns)   --->   "%tmp_V = load i8* %buf_0_V_addr_1, align 1" [S3/conv1d.h:1824]   --->   Operation 64 'load' 'tmp_V' <Predicate = (!tmp_52)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 9 <SV = 7> <Delay = 6.17>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2287)" [S3/conv1d.h:1818]   --->   Operation 65 'specregionbegin' 'tmp_48' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:1819]   --->   Operation 66 'specpipeline' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 67 [1/2] (2.77ns)   --->   "%tmp_V = load i8* %buf_0_V_addr_1, align 1" [S3/conv1d.h:1824]   --->   Operation 67 'load' 'tmp_V' <Predicate = (!tmp_52)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 68 [1/1] (2.77ns)   --->   "store i8 0, i8* %buf_0_V_addr_1, align 1" [S3/conv1d.h:1829]   --->   Operation 68 'store' <Predicate = (!tmp_52)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 69 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [S3/conv1d.h:1831]   --->   Operation 69 'write' <Predicate = (!tmp_52)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2287, i32 %tmp_48)" [S3/conv1d.h:1832]   --->   Operation 70 'specregionend' 'empty_168' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [S3/conv1d.h:1818]   --->   Operation 71 'br' <Predicate = (!tmp_52)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader104"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (specinterface    ) [ 00000000000]
StgValue_12         (specinterface    ) [ 00000000000]
buf_0_V             (alloca           ) [ 00111111111]
StgValue_14         (br               ) [ 01100000000]
ch                  (phi              ) [ 00100000000]
tmp                 (icmp             ) [ 00100000000]
empty               (speclooptripcount) [ 00000000000]
ch_1                (add              ) [ 01100000000]
StgValue_19         (br               ) [ 00000000000]
tmp_47              (specregionbegin  ) [ 00000000000]
StgValue_21         (specpipeline     ) [ 00000000000]
tmp_s               (zext             ) [ 00000000000]
buf_0_V_addr        (getelementptr    ) [ 00000000000]
StgValue_24         (store            ) [ 00000000000]
empty_164           (specregionend    ) [ 00000000000]
StgValue_26         (br               ) [ 01100000000]
StgValue_27         (br               ) [ 00011111111]
xp                  (phi              ) [ 00001000000]
tmp_50              (icmp             ) [ 00001111111]
empty_165           (speclooptripcount) [ 00000000000]
xp_1                (add              ) [ 00011111111]
StgValue_32         (br               ) [ 00000000000]
StgValue_33         (br               ) [ 00001111111]
StgValue_34         (ret              ) [ 00000000000]
indvar_flatten      (phi              ) [ 00000100000]
ch4                 (phi              ) [ 00000100000]
exitcond_flatten    (icmp             ) [ 00001111111]
indvar_flatten_next (add              ) [ 00001111111]
StgValue_39         (br               ) [ 00000000000]
tmp_880             (icmp             ) [ 00000000000]
ch4_mid2            (select           ) [ 00000000000]
tmp_53              (zext             ) [ 00000000000]
buf_0_V_addr_2      (getelementptr    ) [ 00000110000]
ch_3                (add              ) [ 00001111111]
tmp_49              (specregionbegin  ) [ 00000000000]
StgValue_47         (specpipeline     ) [ 00000000000]
tmp_V_387           (read             ) [ 00000000000]
buf_0_V_load        (load             ) [ 00000000000]
tmp_55              (icmp             ) [ 00001111111]
StgValue_51         (br               ) [ 00000000000]
StgValue_52         (store            ) [ 00000000000]
StgValue_53         (br               ) [ 00000000000]
empty_166           (specregionend    ) [ 00000000000]
StgValue_55         (br               ) [ 00001111111]
StgValue_56         (br               ) [ 00001111111]
ch6                 (phi              ) [ 00000000100]
tmp_52              (icmp             ) [ 00001111111]
empty_167           (speclooptripcount) [ 00000000000]
ch_2                (add              ) [ 00001111111]
StgValue_61         (br               ) [ 00000000000]
tmp_54              (zext             ) [ 00000000000]
buf_0_V_addr_1      (getelementptr    ) [ 00000000110]
tmp_48              (specregionbegin  ) [ 00000000000]
StgValue_66         (specpipeline     ) [ 00000000000]
tmp_V               (load             ) [ 00000000000]
StgValue_68         (store            ) [ 00000000000]
StgValue_69         (write            ) [ 00000000000]
empty_168           (specregionend    ) [ 00000000000]
StgValue_71         (br               ) [ 00001111111]
StgValue_72         (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2283"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2285"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2287"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="buf_0_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_387_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_387/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_69_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="buf_0_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="103" dir="0" index="4" bw="8" slack="0"/>
<pin id="104" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
<pin id="106" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_24/2 buf_0_V_load/5 StgValue_52/6 tmp_V/8 StgValue_68/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_0_V_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_0_V_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="116" class="1005" name="ch_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="1"/>
<pin id="118" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="ch_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="xp_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="xp_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="1"/>
<pin id="140" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="ch4_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="1"/>
<pin id="151" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ch4 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="ch4_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch4/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ch6_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ch6 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="ch6_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch6/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ch_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_50_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xp_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_1/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond_flatten_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_next_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_880_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_880/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ch4_mid2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="0" index="2" bw="9" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch4_mid2/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_53_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ch_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_3/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_55_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_52_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="ch_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_2/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_54_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="ch_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_50_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="272" class="1005" name="xp_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="xp_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="exitcond_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten_next_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="286" class="1005" name="buf_0_V_addr_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="ch_3_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ch_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_52_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="304" class="1005" name="ch_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ch_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="buf_0_V_addr_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="64" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="107"><net_src comp="70" pin="2"/><net_sink comp="89" pin=4"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="89" pin="7"/><net_sink comp="76" pin=2"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="120" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="120" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="120" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="192"><net_src comp="131" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="131" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="142" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="142" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="153" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="153" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="70" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="89" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="164" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="164" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="164" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="266"><net_src comp="177" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="271"><net_src comp="188" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="194" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="280"><net_src comp="200" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="206" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="289"><net_src comp="96" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="295"><net_src comp="231" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="303"><net_src comp="243" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="249" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="312"><net_src comp="108" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {9 }
 - Input state : 
	Port: StreamingMaxPool_Pre : in_V_V | {6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ch_1 : 1
		StgValue_19 : 2
		tmp_s : 1
		buf_0_V_addr : 2
		StgValue_24 : 3
		empty_164 : 1
	State 3
	State 4
		tmp_50 : 1
		xp_1 : 1
		StgValue_32 : 2
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_39 : 2
		tmp_880 : 1
		ch4_mid2 : 2
		tmp_53 : 3
		buf_0_V_addr_2 : 4
		buf_0_V_load : 5
		ch_3 : 3
	State 6
		tmp_55 : 1
		StgValue_51 : 2
		empty_166 : 1
	State 7
	State 8
		tmp_52 : 1
		ch_2 : 1
		StgValue_61 : 2
		tmp_54 : 1
		buf_0_V_addr_1 : 2
		tmp_V : 3
	State 9
		StgValue_69 : 1
		empty_168 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         ch_1_fu_177        |    0    |    16   |
|          |         xp_1_fu_194        |    0    |    15   |
|    add   | indvar_flatten_next_fu_206 |    0    |    20   |
|          |         ch_3_fu_231        |    0    |    16   |
|          |         ch_2_fu_249        |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_171         |    0    |    13   |
|          |        tmp_50_fu_188       |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_200  |    0    |    13   |
|          |       tmp_880_fu_212       |    0    |    13   |
|          |        tmp_55_fu_237       |    0    |    11   |
|          |        tmp_52_fu_243       |    0    |    13   |
|----------|----------------------------|---------|---------|
|  select  |       ch4_mid2_fu_218      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |    tmp_V_387_read_fu_70    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_69_write_fu_76  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_183        |    0    |    0    |
|   zext   |        tmp_53_fu_226       |    0    |    0    |
|          |        tmp_54_fu_255       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   166   |
|----------|----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   buf_0_V_addr_1_reg_309  |    8   |
|   buf_0_V_addr_2_reg_286  |    8   |
|        ch4_reg_149        |    9   |
|        ch6_reg_160        |    9   |
|        ch_1_reg_263       |    9   |
|        ch_2_reg_304       |    9   |
|        ch_3_reg_292       |    9   |
|         ch_reg_116        |    9   |
|  exitcond_flatten_reg_277 |    1   |
|indvar_flatten_next_reg_281|   13   |
|   indvar_flatten_reg_138  |   13   |
|       tmp_50_reg_268      |    1   |
|       tmp_52_reg_300      |    1   |
|        xp_1_reg_272       |    7   |
|         xp_reg_127        |    7   |
+---------------------------+--------+
|           Total           |   113  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_89 |  p2  |   3  |   0  |    0   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 2.89375 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   166  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   113  |   202  |
+-----------+--------+--------+--------+--------+
