reg__2029: reg__77
Sorting_network__200: Sorting_network
reg__1441: RTL_ROM23
sum__parameterized0__9: sum__parameterized0
datapath__635: datapath__3
reg__199: reg__199
case__1584: case__27
datapath__1425: datapath__7
Node__514: Node
Sorting_network__209: Sorting_network
extram__39: extram
case__1910: case__14
case__2196: case__14
Line_buffer__45: Line_buffer
logic__670: logic__670
reg__1936: reg__72
reg__2848: reg__1
Sorting_network__25: Sorting_network
reg__3397: reg__1147
reg__2578: reg__70
reg__3947: reg__884
datapath__702: datapath__4
reg__2840: reg__1
datapath__1681: datapath
reg__2735: reg__73
case__1234: case__27
dff__92: dff
reg__2287: reg__256
datapath__1692: datapath
dff__21: dff
reg__373: reg__373
reg__386: reg__386
datapath__300: datapath__3
reg__3660: reg__433
datapath__559: datapath__3
case__1167: case__28
reg__3878: reg__881
datapath__516: datapath__4
case__1290: case__27
dff__111: dff
extram__28: extram
case__1456: case__27
reg__3974: reg__1
reg__2588: reg__78
case__1019: case__28
case__1198: case__27
logic__1535: logic__425
dff__parameterized0__10: dff__parameterized0
sum__parameterized0__3: sum__parameterized0
muxpart__204: muxpart__204
Node__505: Node
datapath__775: datapath__3
Sorting_network__123: Sorting_network
case__460: case__460
reg__2762: reg__261
reg__2070: reg__233
reg__2083: reg__220
reg__3634: reg__645
logic__1566: logic__1144
reg__3305: reg__1135
reg__1150: reg__1150
datapath__122: datapath__3
case__1425: case__28
reg__323: reg__323
datapath__1137: datapath__3
dsp48e1__89: RTL_REG_SYNC1087
case__1792: case__16
datapath__867: datapath__3
case__1144: case__27
datapath__748: datapath__4
dsp48e1__63: dsp48e1__63
Sorting_network__116: Sorting_network
Node__457: Node
muxpart__171: muxpart__171
reg__738: reg__738
reg__3927: reg__880
reg__3217: reg__1145
reg__3075: reg__425
case__1733: case__28
reg__3541: reg
reg__1226: reg__1226
case__1470: case__27
reg__1635: reg__84
datapath__1443: datapath
reg__112: reg__112
case__958: case__27
case__1147: case__28
muxpart__280: muxpart__280
reg__1060: reg__1060
reg__2190: reg__76
reg__562: reg__562
datapath__369: datapath__3
mux_2_1__22: mux_2_1
logic__632: logic__632
reg__2621: reg__242
Interpolation_calc__parameterized5: Interpolation_calc__parameterized5
dff__parameterized2__47: dff__parameterized2
dff__parameterized0__154: dff__parameterized0
datapath__356: datapath__4
logic__103: logic__103
reg__3865: reg__882
case__923: case__28
datapath__875: datapath__3
reg__556: reg__556
reg__2208: reg__255
case__708: case__27
reg__2634: reg__229
datapath__336: datapath__3
case__1599: case__28
reg__474: RTL_MUX378
sum__parameterized3__41: sum__parameterized3
datapath__619: datapath__3
sum__6: sum
Node__525: Node
case__615: case__28
reg__2045: reg__258
datapath__1205: datapath__3
reg__468: reg__468
datapath__317: datapath__4
reg__3527: reg__1
case__844: case__27
logic__1521: logic
reg__3192: reg__1144
datapath__475: datapath__3
Sorting_network__124: Sorting_network
datapath__1181: datapath__3
reg__1737: reg__72
datapath__468: datapath__4
reg__745: reg__745
datapath__1078: datapath__4
datapath__1642: datapath__23
plus_1__63: plus_1
datapath__392: datapath__4
muxpart__289: muxpart__289
reg__2323: reg__220
dff__parameterized0__107: dff__parameterized0
logic__1539: logic__421
reg__3831: reg__647
plus_1__51: plus_1
datapath__1346: datapath__23
case__1973: case__15
datapath__566: datapath__4
case__2015: case__16
reg__3115: RTL_ROM261
logic__1509: logic__416
case__432: case__432
case__645: case__28
reg__1189: reg__1189
case__758: case__27
reg__649: reg__649
reg__2127: reg__256
case__1080: case__27
datapath__207: datapath__4
reg__2509: reg__77
case__1975: case__14
extram__27: extram
plus_1__148: plus_1
reg__2034: reg__72
dff__parameterized0__178: dff__parameterized0
case__11: case__11
reg__3018: RTL_REG_SYNC1014
reg__3554: reg__1
case__478: RTL_REG_SYNC997
reg__772: reg__772
datapath__1378: datapath__24
case__463: case__463
logic__1354: logic__4
reg__3635: reg__644
case__401: case__401
case__1271: case__28
reg__381: reg__381
datapath__1654: datapath__32
datapath__979: datapath__3
Sorting_network__105: Sorting_network
muxpart__447: muxpart
case__1352: case__27
case__1635: case__28
case__84: case__84
datapath__1697: datapath
reg__2622: reg__241
plus_1__122: plus_1
datapath__1211: datapath__3
reg__598: reg__598
reg__3820: reg__1090
reg__91: reg__91
logic__751: logic__751
logic__27: logic__27
case__1761: case__17
reg__2954: reg__424
dff__46: dff
dff__parameterized4__2: dff__parameterized4
reg__76: reg__76
case__784: case__27
datapath__505: datapath__3
datapath__554: datapath__4
case__1335: case__28
datapath__1602: datapath
Node__384: Node
case__526: case__27
case__2123: case__14
reg__1167: reg__1167
case__487: case__28
logic__83: logic__83
muxpart__157: muxpart__157
Node__351: Node
case__531: case__28
muxpart__189: muxpart__189
datapath__813: datapath__3
muxpart__180: muxpart__180
reg__448: reg__448
reg__1655: reg__82
datapath__907: datapath__3
Line_buffer_datapath__53: Line_buffer_datapath
mux_2_1__74: mux_2_1
datapath__1108: datapath__4
muxpart__186: muxpart__186
datapath__478: datapath__4
reg__2165: reg__83
mux_2_1__8: mux_2_1
reg__913: reg__913
datapath__797: datapath__3
muxpart__77: muxpart__77
case__546: case__27
muxpart__440: muxpart
case__232: case__232
Sorting_network__65: Sorting_network
datapath__766: datapath__4
dsp48e1__92: RTL_REG_SYNC1056
reg__1384: RTL_REG_SYNC476
case__730: case__27
case__1587: case__28
dff__parameterized0__135: dff__parameterized0
reg__3655: reg__438
Node: Node
datapath__37: RTL_REG_SYNC1017
datapath__731: datapath__3
Line_buffer_controller__23: Line_buffer_controller
reg__2830: reg__76
datapath__1367: datapath__23
datapath__42: datapath__3
datapath__1263: datapath__3
reg__3523: reg__1
reg__1810: reg__253
reg__2075: reg__228
datapath__385: datapath__3
reg__127: reg__127
datapath__1628: datapath__24
reg__2905: RTL_ADD48
reg__1658: reg__79
dsp48e1__106: RTL_REG_SYNC1034
reg__1306: RTL_REG_ASYNC63
reg__1824: reg__239
plus_1__165: plus_1
reg__510: RTL_REG_SYNC834
reg__3006: RTL_REG_SYNC1014
reg__3088: reg__1
datapath__40: datapath__3
reg__1415: RTL_MUX132
Node__593: Node
muxpart__257: muxpart__257
muxpart__439: muxpart
Line_buffer__7: Line_buffer
reg__2846: reg__1
datapath__603: datapath__3
datapath__20: RTL_REG_SYNC838
case__822: case__27
case__1306: case__27
case__942: case__27
Node__253: Node
datapath__1151: datapath__3
case__892: case__27
datapath__1246: datapath__4
plus_1__140: plus_1
reg__3254: reg__1160
logic__739: logic__739
reg__3972: reg
reg__2650: reg__78
dff__parameterized0__235: dff__parameterized0
reg__2065: reg__238
reg__793: reg__793
datapath__1011: datapath__3
Line_buffer_controller__65: Line_buffer_controller
case__1538: case__27
logic__1479: logic__7
reg__1145: reg__1145
case__1212: case__27
reg__2918: reg
dff__parameterized2__27: dff__parameterized2
dff__parameterized10__1: RTL_REG_SYNC1042
reg__2311: reg__232
datapath__1142: datapath__4
reg__7: reg__7
reg__3250: reg__1138
case__1956: case__14
reg__3361: reg__1157
datapath__1591: datapath__21
reg__1923: reg__220
dff__parameterized0__98: dff__parameterized0
case__819: case__28
reg__3174: reg__1136
reg__8: reg__8
case__1245: case__28
case__1979: case__16
reg__465: reg__465
reg__1746: reg__81
mux_2_1__193: mux_2_1
reg__2542: reg__241
datapath__1690: datapath
Node__256: Node
logic__930: logic__930
mux_2_1__115: mux_2_1
reg__719: reg__719
case__1777: case__14
case__2188: case__15
Node__5: Node
mux_2_1__36: mux_2_1
datapath__996: datapath__4
logic__906: logic__906
reg__1095: reg__1095
case__2030: case__14
reg__2857: reg__1
case__179: case__179
reg__1181: reg__1181
reg__3989: reg__1
reg__1184: reg__1184
case__1793: case__15
reg__3490: reg__1
Node__246: Node
datapath__1597: datapath__7
case__1657: case__28
datapath__1017: datapath__3
logic__1628: logic__7
reg__2647: reg__81
Node__400: Node
reg__3493: reg
case__1974: case__14
Node__393: Node
Buffer_12_rows__1: Buffer_12_rows
datapath__150: datapath__3
reg__517: RTL_MUX370
case__805: case__28
reg__2429: reg__77
case__685: case__28
reg__207: reg__207
reg__3226: reg__1136
case__627: case__28
case__98: case__98
muxpart__406: muxpart
reg__1608: reg__75
case__2046: case__15
dff__9: dff
logic__602: logic__602
reg__2778: reg__245
reg__1094: reg__1094
case__1814: case__14
reg__3589: reg__1
logic__1279: logic__4
reg__774: reg__774
reg__2617: reg__246
reg__3326: reg__1140
reg__3501: reg
plus_1__88: plus_1
datapath__497: datapath__3
reg__953: reg__953
datapath__1566: datapath
datapath__761: datapath__3
datapath__126: datapath__3
Line_buffer__17: Line_buffer
reg__1502: RTL_REG_SYNC1077
case__1490: case__27
case__962: case__27
datapath__349: datapath__3
dff__parameterized0__63: dff__parameterized0
datapath__1112: datapath__4
Median_filter_3x3_calc: Median_filter_3x3_calc
case__881: case__28
reg__557: reg__557
case__68: case__68
datapath__487: datapath__3
reg__3422: reg__1148
Node__77: Node
case__1719: case__28
reg__1427: RTL_MUX140
reg__2292: reg__251
sum__parameterized5__6: sum__parameterized5
case__1894: case__16
logic__1429: logic__5
datapath__112: datapath__3
reg__365: reg__365
logic__1488: logic__5
reg__3497: reg
Node__136: Node
reg__2137: reg__246
case__1847: case__15
reg__785: reg__785
dff__22: dff
logic__969: logic__969
datapath__1610: datapath
reg__90: reg__90
case__870: case__27
sum__22: sum
reg__346: reg__346
datapath__517: datapath__3
reg__2269: reg__77
reg__3232: reg__1156
datapath__1522: datapath
datapath__931: datapath__3
Sorting_network__88: Sorting_network
Interpolation_calc__parameterized7: Interpolation_calc__parameterized7
datapath__1056: datapath__4
datapath__455: datapath__3
reg__1549: RTL_ADD44
shift_registers__parameterized7: Interpolation_calc__parameterized5
dff__23: dff
reg__3987: reg__1
reg__648: reg__648
reg__3962: reg__1
case__1837: case__14
reg__961: reg__961
Sorting_network__7: Sorting_network
datapath__461: datapath__3
reg__2947: reg__650
reg__3850: reg__1
reg__1858: reg__70
datapath__1670: datapath
reg__210: reg__210
datapath__533: datapath__3
case__339: case__339
reg__1236: reg__1236
Sorting_network__162: Sorting_network
reg__2554: reg__229
datapath__125: datapath__4
Line_buffer_datapath__24: Line_buffer_datapath
muxpart__210: muxpart__210
reg__3910: reg__885
logic__1591: logic__4
reg__2978: reg__4
reg__873: reg__873
R2_NIRD: RTL_MUX367
reg__2053: reg__250
datapath__720: datapath__4
case__132: case__132
Sorting_network__190: Sorting_network
case__1255: case__28
reg__1976: reg__247
reg__1127: reg__1127
Line_buffer__40: Line_buffer
TopModule_controller: TopModule_controller
logic__1629: logic__5
case__1718: case__27
reg__3897: reg__886
datapath__524: datapath__4
reg__2489: reg__79
plus_1__39: plus_1
logic__1394: logic__4
reg__2471: reg__232
case__740: case__27
case__1818: case__14
muxpart__123: muxpart__123
reg__2620: reg__243
sum__parameterized3__16: sum__parameterized3
Interpolation_calc__parameterized2: Interpolation_calc__parameterized2
datapath__25: datapath__25
reg__1506: RTL_MULT40
case__913: case__28
reg__527: RTL_ROM256
reg__3417: reg__1153
reg__3941: reg__878
plus_1__66: plus_1
reg__788: reg__788
dff__parameterized0__183: dff__parameterized0
SortAscending5__35: SortAscending5
reg__3779: reg
case__1887: case__17
logic__1540: logic__420
datapath__1533: datapath
case__1042: case__27
case__1773: case__17
logic__1483: logic__7
case__2130: case__14
logic__476: logic__476
plus_1__48: plus_1
case__1927: case__14
dff__60: dff
reg__3917: reg__878
reg__1513: RTL_REG_SYNC1084
Line_buffer_controller__10: Line_buffer_controller
dff__parameterized0__204: dff__parameterized0
logic__1038: logic__1038
case__1768: case__16
case__73: case__73
datapath__430: datapath__4
Node__417: Node
reg__3558: reg__1
reg__2888: RTL_REG_SYNC1026
reg__3642: reg__645
datapath__945: datapath__3
dff__8: dff
datapath__425: datapath__3
datapath__1311: datapath__4
reg__3494: reg__1
reg__1757: reg__70
datapath__99: datapath__4
logic__1050: logic__1050
case__1989: case__14
plus_1__59: plus_1
datapath__152: datapath__3
reg__1476: Interpolation_calc__parameterized9
logic__1054: logic__1054
logic__1537: logic__423
reg__3408: reg__1136
datapath__774: datapath__4
case__1229: case__28
datapath__282: datapath__3
case__765: case__28
Node__628: Node
case__1050: case__27
datapath__441: datapath__3
muxpart__58: muxpart__58
datapath__980: datapath__4
case__921: case__28
reg__3023: reg__647
Node__448: Node
reg__3385: reg__1159
reg__3066: reg__1
case__704: case__27
plus_1__83: plus_1
datapath__1336: datapath__2
reg__2418: reg__70
reg__1668: reg__69
reg__1882: reg__261
reg__1259: reg__1259
Sorting_network__174: Sorting_network
reg__1157: reg__1157
reg__2457: reg__246
dff__parameterized0__47: dff__parameterized0
case__1939: case__14
Sorting_network__56: Sorting_network
muxpart__15: muxpart__15
datapath__1219: datapath__3
case__1375: case__28
Node__266: Node
reg__3259: reg__1155
reg__990: reg__990
case__525: case__28
Node__99: Node
case__2187: case__16
logic__1572: logic__417
reg__350: reg__350
plus_1__36: plus_1
reg__221: reg__221
datapath__513: datapath__3
reg__974: reg__974
logic__1395: logic
reg__920: reg__920
reg__2333: reg__75
reg__3193: reg__1143
dff__76: dff
reg__1703: reg__70
Interpolation_calc__parameterized0: Interpolation_calc__parameterized0
datapath__1649: datapath__23
datapath__831: datapath__3
SortAscending5__2: SortAscending5
Node__533: Node
datapath__674: datapath__4
reg__2906: RTL_MULT21
reg__289: reg__289
reg__3332: reg__1160
datapath__1660: datapath__22
Sorting_network__132: Sorting_network
counter__4: counter__4
datapath__1178: datapath__4
case__2039: case__16
muxpart__184: muxpart__184
Node__275: Node
datapath__292: datapath__3
logic__201: logic__201
dff__parameterized0__152: dff__parameterized0
datapath__1191: datapath__3
reg__1484: reg__1484
reg__1730: reg__79
reg__464: reg__464
datapath__1508: datapath
case__338: case__338
datapath__311: datapath__4
reg__2416: reg__72
reg__3578: reg__1
datapath__401: datapath__3
case__1194: case__27
case__190: case__190
datapath__260: datapath__3
case__1980: case__15
logic__772: logic__772
reg__687: reg__687
case__35: case__35
datapath__1291: datapath__4
extram__38: extram
datapath__174: datapath__3
datapath__574: datapath__4
case__616: case__27
datapath__648: datapath__4
datapath__77: datapath__4
logic__706: logic__706
dff__parameterized1__21: dff__parameterized1
datapath__998: datapath__4
reg__2435: reg__71
datapath__368: datapath__4
reg__1286: RTL_REG_ASYNC78
case__1072: case__27
datapath__1163: datapath__3
datapath__1400: datapath__22
datapath__1329: datapath
muxpart__300: muxpart__300
plus_1__202: plus_1
datapath__790: datapath__4
reg__3847: reg__1
datapath__1438: datapath
datapath__186: datapath__3
datapath__498: datapath__4
reg__1843: reg__220
reg__896: reg__896
plus_1__156: plus_1
case__924: case__27
Node__131: Node
case__521: case__28
dff__parameterized2__11: dff__parameterized2
case__1640: case__27
Node__379: Node
datapath__1371: datapath__24
case__150: case__150
case__1278: case__27
reg__2526: reg__257
case__622: case__27
Node__402: Node
reg__2199: reg__67
dff__parameterized8__14: dff__parameterized8
reg__1293: RTL_REG_ASYNC70
reg__3269: reg__1145
reg__1645: reg__74
case__300: case__300
logic__53: logic__53
datapath__1157: datapath__3
logic__77: logic__77
reg__679: reg__679
plus_1__91: plus_1
case__1148: case__27
case__1928: case__14
Node__553: Node
datapath__685: datapath__3
reg__2882: RTL_ADD42
reg__3811: reg__424
muxpart__267: muxpart__267
reg__1947: reg__79
Node__180: Node
logic__608: logic__608
reg__3646: reg__645
datapath__762: datapath__4
reg__1985: reg__238
reg__327: reg__327
reg__3909: reg__886
datapath__1625: datapath__14
reg__204: reg__204
case__1976: case__14
datapath__28: datapath__28
datapath__971: datapath__3
reg__1111: reg__1111
reg__2897: RTL_REG_SYNC1021
reg__2956: reg__649
reg__1396: RTL_ROM26
reg__2995: reg__424
reg__3994: reg
reg__3224: reg__1138
Line_buffer_datapath__28: Line_buffer_datapath
case__1176: case__27
reg__3083: reg__1
Node__158: Node
reg__3637: reg__644
sum__parameterized3__33: sum__parameterized3
Line_buffer__41: Line_buffer
case__1249: case__28
datapath__1234: datapath__4
case__1079: case__28
reg__2458: reg__245
reg__3991: reg__1
reg__543: RTL_MUX368
Node__501: Node
reg__3395: reg__1149
mux_2_1__173: mux_2_1
reg__3218: reg__1144
dff__82: dff
reg__142: reg__142
muxpart__419: muxpart
reg__1195: reg__1195
datapath__1154: datapath__4
reg__108: reg__108
reg__3620: reg__1106
Line_buffer__47: Line_buffer
Node__19: Node
logic__1385: logic__5
logic__1541: logic__419
reg__3125: reg__497
mux_2_1__156: mux_2_1
reg__1839: reg__224
Line_buffer_datapath__9: Line_buffer_datapath
case__1593: case__28
mux_2_1__127: mux_2_1
reg__1156: reg__1156
reg__3384: reg__1160
reg__278: reg__278
reg__2675: reg__71
datapath__1337: datapath
mux_2_1__26: mux_2_1
reg__318: reg__318
mux_2_1__188: mux_2_1
reg__1535: RTL_REG_SYNC1015
case__2157: case__16
Sorting_network__173: Sorting_network
reg__2002: reg__221
Line_buffer_controller__16: Line_buffer_controller
reg__2097: reg__71
reg__1110: reg__1110
reg__3063: reg__1
reg__1727: reg__82
datapath__1273: datapath__3
case__1895: case__15
case__1603: case__28
datapath__854: datapath__4
case__1544: case__27
reg__22: reg__22
muxpart__194: muxpart__194
logic__331: RTL_REG_SYNC844
reg__2618: reg__245
Line_buffer_datapath__6: Line_buffer_datapath
dff__parameterized3__18: dff__parameterized3
logic__537: logic__537
case__634: case__27
case__1825: case__14
case__851: case__28
Node__172: Node
reg__2798: reg__225
shift_registers__parameterized0: RTL_MUX358
Node__488: Node
datapath__1083: datapath__3
Node__61: Node
case__1619: case__28
reg__1154: reg__1154
reg__3755: reg__461
reg__2215: reg__248
datapath__1195: datapath__3
reg__2643: reg__220
logic__1513: logic__137
mux_2_1__107: mux_2_1
Node__507: Node
RD_calc__1: RD_calc
reg__574: reg__574
reg__662: reg__662
reg__566: RTL_MUX344
case__1804: case__243
shift_registers__parameterized6__3: shift_registers__parameterized6
datapath__838: datapath__4
case__2141: case__14
reg__647: reg__647
reg__243: reg__243
reg__3719: reg
logic__101: logic__101
Node__441: Node
dff__parameterized0__189: dff__parameterized0
datapath__1562: datapath
reg__2881: RTL_REG_SYNC1038
reg__2700: reg__243
reg__2615: reg__248
datapath__1547: datapath
datapath__1018: datapath__4
reg__2510: reg__76
reg__3443: reg__1153
logic__66: logic__66
reg__1183: reg__1183
case__862: case__27
datapath__1071: datapath__3
reg__1851: reg__77
datapath__1556: datapath
dff__parameterized0__197: dff__parameterized0
datapath__930: datapath__4
case__1087: case__28
reg__1358: RTL_REG_ASYNC54
shift_registers__parameterized5: shift_registers__parameterized5
reg__3206: reg__1156
muxpart__276: muxpart__276
reg__1499: RTL_MULT34
logic__1190: logic__1190
muxpart__197: muxpart__197
muxpart__357: RTL_REG_ASYNC93
reg__3841: reg__1
reg__1244: reg__1244
case__831: case__28
reg__1085: reg__1085
reg__828: reg__828
case__1057: case__28
reg__2555: reg__228
reg__1556: RTL_MULT29
dsp48e1__93: RTL_MULT39
case__2002: case__17
case__87: case__87
datapath__800: datapath__4
reg__2642: reg__221
dff__parameterized2__43: dff__parameterized2
reg__639: reg__639
reg__416: reg__416
reg__1953: reg__73
datapath__666: datapath__4
reg__3373: reg__1145
case__1576: case__27
reg__3832: reg
datapath__525: datapath__3
case__1743: case__28
riu2_mapping__5: riu2_mapping
Node__398: Node
Node__406: Node
reg__2726: reg__82
datapath__1516: datapath
reg__1819: reg__244
reg__2312: reg__231
datapath__1099: datapath__3
reg__1486: RTL_MULT38
Line_buffer_controller__26: Line_buffer_controller
datapath__1593: datapath__10
case__1867: case__14
reg__3890: reg__881
datapath__1664: datapath__22
Line_buffer__6: Line_buffer
datapath__185: datapath__4
plus_1__100: plus_1
datapath__988: datapath__4
datapath__1583: datapath
datapath__200: datapath__3
logic__1273: logic__7
datapath__341: datapath
reg__307: reg__307
datapath__151: datapath__4
Node__303: Node
muxpart: muxpart
logic__516: logic__516
case__1985: case__16
Node__478: Node
reg__3855: reg__1089
datapath__1143: datapath__3
mux_2_1__23: mux_2_1
Node__281: Node
reg__2049: reg__254
case__1794: case__14
reg__885: reg__885
Sorting_network__152: Sorting_network
reg__1695: reg__78
logic__111: logic__111
reg__2836: reg__70
datapath__173: datapath__4
logic__1371: logic
reg__3953: reg__878
datapath: datapath
datapath__360: datapath__4
datapath__987: datapath__3
case__2124: case__14
case__1497: case__28
reg__3933: reg__886
plus_1__186: plus_1
Node__388: Node
case: case
mux_2_1__126: mux_2_1
reg__1471: RTL_ADD61
muxpart__228: muxpart__228
mux_2_1__181: mux_2_1
reg__3283: reg__1157
logic__90: logic__90
Node__583: Node
case__1656: case__27
reg__966: reg__966
datapath__160: datapath__3
logic__1441: logic__5
reg__571: reg__571
logic__1551: logic__258
reg__3112: RTL_REG_SYNC834
riu2_mapping__1: riu2_mapping
dff__parameterized0__39: dff__parameterized0
reg__1210: reg__1210
logic__832: logic__832
reg__2101: reg__67
sum__parameterized3__1: sum__parameterized3
case__1093: case__28
sum__parameterized3__26: sum__parameterized3
dsp48e1__77: RTL_REG_SYNC1075
case__1758: case__27
case__694: case__27
logic__84: logic__84
datapath__494: datapath__4
reg__3699: RTL_MUX369
ram: RTL_REG_SYNC981
datapath__1401: datapath__22
dsp48e1__119: dsp48e1__23
reg__2329: reg__79
case__2172: case__14
extram: extram
dff__parameterized7__4: dff__parameterized7
reg__104: reg__104
reg__2415: reg__73
plus_1__31: plus_1
reg__634: reg__634
shift_registers__parameterized1: shift_registers__parameterized1
datapath__144: datapath__3
Sorting_network__4: Sorting_network
datapath__208: datapath__3
Node__100: Node
reg__925: reg__925
reg__2747: reg__79
datapath__781: datapath__3
Node__612: Node
logic__1310: logic__423
reg__3154: reg__1156
logic__322: logic__322
case__534: case__27
muxpart__407: muxpart
Line_buffer_datapath__19: Line_buffer_datapath
reg__3559: reg__1
plus_1__149: plus_1
reg__1708: reg__83
datapath__1188: datapath__4
mux_2_1__122: mux_2_1
logic__107: logic__107
reg__2990: reg__4
Line_buffer_controller__5: Line_buffer_controller
Node__242: Node
reg__1856: reg__72
logic__30: logic__30
case__1986: case__15
case__1616: case__27
case__1972: case__16
case__1782: case__14
case__197: case__197
reg__171: reg__171
muxpart__446: muxpart
reg__471: RTL_GT24
Line_buffer__24: Line_buffer
reg__2225: reg__238
reg__3603: reg
dff__parameterized0__140: dff__parameterized0
reg__1248: reg__1248
reg__621: reg__621
dsp48e1__69: dsp48e1__69
datapath__488: datapath__4
reg__1610: reg__73
logic__1542: logic__418
reg__293: reg__293
dff__parameterized0__173: dff__parameterized0
case__2061: case__136
sum__1: sum
reg__3485: reg
muxpart__270: muxpart__270
reg__123: reg__123
reg__2515: reg__71
datapath__398: datapath__4
reg__1827: reg__236
case__1623: case__28
case__1027: case__28
logic__64: logic__64
Node__585: Node
reg__780: reg__780
case__718: case__27
plus_1__184: plus_1
Sorting_network__120: Sorting_network
reg__189: reg__189
datapath__127: datapath__4
reg__213: reg__213
mux_2_1__87: mux_2_1
reg__1733: reg__76
dff__parameterized0__117: dff__parameterized0
reg__589: reg__589
reg__2291: reg__252
mux_2_1__194: mux_2_1
reg__696: reg__696
reg__3476: reg__1
datapath__1131: datapath__3
datapath__1636: datapath__23
counter__8: counter__4
reg__2059: reg__244
Node__226: Node
reg__77: reg__77
case__1889: case__15
logic__1386: logic__4
Node__580: Node
case__778: case__27
reg__2870: reg
muxpart__206: muxpart__206
datapath__1576: datapath
mux_2_1__50: mux_2_1
reg__3050: reg__1089
dff__parameterized0__2: dff__parameterized0
mux_2_1__84: mux_2_1
muxpart__400: muxpart
SortAscending7__11: SortAscending7
reg__2644: reg__84
sum__parameterized5__9: sum__parameterized5
reg__728: reg__728
reg__3651: RTL_RAM1
reg__2264: reg__82
case__670: case__27
extram__29: extram
reg__846: reg__846
Node__262: Node
TopModule_datapath__GCB0: TopModule_datapath__GCB0
reg__1344: dff__parameterized9
case__935: case__28
reg__1463: RTL_ADD62
muxpart__399: muxpart
reg__1190: reg__1190
reg__2419: reg__69
datapath__472: datapath__4
case__1527: case__28
case__609: case__28
case__273: case__273
reg__1290: RTL_MUX432
case__1207: case__28
logic__1487: logic__7
reg__3034: reg__647
Sorting_network__150: Sorting_network
Line_buffer__2: Line_buffer
reg__3111: RTL_ROM246
case__1938: case__14
case__1741: case__28
case__2084: case__17
case__1376: case__27
reg__3300: reg__1140
reg__1339: RTL_REG_SYNC449
case__480: case__480
Line_buffer__53: Line_buffer
reg__3235: reg__1153
reg__497: reg__497
muxpart__315: muxpart__315
dff__parameterized0__41: dff__parameterized0
reg__3690: RTL_MUX368
reg__2364: reg__259
datapath__222: datapath__3
case__1443: case__28
reg__235: reg__235
datapath__826: datapath__4
datapath__1567: datapath
case__907: case__28
case__741: case__28
Node__214: Node
dff__parameterized1__19: dff__parameterized1
case__1353: case__28
reg__2539: reg__244
reg__40: reg__40
datapath__611: datapath__3
reg__3184: reg__1152
case__1691: case__28
reg__3591: reg
reg__3549: reg
plus_1__parameterized0__5: plus_1__parameterized0
shift_registers__parameterized1__6: shift_registers__parameterized1
datapath__1025: datapath__3
datapath__815: datapath__3
logic__975: logic__975
case__69: case__69
case__1126: case__27
reg__3017: RTL_ADD45
dff__parameterized1__22: dff__parameterized1
reg__3042: reg__647
mux_2_1__108: mux_2_1
case__1142: case__27
dsp48e1__6: dsp48e1__6
logic__42: logic__42
Line_buffer_controller__54: Line_buffer_controller
datapath__1347: datapath__23
case__1780: case__16
case__1799: RTL_ROM260
logic__808: logic__808
reg__3677: reg__542
reg__1847: reg__81
datapath__1288: datapath__3
reg__354: reg__354
logic__1352: logic__7
logic__1357: logic__5
datapath__447: datapath__3
datapath__375: datapath__3
Line_buffer__16: Line_buffer
datapath__917: datapath__3
Node__452: Node
reg__3760: reg__456
reg__2216: reg__247
extram__66: extram
reg__1536: RTL_REG_SYNC1045
Line_buffer__57: Line_buffer
reg__533: RTL_REG_SYNC846
dff__parameterized2__33: dff__parameterized2
reg__1007: reg__1007
Line_buffer__50: Line_buffer
reg__2772: reg__251
datapath__890: datapath__4
case__1416: case__27
case__1157: case__28
case__837: case__28
reg__2476: reg__227
case__1471: case__28
reg__3725: reg__4
counter: counter
datapath__1383: datapath__23
case__1043: case__28
case__1774: case__16
dff__parameterized0__148: dff__parameterized0
datapath__237: datapath__4
datapath__785: datapath__3
datapath__1051: datapath__3
case__1803: case__244
datapath__1158: datapath__4
mux_2_1__166: mux_2_1
Node__178: Node
mux_2_1__95: mux_2_1
datapath__370: datapath__4
datapath__744: datapath__4
datapath__121: datapath__4
Sorting_network__97: Sorting_network
reg__2903: RTL_REG_SYNC1016
logic__468: logic__468
reg__3000: reg
case__1509: case__28
reg__164: reg__164
reg__2413: reg__75
case__1331: case__28
case__993: case__28
case__592: case__27
reg__387: reg__387
dsp48e1__73: dsp48e1__73
reg__1640: reg__79
datapath__1292: datapath__3
case__999: case__28
reg__3765: reg
dff__93: dff
datapath__1616: datapath__23
case__479: case__479
reg__1461: RTL_REG_SYNC1112
reg__1590: reg__75
datapath__1301: datapath__4
datapath__853: datapath__3
datapath__278: datapath__3
reg__3093: reg__1
datapath__704: datapath__4
NI_calc__parameterized1__7: RTL_REG_SYNC1013
reg__523: RTL_ROM255
datapath__582: datapath__4
Line_buffer_datapath__39: Line_buffer_datapath
case__42: case__42
reg__2946: reg__651
reg__1301: RTL_REG_ASYNC73
mux_2_1__46: mux_2_1
datapath__1427: datapath__7
reg__2417: reg__71
Sorting_network__52: Sorting_network
reg__3959: reg__1
reg__2192: reg__74
counter__9: RTL_REG_SYNC837
reg__2010: reg__78
case__1403: case__28
reg__2428: reg__78
datapath__721: datapath__3
reg__492: reg__492
muxpart__371: RTL_REG_SYNC998
reg__1409: RTL_REG_SYNC462
case__1874: case__14
reg__2645: reg__83
logic__195: logic__195
Median_filter_7x7_calc__GCB0: Median_filter_7x7_calc__GCB0
dff__2: dff
reg__1904: reg__239
plus_1__97: plus_1
mux_2_1__137: mux_2_1
case__1557: case__28
reg__1056: reg__1056
dsp48e1__5: dsp48e1__5
reg__2937: reg__424
dff__parameterized0__238: dff__parameterized0
dff__91: dff
logic__1341: logic__322
reg__2991: reg__4
reg__3142: reg__425
case__428: case__428
reg__594: reg__594
dff__parameterized8__10: dff__parameterized8
reg__2024: reg__82
muxpart__37: muxpart__37
case__1037: case__28
reg__202: reg__202
reg__1397: RTL_MUX135
reg__1405: RTL_REG_SYNC478
reg__592: reg__592
case__759: case__28
reg__2411: reg__77
reg__2354: reg__72
dff__74: dff
datapath__1082: datapath__4
Sorting_network__14: Sorting_network
reg__755: reg__755
reg__3756: reg__460
case__794: case__27
datapath__1397: RTL_REG_SYNC1037
datapath__1282: datapath__3
logic__100: logic__100
case__27: case__27
case__89: case__89
reg__483: RTL_REG_SYNC869
datapath__1052: datapath__4
logic__52: logic__52
reg__3691: reg__542
case__1850: case__14
datapath__604: datapath__4
datapath__1278: datapath
datapath__1063: datapath__3
case__734: case__27
case__1708: case__27
datapath__1488: datapath
Node__228: Node
case__1463: case__28
case__1156: case__27
case__1555: case__28
case__1680: case__27
datapath__68: datapath__3
reg__2691: reg__252
reg__2316: reg__227
datapath__436: datapath__4
reg__3512: reg__1
reg__3188: reg__1148
reg__548: RTL_REG_SYNC829
reg__3289: reg__1151
datapath__681: datapath__3
mux_2_1__9: mux_2_1
logic__694: logic__694
reg__3644: reg__645
muxpart__390: muxpart__77
case__537: case__28
counter__10: counter__3
muxpart__141: muxpart__141
case__1348: case__27
case__886: case__27
Sorting_network__54: Sorting_network
case__1872: case__14
reg__3165: reg__1145
reg__2420: reg__68
reg__1914: reg__229
case__148: case__148
datapath__361: datapath__3
reg__3762: reg__454
case__1489: case__28
mux_2_1__82: mux_2_1
reg__1604: reg__79
muxpart__241: muxpart__241
case__1020: case__27
datapath__667: datapath__3
Line_buffer_datapath__17: Line_buffer_datapath
reg__3114: RTL_ROM257
plus_1__145: plus_1
plus_1__69: plus_1
reg__1665: reg__72
reg__1919: reg__224
SortAscending5__15: SortAscending5
Line_buffer_datapath__21: Line_buffer_datapath
datapath__924: datapath__4
logic__1387: logic
reg__4: reg__4
logic__894: logic__894
reg__1582: reg__83
mux_2_1__18: mux_2_1
Node__1: Node
reg__1688: reg__67
reg__2821: reg__67
reg__3486: reg__1
reg__3105: RTL_MUX370
reg__2799: reg__224
datapath__711: datapath__3
reg__2107: reg__79
extram__45: extram
datapath__634: datapath__4
reg__3367: reg__1151
case__1166: case__27
case__709: case__28
reg__1784: reg__82
reg__1586: reg__79
reg__3683: RTL_MUX368
dff__117: dff
muxpart__38: muxpart__38
reg__968: reg__968
Node__300: Node
dff__71: dff
reg__1779: reg__1
reg__1525: RTL_LATCH139
case__1796: case__310
case__560: case__27
case__1299: case__28
case__728: case__27
dff__32: dff
reg__1796: reg__70
reg__78: reg__78
Sorting_network__145: Sorting_network
reg__3067: reg__425
datapath__1208: datapath__4
datapath__15: RTL_REG_SYNC859
Node__40: Node
reg__605: reg__605
datapath__1514: datapath
case__1307: case__28
Line_buffer_controller__35: Line_buffer_controller
reg__3757: reg__459
logic__1374: logic__4
Line_buffer_datapath__51: Line_buffer_datapath
reg__3802: reg__424
muxpart__256: muxpart__256
reg__3980: reg
case__1252: case__27
Data_modulate_3x3: Data_modulate_3x3
reg__1130: reg__1130
case__1088: case__27
case__1432: case__27
muxpart__449: muxpart
reg__1310: RTL_REG_ASYNC68
shift_registers__parameterized2: shift_registers__parameterized2
sum__parameterized4__12: sum__parameterized4
muxpart__311: muxpart__311
muxpart__135: muxpart__135
Line_buffer_controller__36: Line_buffer_controller
reg__1942: reg__84
case__2142: case__14
logic__936: logic__936
Node__23: Node
datapath__1450: RTL_MUX373
plus_1__213: plus_1
logic__1457: logic__4
case__943: case__28
datapath__1005: datapath__3
reg__1519: RTL_REG_SYNC1012
Node__422: Node
Node__381: Node
dff__parameterized0__18: dff__parameterized0
reg__3120: reg__502
extram__6: extram
reg__3853: reg__1
Node__340: Node
reg__175: reg__175
reg__2648: reg__80
Line_buffer__64: Line_buffer
case__234: case__234
RD_calc__21: RD_calc
case__1849: case__14
NI_calc__parameterized0__1: NI_calc__parameterized0
muxpart__254: muxpart__254
reg__2943: reg__424
datapath__952: datapath__4
reg__3294: reg__1146
Node__293: Node
dff__50: dff
reg__1069: reg__1069
datapath__329: datapath__4
reg__3794: reg__651
reg__2007: reg__81
muxpart__230: muxpart__230
datapath__85: datapath__4
reg__518: RTL_ROM265
dff__parameterized0__85: dff__parameterized0
reg__2465: reg__238
reg__1494: Interpolation_R_x__parameterized2
reg__1045: reg__1045
reg__3449: reg__1147
reg__3320: reg__1146
dsp48e1__76: RTL_REG_SYNC1054
datapath__352: datapath__4
NI_calc__1: NI_calc
reg__2479: reg__224
reg__1629: reg__72
reg__730: reg__730
case__308: case__308
datapath__1422: datapath__7
case__1582: case__27
reg__3212: reg__1150
datapath__839: datapath__3
muxpart__261: muxpart__261
datapath__749: datapath__3
datapath__877: datapath__3
reg__3911: reg__884
case__1363: case__28
reg__2212: reg__251
reg__1781: reg__1
case__494: case__27
reg__432: reg__432
Node__238: Node
datapath__843: datapath__3
datapath__273: datapath__4
reg__2317: reg__226
reg__407: reg__407
datapath__1092: datapath__4
datapath__753: datapath__3
reg__1446: R4_patch_sum
muxpart__177: muxpart__177
datapath__643: datapath__3
reg__1368: shift_registers__parameterized4
extram__44: extram
reg__482: RTL_ROM275
datapath__829: datapath__3
datapath__319: datapath__4
case__1905: case__17
dsp48e1__67: dsp48e1__67
case__1383: case__28
reg__3438: reg__1158
muxpart__235: muxpart__235
case__1647: case__28
reg__1753: reg__74
reg__3810: reg__424
reg__2421: reg__67
reg__1821: reg__242
reg__92: reg__92
datapath__1110: datapath__4
Node__213: Node
reg__1679: reg__76
case__575: case__28
reg__2245: reg__83
dsp48e1__33: dsp48e1__33
case__1950: case__14
reg__296: reg__296
case__2185: case__14
logic__1309: logic__424
case__100: case__100
case__1524: case__27
reg__135: reg__135
reg__3087: reg__1
reg__1019: reg__1019
logic__1636: logic__7
muxpart__237: muxpart__237
plus_1__80: plus_1
case__1502: case__27
logic__644: logic__644
case__1067: case__28
dff__parameterized0__237: dff__parameterized0
R6_sum__1: R6_sum
reg__1968: reg__255
logic__879: logic__879
case__843: case__28
reg__1138: reg__1138
case__2021: case__16
datapath__51: datapath__4
datapath__1683: datapath
case__548: case__27
shift_registers__parameterized6__2: shift_registers__parameterized6
shift_registers__parameterized3: shift_registers__parameterized3
case__1692: case__27
datapath__876: datapath__4
shift_registers__parameterized6__12: shift_registers__parameterized6
reg__2218: reg__245
case__1944: case__14
mux_2_1__62: mux_2_1
reg__3076: reg__425
datapath__825: datapath__3
case__1406: case__27
sum__3: sum
mux_2_1__10: mux_2_1
logic__496: logic__496
case__533: case__28
reg__3724: reg__649
reg__3587: reg
case__1805: case__242
datapath__1257: datapath__3
reg__676: reg__676
datapath__1448: datapath
Line_buffer_controller__62: Line_buffer_controller
dff__parameterized0__190: dff__parameterized0
case__2053: case__148
Node__358: Node
case__1130: case__27
reg__218: reg__218
dsp48e1__11: dsp48e1__11
reg__769: reg__769
dff__parameterized0__205: dff__parameterized0
case__979: case__28
reg__3524: reg__1
reg__2586: reg__80
reg__3266: reg__1148
Node__597: Node
case__750: case__27
reg__2887: RTL_MULT29
case__1952: case__14
datapath__1703: datapath
logic__897: logic__897
case__506: case__27
Node__519: Node
datapath__842: datapath__4
reg__3234: reg__1154
datapath__1473: datapath
datapath__712: datapath__4
reg__1562: RTL_REG_SYNC1038
reg__736: reg__736
dff__parameterized1__15: dff__parameterized1
case__465: case__465
datapath__178: datapath__3
dff__parameterized0__32: dff__parameterized0
mux_2_1__37: mux_2_1
Line_buffer_controller__63: Line_buffer_controller
extram__15: extram
dff__parameterized0__46: dff__parameterized0
reg__1618: reg__83
reg__3104: RTL_ROM265
case__1546: case__27
reg__3707: reg
datapath__294: datapath__3
dff__parameterized0__221: dff__parameterized0
case__1508: case__27
logic__265: RTL_ROM273
dsp48e1__43: dsp48e1__43
Line_buffer_controller__55: Line_buffer_controller
case__1450: case__27
reg__2076: reg__227
reg__374: reg__374
case__1321: case__28
case__516: case__27
reg__1318: RTL_REG_ASYNC84
reg__2217: reg__246
reg__1458: RTL_ADD58
plus_1__161: plus_1
datapath__1026: datapath__4
reg__193: reg__193
reg__3270: reg__1144
counter__2: counter__2
Node__367: Node
case__1230: case__27
mux_2_1__157: mux_2_1
case__868: case__27
dff__parameterized1__17: dff__parameterized1
reg__3546: reg__1
Node__37: Node
datapath__1302: datapath__3
logic__1460: logic__5
reg__170: reg__170
mux_2_1__167: mux_2_1
case__2045: case__16
dff__parameterized0__169: dff__parameterized0
Node__210: Node
datapath__1305: datapath__4
reg__2412: reg__76
plus_1__parameterized0__1: plus_1__parameterized0
Line_buffer_datapath__23: Line_buffer_datapath
reg__2115: reg__71
reg__3758: reg__458
datapath__1676: datapath
case__1711: case__28
Line_buffer_datapath__34: Line_buffer_datapath
reg__23: reg__23
reg__3709: reg__1
datapath__456: datapath__4
datapath__1469: datapath
Node__223: Node
reg__3502: reg__1
mux_2_1__161: mux_2_1
dsp48e1__83: RTL_REG_SYNC1065
reg__1385: RTL_REG_SYNC470
reg__3339: reg__1153
case__1744: case__27
dff__parameterized2__39: dff__parameterized2
reg__2362: reg__261
dff__parameterized0__3: dff__parameterized0
reg__1990: reg__233
case__1798: RTL_ROM248
case__1482: case__27
reg__3542: reg__1
reg__3795: reg__650
datapath__862: datapath__4
case__1826: case__14
case__1391: case__28
datapath__1605: datapath
mux_2_1__88: mux_2_1
plus_1__2: plus_1
datapath__918: datapath__4
reg__1379: RTL_REG_SYNC454
case__95: case__95
case__1932: case__14
reg__231: reg__231
muxpart__168: muxpart__168
case__1065: case__28
case__1394: case__27
dff__parameterized10__7: RTL_REG_SYNC1042
reg__1160: reg__1160
dff__parameterized7__8: dff__parameterized7
reg__3374: reg__1144
datapath__89: datapath__4
reg__2818: reg__70
reg__2363: reg__260
case__1263: case__28
dff__parameterized0__125: dff__parameterized0
dsp48e1__58: dsp48e1__58
datapath__676: datapath__4
plus_1__142: plus_1
reg__151: reg__151
datapath__1510: datapath
datapath__1405: datapath__22
reg__2649: reg__79
Node__117: Node
case__2036: case__14
Line_buffer__38: Line_buffer
reg__733: reg__733
reg__3043: reg
reg__2669: reg__77
mux_2_1__158: mux_2_1
reg__835: reg__835
Line_buffer__10: Line_buffer
logic__1032: logic__1032
Node__200: Node
case__2052: case__149
plus_1__78: plus_1
datapath__206: datapath__3
reg__3903: reg__880
case__93: case__93
Node__217: Node
reg__3025: reg__647
case__1244: case__27
logic__1286: logic__5
case__1846: case__16
dff__parameterized8__12: dff__parameterized8
datapath__804: datapath__4
case__1322: case__27
Node__21: Node
reg__2950: reg__4
reg__4001: reg__1
case__36: case__36
datapath__106: datapath__3
case__623: case__28
datapath__575: datapath__3
reg__2035: reg__71
reg__2824: reg__82
datapath__1057: datapath__3
reg__1328: RTL_REG_SYNC456
reg__3432: reg__1138
reg__259: reg__259
reg__3934: reg__885
reg__1591: reg__74
RD_calc__18: RD_calc
logic__554: logic__554
muxpart__266: muxpart__266
reg__1617: reg__84
Line_buffer_controller__33: Line_buffer_controller
datapath__894: datapath__4
logic__482: logic__482
datapath__1709: datapath
datapath__1037: datapath__3
reg__3965: reg__1
case__1654: case__27
datapath__119: datapath__4
mux_2_1__25: mux_2_1
reg__1632: reg__69
plus_1__173: plus_1
dff__parameterized1__26: dff__parameterized1
reg__2494: reg__74
Line_buffer_controller__51: Line_buffer_controller
muxpart__140: muxpart__140
muxpart__116: muxpart__116
dff__parameterized2__44: dff__parameterized2
datapath__187: datapath__4
reg__2722: reg__221
Node__175: Node
Node__619: Node
reg__1146: reg__1146
case__1633: case__28
case__2165: case__14
muxpart__130: muxpart__130
reg__476: RTL_REG_SYNC855
Sorting_network__40: Sorting_network
datapath__1316: datapath__3
reg__881: reg__881
logic__1569: logic__1144
logic__1360: logic__7
Node__192: Node
case__1149: case__28
reg__565: reg__565
Node__561: Node
reg__3505: reg
Node__168: Node
dff__63: dff
case__847: case__28
reg__3562: reg__1
reg__3312: reg__1154
datapath__29: datapath__29
muxpart__426: muxpart
case__657: case__28
Node__259: Node
reg__1557: RTL_REG_SYNC1039
muxpart__302: muxpart__302
datapath__1431: datapath__7
Node__154: Node
SortAscending5__30: SortAscending5
reg__2732: reg__76
logic__1305: logic__419
logic__855: logic__855
reg__382: reg__382
logic__649: logic__649
case__663: case__28
dff__parameterized0__232: dff__parameterized0
reg__1581: reg__84
logic__1373: logic__5
reg__2414: reg__74
reg__1822: reg__241
reg__398: reg__398
datapath__1629: datapath__24
reg__3661: reg__432
reg__3763: reg__453
reg__3928: reg__879
datapath__1492: datapath
shift_registers__parameterized3__7: shift_registers__parameterized3
case__1940: case__14
case__964: case__27
datapath__1643: datapath__23
mux_2_1__101: mux_2_1
muxpart__16: muxpart__16
SortAscending7__9: SortAscending7
reg__3954: reg__877
case__2146: case__14
reg__3622: reg__1104
mux_2_1__116: mux_2_1
datapath__168: datapath__3
reg__845: reg__845
datapath__1061: datapath__3
reg__331: reg__331
reg__1200: reg__1200
case__1283: case__28
Line_buffer__56: Line_buffer
reg__1080: reg__1080
dff__parameterized2__6: dff__parameterized2
plus_1__126: plus_1
Sorting_network__188: Sorting_network
Line_buffer_datapath__45: Line_buffer_datapath
datapath__957: datapath__3
case__518: case__27
reg__2511: reg__75
case__1390: case__27
datapath__833: datapath__3
R2_sum__1: R2_sum
Node__590: Node
reg__3470: reg__1
reg__1724: reg__67
datapath__713: datapath__3
reg__3766: reg
reg__2792: reg__231
logic__1475: logic__7
datapath__1505: datapath
reg__1447: RTL_REG_SYNC1123
reg__3044: reg__647
case__1775: case__15
reg__1399: RTL_LATCH100
Sorting_network__172: Sorting_network
case__971: case__28
case__57: case__57
reg__1900: reg__243
reg__2071: reg__232
reg__3473: reg
reg__3531: reg__1
reg__552: reg__552
reg__1387: RTL_MUX134
plus_1__212: plus_1
mux_2_1__91: mux_2_1
Sorting_network__93: Sorting_network
case__1235: case__28
dff__94: dff
reg__837: reg__837
logic__262: RTL_REG_SYNC667
SortAscending5__13: SortAscending5
Node__603: Node
Node__316: Node
logic__1384: logic__7
reg__751: reg__751
logic__1550: logic__259
datapath__233: datapath__4
reg__1512: RTL_ADD54
datapath__1044: datapath__4
reg__1758: reg__69
reg__1747: reg__80
datapath__1606: datapath
reg__1282: RTL_REG_SYNC1142
muxpart__450: muxpart
mux_2_1__111: mux_2_1
reg__689: reg__689
Node__407: Node
Node__568: Node
reg__2779: reg__244
mux_2_1__19: mux_2_1
case__1121: case__28
plus_1__129: plus_1
muxpart__159: muxpart__159
reg__2223: reg__240
reg__3200: reg__1136
case__31: case__31
case__1516: case__27
logic__1311: logic__422
reg__674: reg__674
Node__465: Node
case__146: case__146
datapath__949: datapath__3
reg__3723: reg
muxpart__442: muxpart
logic__1573: logic__417
Node__70: Node
mux_2_1__38: mux_2_1
reg__2339: reg__69
reg__2490: reg__78
sum__parameterized3__7: sum__parameterized3
reg__3509: reg
case__1073: case__28
datapath__476: datapath__4
sum__parameterized3__25: sum__parameterized3
reg__1970: reg__253
case__45: case__45
datapath__548: datapath__4
reg__1485: Interpolation_calc__parameterized8
reg__2116: reg__70
case__656: case__27
reg__3588: reg__1
muxpart__438: muxpart__57
reg__3879: reg__880
sum__parameterized3__15: sum__parameterized3
mux_2_1__61: mux_2_1
muxpart__420: muxpart
datapath__846: datapath__4
Node__257: Node
datapath__932: datapath__4
reg__300: reg__300
datapath__91: datapath__4
datapath__423: datapath__3
datapath__1635: datapath__23
Sorting_network__80: Sorting_network
Line_buffer_controller__44: Line_buffer_controller
datapath__937: datapath__3
reg__1012: reg__1012
reg__1948: reg__78
reg__1051: reg__1051
reg__3866: reg__881
reg__1158: reg__1158
reg__3403: reg__1141
reg__2051: reg__252
Node__364: Node
case__1523: case__28
reg__264: reg__264
reg__3260: reg__1154
plus_1__5: plus_1
datapath__30: datapath__30
Node__518: Node
case__1702: case__27
datapath__1657: datapath__32
sum__parameterized3__37: sum__parameterized3
Node__324: Node
case__2009: case__16
plus_1__75: plus_1
logic__1326: logic__417
reg__1374: RTL_REG_SYNC1138
datapath__1036: datapath__4
mux_2_1__45: mux_2_1
Node__511: Node
dff__parameterized2__18: dff__parameterized2
datapath__330: datapath__3
datapath__1364: datapath__24
dff__parameterized2__16: dff__parameterized2
Sorting_network__136: Sorting_network
plus_1__89: plus_1
case__1412: case__27
RD__2: RD
datapath__1182: datapath__4
datapath__431: datapath__3
datapath__613: datapath__3
reg__2326: reg__82
datapath__1236: datapath__4
case__2005: case__14
case__925: case__28
logic__1266: logic__5
reg__1559: RTL_REG_SYNC1044
reg__2739: reg__69
datapath__1416: datapath__9
reg__3764: reg__452
reg__2220: reg__243
reg__2646: reg__82
dff__57: dff
datapath__175: datapath__4
case__1291: case__28
reg__957: reg__957
dff__126: dff
reg__2579: reg__69
dff__113: dff
datapath__1379: datapath__24
reg__1416: RTL_MUX131
reg__2360: reg__263
datapath__33: datapath__33
logic__691: logic__691
datapath__214: datapath__3
reg__4004: reg__1
reg__2884: RTL_REG_SYNC1044
case__181: case__181
reg__3921: reg__886
sum__parameterized0__11: sum__parameterized0
case__1658: case__27
Node__482: Node
datapath__357: datapath__3
reg__13: reg__13
logic__132: logic__132
datapath__1019: datapath__3
case__1058: case__27
datapath__1338: datapath__25
Sorting_network__67: Sorting_network
Node__458: Node
reg__2213: reg__250
reg__1534: RTL_REG_SYNC1025
reg__211: reg__211
datapath__86: datapath__3
dff__44: dff
dff__parameterized0__58: dff__parameterized0
reg__902: reg__902
Node__326: Node
Line_buffer_controller__22: Line_buffer_controller
plus_1__44: plus_1
dff__parameterized0__15: dff__parameterized0
reg__322: reg__322
plus_1__94: plus_1
reg__1107: reg__1107
logic__1364: logic__7
dsp48e1__123: dsp48e1__64
datapath__462: datapath__4
logic__617: logic__617
RD_calc__5: RD_calc
datapath__34: RTL_REG_SYNC1037
reg__3539: reg__1
case__567: case__28
dff__parameterized7__10: dff__parameterized7
datapath__1577: datapath
case__278: case__278
case__29: case__29
reg__3647: reg__644
reg__2663: reg__83
reg__2219: reg__244
case__554: case__27
reg__179: reg__179
case__646: case__27
mux_2_1__129: mux_2_1
sum__parameterized5__3: sum__parameterized5
dff__parameterized0__27: dff__parameterized0
reg__14: reg__14
reg__930: reg__930
case__1222: case__27
reg__1168: reg__1168
reg__1521: Interpolation_R_x__parameterized1
datapath__703: datapath__3
case__742: case__27
reg__1673: reg__82
logic__199: RTL_MUX457
mux_2_1__12: mux_2_1
reg__2948: reg
logic__793: logic__793
reg__343: reg__343
datapath__1368: datapath__23
dff__95: dff
datapath__1650: datapath__23
dsp48e1__91: RTL_REG_SYNC1086
datapath__1213: datapath__3
reg__3796: reg
reg__851: reg__851
case__1451: case__28
reg__1004: reg__1004
reg__3785: reg__4
reg__857: reg__857
logic__1388: logic__7
reg__3759: reg__457
reg__1422: RTL_LATCH99
logic__1312: logic__421
datapath__261: datapath__4
reg__1178: reg__1178
reg__3684: reg__542
reg__2994: reg__424
datapath__198: datapath__3
logic__1370: logic__4
reg__645: reg__645
mux_2_1__168: mux_2_1
dff__58: dff
reg__3721: reg__651
Line_buffer__36: Line_buffer
Node__616: Node
datapath__1053: datapath__3
plus_1__70: plus_1
reg__3227: reg__1135
logic__778: logic__778
dff__parameterized0__166: dff__parameterized0
case__2079: case__16
case__2040: case__15
reg__849: reg__849
Node__164: Node
SortAscending5__5: SortAscending5
case__1426: case__27
logic__117: logic__117
case__571: case__28
Node__401: Node
case__1433: case__28
plus_1__227: plus_1
logic__1498: logic
case__1119: case__28
Data_modulate_7x7: Data_modulate_7x7
logic__623: logic__623
Buffer_12_rows_ci: Buffer_12_rows_ci
dff__parameterized8__1: dff__parameterized8
reg__667: reg__667
Sorting_network__49: Sorting_network
datapath__1079: datapath__3
dff__parameterized0__213: dff__parameterized0
case__1417: case__28
extram__42: extram
plus_1__112: plus_1
reg__2172: reg__76
reg__93: reg__93
case__1806: case__241
case__245: case__245
datapath__1519: datapath
Node__50: Node
reg__3862: reg__885
reg__1436: RTL_MUX143
reg__3656: reg__437
dff__parameterized0__17: dff__parameterized0
mux_2_1__92: mux_2_1
case__2173: case__14
case__1636: case__27
datapath__286: datapath__3
datapath__193: datapath__4
reg__1028: reg__1028
logic__593: logic__593
Line_buffer__49: Line_buffer
reg__270: reg__270
reg__847: reg__847
datapath__1123: datapath__3
reg__3233: reg__1155
muxpart__218: muxpart__218
Node__485: Node
reg__2346: reg__80
extram__68: extram
reg__1623: reg__78
reg__1844: reg__84
reg__535: RTL_MUX360
reg__3573: reg__1
reg__2794: reg__229
dsp48e1__23: dsp48e1__23
case__365: case__365
reg__3700: RTL_ROM252
reg__3770: reg
reg__1637: reg__82
reg__3970: reg__1
logic__1287: logic__4
logic__996: logic__996
Node__116: Node
case__803: case__28
datapath__469: datapath__3
datapath__301: datapath__4
reg__2246: reg__82
datapath__982: datapath__4
Sorting_network__33: Sorting_network
reg__2838: reg__68
reg__347: reg__347
case__1735: case__28
dff__parameterized3__10: dff__parameterized3
reg__2658: reg__70
datapath__411: datapath__3
reg__3484: reg__1
reg__1975: reg__248
logic__1378: logic__4
Line_buffer_controller__31: Line_buffer_controller
Node__558: Node
datapath__280: datapath__3
reg__226: reg__226
case__1135: case__28
datapath__933: datapath__3
datapath__1613: datapath
reg__725: reg__725
case__893: case__28
reg__3274: reg__1140
reg__3936: reg__883
reg__2572: reg__76
case__340: case__340
reg__1595: reg__70
datapath__386: datapath__4
case__1528: case__27
datapath__962: datapath__4
Node__85: Node
dff__parameterized1__14: dff__parameterized1
Node__149: Node
case__2055: case__146
reg__2723: reg__220
case__599: case__28
case__2119: case__17
reg__2790: reg__233
reg__558: reg__558
logic__26: logic__26
muxpart__125: muxpart__125
case__483: case__483
reg__1786: reg__80
reg__3160: reg__1150
reg__3791: reg__424
extram__60: extram
datapath__22: datapath__22
logic__1637: logic__5
datapath__123: datapath__4
case__1958: case__14
reg__1375: mux_2_1
case__39: case__39
Line_buffer_datapath__49: Line_buffer_datapath
SortAscending5__18: SortAscending5
reg__3195: reg__1141
reg__1891: reg__252
reg__3568: reg__1
case__978: case__27
reg__1862: reg__84
muxpart__282: muxpart__282
datapath__190: datapath__3
case__681: case__28
case__1168: case__27
reg__256: reg__256
reg__156: reg__156
case__952: case__27
reg__1032: reg__1032
muxpart__216: muxpart__216
reg__1047: reg__1047
reg__1713: reg__78
reg__2580: reg__68
datapath__784: datapath__4
logic__1585: logic__7
datapath__526: datapath__4
case__871: case__28
datapath__1101: datapath__3
logic__661: logic__661
case__887: case__28
reg__3252: reg__1136
extram__10: extram
reg__1276: RTL_ADD65
reg__2020: reg__68
reg__3110: RTL_MUX362
case__706: case__27
datapath__908: datapath__4
datapath__43: datapath__4
dff__parameterized2__48: dff__parameterized2
reg__2970: reg__4
extram__12: extram
reg__2152: reg__231
reg__3060: reg__426
reg__2221: reg__242
case__52: case__52
muxpart__298: muxpart__298
sum__parameterized3__42: sum__parameterized3
Sorting_network__178: Sorting_network
dff__parameterized10__3: RTL_REG_SYNC1042
reg__1889: reg__254
extram__14: extram
muxpart__452: muxpart
reg__948: reg__948
reg__3861: reg__886
case__1820: case__14
datapath__627: datapath__3
dff__parameterized0__137: dff__parameterized0
reg__335: reg__335
reg__659: reg__659
sum__parameterized4__15: sum__parameterized4
SortAscending7__3: SortAscending7
Node__433: Node
Data_modulate_3x3_controller: Data_modulate_3x3_controller
reg__864: reg__864
datapath__1463: datapath__7
reg__1479: reg__1479
datapath__1212: datapath__4
reg__1650: reg__69
logic__70: logic__70
Node__528: Node
reg__1039: reg__1039
case__820: case__27
reg__716: reg__716
reg__3761: reg__455
reg__544: RTL_REG_SYNC849
datapath__723: datapath__3
reg__2656: reg__72
datapath__1442: datapath
Node__445: Node
case__934: case__27
reg__3355: reg__1137
reg__275: reg__275
case__767: case__28
reg__101: reg__101
extram__24: extram
case__1588: case__27
reg__721: reg__721
reg__710: reg__710
reg__1044: reg__1044
logic__264: RTL_REG_SYNC670
datapath__1679: datapath
dsp48e1__21: dsp48e1__21
datapath__1090: datapath__4
case__848: case__27
datapath__70: datapath__3
case__1951: case__14
reg__2214: reg__249
datapath__1570: datapath
datapath__1456: datapath__8
datapath__107: datapath__4
Node__631: Node
datapath__1484: datapath
datapath__972: datapath__4
Node__336: Node
Node__289: Node
reg__2449: reg__254
case__1221: case__28
reg__498: reg__498
case__790: case__27
reg__811: reg__811
plus_1__172: plus_1
datapath__135: datapath__4
reg__1553: RTL_MULT26
logic__1288: logic
dff__66: dff
case__917: case__28
muxpart__154: muxpart__154
Node__443: Node
reg__2932: reg__649
plus_1__207: plus_1
reg__2222: reg__241
Node__376: Node
reg__3333: reg__1159
dff__parameterized0__236: dff__parameterized0
reg__501: reg__501
dff__62: dff
reg__652: reg__652
case__600: case__27
reg__2791: reg__232
datapath__622: datapath__4
dff__parameterized3__13: dff__parameterized3
reg__3576: reg__1
reg__160: reg__160
reg__1255: reg__1255
reg__1233: reg__1233
reg__3918: reg__877
reg__3116: RTL_MUX372
logic__1380: logic__7
sum__parameterized3__17: sum__parameterized3
dff__parameterized4__4: dff__parameterized4
reg__3516: reg__1
datapath__534: datapath__4
logic__572: logic__572
plus_1__85: plus_1
case__914: case__27
Sorting_network__43: Sorting_network
reg__2224: reg__239
datapath__1199: datapath__3
muxpart__355: muxpart__355
logic__1401: logic__5
reg__1410: RTL_ROM37
plus_1__67: plus_1
reg__2659: reg__69
Node__68: Node
case__856: case__27
datapath__1114: datapath__4
plus_1__221: plus_1
reg__3100: RTL_MUX359
plus_1__56: plus_1
reg__2156: reg__227
reg__1129: reg__1129
logic__25: logic__25
logic__525: logic__525
reg__1000: reg__1000
reg__892: reg__892
case__2114: case__16
datapath__1148: datapath__4
datapath__1582: datapath
Node__331: Node
reg__3180: reg__1156
reg__1097: reg__1097
logic__676: logic__676
reg__2929: reg
muxpart__9: muxpart__9
reg__3553: reg
reg__1552: RTL_REG_SYNC1023
reg__3391: reg__1153
case__1866: case__14
reg__2973: reg__424
reg__3072: reg__425
reg__57: reg__57
plus_1__170: plus_1
plus_1__parameterized0__3: plus_1__parameterized0
reg__3594: reg__1
case__711: case__28
reg__1690: reg__83
reg__914: reg__914
reg__1791: reg__75
case__1010: case__27
reg__1937: reg__71
sum__parameterized5__8: sum__parameterized5
plus_1__28: plus_1
Sorting_network__135: Sorting_network
Line_buffer_controller__43: Line_buffer_controller
extram__59: extram
logic__1504: logic__416
case__492: case__27
Node__146: Node
Buffer_4_rows__1: RTL_MUX366
logic__1420: logic__7
reg__3519: reg__1
Node__382: Node
muxpart__129: muxpart__129
reg__1307: RTL_REG_ASYNC76
Node__111: Node
dff__31: dff
datapath__1299: datapath__4
case__1558: case__27
Node__20: Node
Node__363: Node
case__933: case__28
logic__1335: logic__417
reg__575: reg__575
sum__20: sum
dff__parameterized0__80: dff__parameterized0
reg__3899: reg__884
reg__3080: reg__1
datapath__1550: datapath
datapath__345: datapath__3
case__587: case__28
shift_registers__parameterized6__1: shift_registers__parameterized6
Node__270: Node
datapath__448: datapath__4
dff__parameterized8__2: dff__parameterized8
reg__1302: shift_registers__parameterized5
reg__2676: reg__70
logic__1435: logic
reg__1173: reg__1173
muxpart__145: muxpart__145
reg__2869: reg
reg__1013: reg__1013
dsp48e1__103: RTL_REG_SYNC1040
Sorting_network__140: Sorting_network
datapath__961: datapath__3
logic__12: logic__12
reg__3285: reg__1155
reg__1710: reg__81
datapath__1046: datapath__4
reg__2704: reg__239
plus_1__35: plus_1
reg__907: reg__907
datapath__154: datapath__3
mux_2_1__130: mux_2_1
reg__1432: RTL_MUX139
Node__207: Node
dsp48e1__8: dsp48e1__8
reg__1340: RTL_REG_ASYNC47
Node__301: Node
reg__1367: R6_NIRD
reg__1296: RTL_AND12
Node__278: Node
reg__3845: reg__425
reg__2293: reg__250
Node__25: Node
Sorting_network__46: Sorting_network
logic__323: logic__323
reg__2365: reg__258
reg__233: reg__233
Node__155: Node
case__2115: case__15
datapath__567: datapath__3
logic__1576: logic__417
datapath__100: datapath__3
reg__1651: reg__68
reg__2091: reg__77
logic__28: logic__28
case__517: case__28
Node__44: Node
datapath__263: datapath__4
case__1005: case__28
reg__1350: RTL_GT
sum__10: sum
reg__282: reg__282
sum__parameterized0__6: sum__parameterized0
reg__2660: reg__68
case__1612: case__27
reg__830: reg__830
datapath__620: datapath__4
extram__43: extram
reg__2512: reg__74
Node__473: Node
datapath__216: datapath__3
reg__435: reg__435
reg__1061: reg__1061
Line_buffer__25: Line_buffer
reg__2191: reg__75
reg__1450: RTL_REG_SYNC1106
reg__4005: reg__1
case__673: case__28
reg__2342: reg__84
plus_1__188: plus_1
datapath__989: datapath__3
dff__parameterized10: RTL_REG_SYNC1042
datapath__1247: datapath__3
dff__parameterized0__207: dff__parameterized0
reg__1363: RTL_LATCH105
reg__2657: reg__71
reg__2527: reg__256
case__2057: case__144
muxpart__408: muxpart
dff__parameterized0__69: dff__parameterized0
dff__parameterized0__43: dff__parameterized0
logic__820: logic__820
reg__1825: reg__238
dff__5: dff
reg__2919: reg
reg__3464: reg__1
datapath__1714: datapath
datapath__1495: datapath
muxpart__411: muxpart
case__1906: case__16
datapath__1335: datapath
case__2080: case__15
reg__1787: reg__79
case__1545: case__28
datapath__225: datapath__4
shift_registers__parameterized0__2: RTL_MUX358
reg__910: reg__910
dff__parameterized0__73: dff__parameterized0
SortAscending5__27: SortAscending5
reg__3478: reg__1
Node__386: Node
sum_cumulative__parameterized1__1: sum_cumulative__parameterized1
reg__1863: reg__83
reg__1442: RTL_MUX137
case__1250: case__27
case__19: case__19
extram__20: extram
logic__24: logic__24
datapath__287: datapath__4
datapath__722: datapath__4
reg__3347: reg__1145
case__1600: case__27
datapath__506: datapath__4
Sorting_network__6: Sorting_network
Sorting_network__157: Sorting_network
SortAscending5__4: SortAscending5
case__1089: case__28
Node__629: Node
logic__78: logic__78
mux_2_1__77: mux_2_1
logic__35: logic__35
datapath__258: datapath__3
plus_1__181: plus_1
case__196: case__196
Sorting_network__45: Sorting_network
datapath__1525: datapath
case__1407: case__28
case__749: case__28
reg__1155: reg__1155
SortAscending5__28: SortAscending5
muxpart__120: muxpart__120
reg__3444: reg__1152
Node__370: Node
datapath__1139: datapath__3
Node__502: Node
datapath__35: RTL_REG_SYNC985
reg__2961: reg__424
datapath__810: datapath__4
datapath__1497: datapath
NI__parameterized0: NI__parameterized0
datapath__1615: datapath__24
reg__3134: reg__488
reg__856: reg__856
Node__140: Node
case__628: case__27
reg__1034: reg__1034
case__1301: case__28
reg__698: reg__698
datapath__903: datapath__3
reg__424: reg__424
reg__62: reg__62
datapath__657: datapath__3
reg__2862: reg
plus_1__217: plus_1
case__2022: case__15
reg__3194: reg__1142
reg__585: reg__585
datapath__535: datapath__3
dff__parameterized0__139: dff__parameterized0
logic__1497: logic__4
case__1681: case__28
datapath__490: datapath__4
logic__5: logic__5
plus_1__134: plus_1
datapath__1265: datapath__3
datapath__417: datapath__3
reg__2140: reg__243
reg__3674: RTL_MUX365
datapath__1221: datapath__3
dff__123: dff
plus_1__120: plus_1
datapath__1537: datapath
plus_1__175: plus_1
reg__3207: reg__1155
case__2199: case__16
datapath__895: datapath__3
case__2070: case__14
case__1316: case__27
datapath__293: datapath__4
reg__2928: reg
dff__parameterized0__222: dff__parameterized0
logic__57: logic__57
reg__3026: reg
reg__1716: reg__75
datapath__44: datapath__3
reg__2295: reg__248
reg__152: reg__152
SortAscending5__9: SortAscending5
reg__860: reg__860
extram__34: extram
dff__53: dff
reg__2837: reg__69
case__1898: case__14
case__1666: case__27
case__951: case__28
reg__1227: reg__1227
reg__2438: reg__68
reg__3621: reg__1105
SortAscending5__3: SortAscending5
reg__1653: reg__84
reg__2957: reg
reg__1468: RTL_REG_SYNC1117
case__2166: case__14
reg__2979: reg__4
logic__1379: logic
reg__614: reg__614
case__2200: case__15
reg__370: reg__370
reg__2561: reg__222
reg__1098: reg__1098
mux_2_1__3: mux_2_1
reg__2949: reg__649
dff__parameterized3__17: dff__parameterized3
reg__3670: reg__425
reg__1245: reg__1245
datapath__358: datapath__4
dff__parameterized0__99: dff__parameterized0
reg__1834: reg__229
logic__1567: logic__1144
reg__2030: reg__76
case__608: case__27
reg__2234: reg__229
reg__804: reg__804
reg__3139: reg__1
reg__3155: reg__1155
reg__997: reg__997
reg__389: reg__389
reg__367: reg__367
reg__118: reg__118
datapath__1167: datapath__3
muxpart__424: muxpart
Sorting_network__21: Sorting_network
Node__224: Node
muxpart__249: muxpart__249
case__798: case__27
case__821: case__28
case__2031: case__14
reg__286: reg__286
plus_1__192: plus_1
reg__2266: reg__80
reg__841: reg__841
datapath__1453: datapath__9
case__779: case__28
datapath__378: datapath__4
logic__1584: logic
reg__3858: reg__1089
reg__421: reg__421
reg__2908: RTL_REG_SYNC1015
reg__1680: reg__75
dsp48e1__14: dsp48e1__14
muxpart__103: muxpart__103
Line_buffer_controller__46: Line_buffer_controller
reg__3726: reg__424
RD_calc__12: RD_calc
case__1995: case__14
case__1808: case__236
Node__608: Node
case__2062: case__134
dff__parameterized9__6: dff__parameterized9
Sorting_network__16: Sorting_network
logic__1393: logic__5
logic__1496: logic__5
reg__2685: reg__258
reg__2452: reg__251
reg__3398: reg__1146
reg__3109: RTL_ROM251
logic__1191: RTL_REG_ASYNC59
sum__parameterized3__18: sum__parameterized3
case__1434: case__27
dff__parameterized0__95: dff__parameterized0
plus_1__158: plus_1
sum__parameterized3__34: sum__parameterized3
case__1620: case__27
reg__2664: reg__82
logic__1552: logic__201
reg__3005: RTL_ADD45
case__1710: case__27
case__2056: case__145
datapath__807: datapath__3
Node__267: Node
Node__304: Node
datapath__1275: datapath__3
shift_registers__parameterized4: shift_registers__parameterized4
case__82: case__82
datapath__1552: datapath
reg__3014: RTL_REG_SYNC1014
dff__35: dff
datapath__26: datapath__26
datapath__6: datapath__6
case__2010: case__15
reg__524: RTL_MUX361
datapath__686: datapath__4
reg__921: reg__921
reg__2885: RTL_REG_SYNC1043
reg__1066: reg__1066
reg__683: reg__683
Node__391: Node
Node__410: Node
reg__702: reg__702
logic__1639: logic
logic__1017: logic__1017
case__658: case__27
reg__2240: reg__223
datapath__1560: datapath
dff__parameterized0__128: dff__parameterized0
reg__3219: reg__1143
reg__1852: reg__76
case__963: case__28
case__1292: case__27
datapath__87: datapath__4
datapath__1113: datapath__3
reg__1977: reg__246
Node__454: Node
case__1114: case__27
dsp48e1__101: RTL_REG_SYNC1062
sum__parameterized4__16: sum__parameterized4
dsp48e1__105: RTL_REG_SYNC1034
reg__2450: reg__253
Node__122: Node
case__1703: case__28
datapath__113: datapath__4
datapath__179: datapath__4
reg__2361: reg__262
reg__1909: reg__234
case__1300: case__27
reg__1024: reg__1024
case__988: case__27
case__1831: case__14
reg__273: reg__273
logic__948: logic__948
reg__817: reg__817
reg__1277: RTL_REG_ASYNC69
reg__1345: RTL_REG_SYNC458
logic__712: logic__712
case__705: case__28
reg__2712: reg__231
shift_registers__parameterized6: shift_registers__parameterized6
plus_1__151: plus_1
dff__parameterized6__7: dff__parameterized6
reg__2247: reg__81
mux_2_1__89: mux_2_1
datapath__1465: datapath
reg__2651: reg__77
reg__1196: reg__1196
reg__610: reg__610
case__1917: case__17
case__2148: case__14
case__2120: case__16
case__1158: case__27
reg__241: reg__241
datapath__1481: datapath
reg__3664: reg__429
datapath__79: datapath__4
shift_registers__parameterized0__1: RTL_MUX358
reg__3722: reg__650
case__972: case__27
muxpart__223: muxpart__223
reg__2533: reg__250
reg__1674: reg__81
reg__1151: reg__1151
case__14: case__14
reg__1929: reg__79
SortAscending5__23: SortAscending5
datapath__1402: datapath__22
datapath__1349: datapath__25
logic__1338: RTL_ROM263
datapath__1687: datapath
Node__435: Node
reg__3166: reg__1144
logic__1345: logic__5
reg__2231: reg__232
reg__1538: RTL_ADD48
logic__95: logic__95
datapath__1293: datapath__4
reg__1963: reg__260
datapath__1155: datapath__3
reg__1266: RTL_REG_ASYNC77
mux_2_1__170: mux_2_1
case__1000: case__27
dff__7: dff
case__1472: case__27
case__901: case__28
Sorting_network__74: Sorting_network
reg__1132: reg__1132
datapath__776: datapath__4
datapath__246: datapath__3
reg__146: reg__146
reg__1857: reg__71
reg__2303: reg__240
reg__2534: reg__249
case__2113: case__17
datapath__426: datapath__4
datapath__1348: datapath__23
case__1764: case__14
reg__2174: reg__74
reg__664: reg__664
dsp48e1__12: dsp48e1__12
datapath__909: datapath__3
case__500: case__27
plus_1__103: plus_1
case__760: case__27
reg__3797: reg__649
reg__635: reg__635
datapath__499: datapath__3
reg__1222: reg__1222
dff__89: dff
datapath__1085: datapath__3
reg__3185: reg__1151
sum__parameterized4__1: sum__parameterized4
logic__655: logic__655
Node__219: Node
reg__2891: RTL_REG_SYNC1023
reg__2459: reg__244
dff__parameterized4__3: dff__parameterized4
case__2097: case__198
datapath__913: datapath__3
case__1869: case__17
datapath__58: datapath__3
muxpart__372: muxpart__372
datapath__1691: datapath
Node__536: Node
logic__1503: logic__416
reg__3091: reg__1
Node__313: Node
reg__1272: RTL_REG_ASYNC62
reg__2844: reg__1
mux_2_1__109: mux_2_1
reg__1661: reg__76
reg__3692: RTL_MUX369
reg__2865: reg__1
reg__2085: reg__83
Node__236: Node
datapath__138: datapath__3
case__49: case__49
datapath__217: datapath__4
reg__2193: reg__73
reg__3255: reg__1159
reg__1043: reg__1043
reg__2237: reg__226
datapath__46: datapath__3
case__2158: case__15
mux_2_1__83: mux_2_1
reg__2348: reg__78
case__601: case__28
reg__1215: reg__1215
case__1021: case__28
reg__3301: reg__1139
reg__3045: reg
Sorting_network__92: Sorting_network
Buffer_12_rows: Buffer_12_rows
reg__3499: reg__1
reg__3806: reg__4
dsp48e1__55: dsp48e1__55
reg__2372: reg__251
case__1907: case__15
datapath__1503: datapath
reg__821: reg__821
Sorting_network__183: Sorting_network
reg__962: reg__962
case__1765: case__14
datapath__257: datapath__4
Sorting_network__191: Sorting_network
case__1868: case__14
Node__31: Node
sum__parameterized3__46: sum__parameterized3
dff__parameterized0__93: dff__parameterized0
logic__1458: logic
reg__1670: reg__67
dff__parameterized0__70: dff__parameterized0
Sorting_network__38: Sorting_network
reg__700: reg__700
reg__1719: reg__72
datapath__967: datapath__3
reg__628: reg__628
reg__1949: reg__77
datapath__162: datapath__3
reg__2828: reg__78
Node__15: Node
datapath__763: datapath__3
R4_sum__1: R4_sum
reg__3368: reg__1150
case__1933: case__14
datapath__412: datapath__4
reg__782: reg__782
case__2035: case__14
reg__1924: reg__84
reg__3423: reg__1147
case__1498: case__27
case__731: case__28
case__1444: case__27
reg__196: reg__196
reg__1139: reg__1139
reg__2169: reg__79
case__2004: case__15
case__550: case__27
Node__570: Node
reg__3867: reg__880
muxpart__182: muxpart__182
datapath__362: datapath__4
case__1404: case__27
reg__2248: reg__80
reg__79: reg__79
mux_2_1__78: mux_2_1
reg__1249: reg__1249
Line_buffer_controller__47: Line_buffer_controller
logic__1495: logic__7
case__437: RTL_MULT42
reg__740: reg__740
datapath__1410: datapath__22
muxpart__425: muxpart
dff__parameterized0__1: dff__parameterized0
datapath__1668: datapath__7
reg__666: reg__666
case__539: case__28
case__2155: case__345
logic__1306: logic__418
case__429: case__429
dsp48e1__29: dsp48e1__29
datapath__399: datapath__3
reg__1630: reg__71
reg__2592: reg__74
reg__411: reg__411
Data_modulate_5x5: Data_modulate_5x5
case__1957: case__14
reg__1731: reg__78
logic__1102: logic__1102
dff__96: dff
reg__438: reg__438
dff__parameterized3__6: dff__parameterized3
datapath__1637: datapath__25
dff__parameterized3__19: dff__parameterized3
reg__3964: reg
datapath__612: datapath__4
reg__2325: reg__83
mux_2_1__114: mux_2_1
datapath__480: datapath__4
extram__21: extram
logic__1056: logic__1056
Node__34: Node
datapath__1359: datapath__23
case__857: case__28
case__721: case__28
reg__247: reg__247
reg__361: reg__361
reg__3458: reg__1138
reg__2898: RTL_ADD43
sum__parameterized4__4: sum__parameterized4
reg__3720: reg__652
reg__2670: reg__76
case__2167: case__14
logic__502: logic__502
datapath__855: datapath__3
logic__1500: logic__5
datapath__1100: datapath__4
case__2054: case__147
dff__parameterized2__9: dff__parameterized2
sum__parameterized1__1: sum__parameterized1
dff__parameterized0__153: dff__parameterized0
case__1753: case__28
reg__3241: reg__1147
datapath__1528: datapath
reg__3812: reg__424
datapath__1006: datapath__4
reg__1260: reg__1260
muxpart__409: muxpart
logic__1638: logic__4
logic__1565: logic__1144
reg__2889: RTL_MULT23
reg__24: reg__24
Sorting_network__22: Sorting_network
datapath__891: datapath__3
reg__3822: reg__1090
dff__parameterized1__7: dff__parameterized1
mux_2_1__110: mux_2_1
reg__1400: RTL_ROM22
datapath__1258: datapath__4
datapath__1661: datapath__22
reg__2341: reg__67
reg__1829: reg__234
datapath__1520: datapath
case__1525: case__28
mux_2_1__138: mux_2_1
reg__1648: reg__71
dff__parameterized0__101: dff__parameterized0
datapath__871: datapath__3
case__1609: case__28
reg__1859: reg__69
dsp48e1__78: RTL_REG_SYNC1063
logic__1356: logic__7
reg__1811: reg__252
reg__3012: RTL_REG_SYNC1014
case__1349: case__28
dff__52: dff
RD_calc__8: RD_calc
Node__101: Node
reg__1481: reg__1481
shift_registers__parameterized6__8: shift_registers__parameterized6
reg__144: reg__144
case__1667: case__28
reg__2054: reg__249
datapath__153: datapath__4
Sorting_network__108: Sorting_network
case__2037: case__14
logic__614: logic__614
datapath__1027: datapath__3
datapath__1614: datapath__25
reg__3321: reg__1145
datapath__1645: datapath__24
datapath__1506: datapath
case__430: case__430
sum__parameterized3__14: sum__parameterized3
reg__1890: reg__253
Sorting_network__206: Sorting_network
Sorting_network__110: Sorting_network
datapath__226: datapath__3
case__823: case__28
muxpart__132: muxpart__132
reg__3146: reg__425
case__1769: case__15
case__1914: case__14
case__1344: case__27
Node__203: Node
logic__1440: logic__7
Node__297: Node
reg__3349: reg__1143
reg__2241: reg__222
reg__624: reg__624
reg__3985: reg__862
Node__80: Node
reg__176: reg__176
reg__2285: reg__258
case__1913: case__15
reg__3860: reg__1089
datapath__668: datapath__4
dff__parameterized0__54: dff__parameterized0
datapath__4: datapath__4
reg__2502: reg__84
logic__563: logic__563
Line_buffer_controller: Line_buffer_controller
Sorting_network__168: Sorting_network
logic__540: logic__540
logic__1570: logic__417
Sorting_network__78: Sorting_network
case__2069: case__14
dff__33: dff
Node__42: Node
Node__624: Node
muxpart__272: muxpart__272
reg__2800: reg__223
case__1535: case__28
muxpart__303: muxpart__303
Node__162: Node
datapath__560: datapath__4
reg__3942: reg__877
reg__493: reg__493
case__2088: case__14
RD_calc__16: RD_calc
Node__545: Node
case__1641: case__28
logic__1053: logic__1053
reg__351: reg__351
reg__2965: reg__652
case__1723: case__28
case__1028: case__27
datapath__953: datapath__3
case__1247: case__28
datapath__1: datapath__1
datapath__1038: datapath__4
reg__2831: reg__75
datapath__1202: datapath__4
dff__108: dff
datapath__406: datapath__4
case__1627: case__28
case__1464: case__27
case__2100: case__195
muxpart__451: muxpart
case__1364: case__27
reg__3277: reg__1137
case__65: case__65
dff__parameterized0__48: dff__parameterized0
reg__580: reg__580
muxpart__453: muxpart
case__1159: case__28
logic__1446: logic__4
datapath__649: datapath__3
plus_1__22: plus_1
reg__3532: reg__1
muxpart__410: muxpart
reg__3856: reg__1089
datapath__818: datapath__4
datapath__18: RTL_MUX373
Node__94: Node
reg__42: reg__42
reg__1418: RTL_ROM35
reg__1633: reg__68
logic__1518: logic__7
reg__1994: reg__229
sum__16: sum
dff__41: dff
reg__1511: RTL_MULT32
case__2101: case__194
reg__2233: reg__230
reg__205: reg__205
Sorting_network__161: Sorting_network
Node__185: Node
reg__1885: reg__258
mux_2_1__169: mux_2_1
datapath__1093: datapath__3
reg__2497: reg__71
case__1190: case__27
datapath__457: datapath__3
case__2180: case__17
reg__1495: RTL_REG_SYNC1053
Sorting_network__181: Sorting_network
datapath__1451: datapath__17
reg__3340: reg__1152
reg__2366: reg__257
sum__23: sum
Line_buffer_datapath__3: Line_buffer_datapath
mux_2_1__90: mux_2_1
logic__1327: logic__417
Node__575: Node
reg__3678: RTL_MUX369
datapath__312: datapath__3
Line_buffer_controller__56: Line_buffer_controller
case__610: case__27
reg__2011: reg__77
case__927: case__28
datapath__210: datapath__3
dsp48e1__70: RTL_REG_SYNC1124
logic__48: logic__48
Node__104: Node
case__1697: case__28
case__535: case__28
reg__3975: reg__1
reg__903: reg__903
reg__858: reg__858
reg__2466: reg__237
Line_buffer__55: Line_buffer
reg__807: reg__807
Node__18: Node
datapath__656: datapath__4
datapath__1713: datapath
datapath__938: datapath__4
case__1242: case__27
Line_buffer__15: Line_buffer
reg__542: reg__542
datapath__1209: datapath__3
reg__862: reg__862
reg__2907: RTL_REG_SYNC1045
reg__1537: RTL_MULT21
datapath__418: datapath__4
reg__2347: reg__79
reg__2714: reg__229
plus_1__116: plus_1
datapath__1351: datapath__24
RD_calc__22: RD_calc
dsp48e1__31: dsp48e1__31
datapath__1277: datapath__3
dsp48e1__64: dsp48e1__64
datapath__67: datapath__4
reg__3904: reg__879
case__1074: case__27
case__894: case__27
reg__3377: reg__1141
logic__814: logic__814
logic__700: logic__700
case__60: case__60
reg__1705: reg__68
dff__parameterized0__36: dff__parameterized0
dsp48e1__15: dsp48e1__15
reg__1523: RTL_MULT24
Line_buffer__8: Line_buffer
reg__814: reg__814
datapath__946: datapath__4
Node__220: Node
reg__3404: reg__1140
case__2104: case__190
reg__2740: reg__68
case__193: case__193
case__1227: case__28
logic__1605: logic__1063
reg__2661: reg__67
datapath__1156: datapath__4
Node__396: Node
dff__parameterized0__229: dff__parameterized0
reg__778: reg__778
case__236: case__236
sum__parameterized3__2: sum__parameterized3
reg__3913: reg__882
dff__parameterized1__8: dff__parameterized1
SortAscending5__29: SortAscending5
extram__56: extram
reg__3886: reg__885
datapath__1303: datapath__4
case__1051: case__28
dsp48e1__20: dsp48e1__20
datapath__697: datapath__3
case__509: case__28
reg__984: reg__984
reg__2883: RTL_REG_SYNC1024
reg__3543: reg__1
case__200: RTL_ROM266
Node__413: Node
extram__13: extram
logic__1517: RTL_REG_SYNC851
case__878: case__27
case__74: case__74
Node__335: Node
logic__635: logic__635
datapath__128: datapath__3
datapath__1321: datapath
SortAscending5__6: SortAscending5
reg__2176: reg__72
reg__3880: reg__879
case__1712: case__27
datapath__1045: datapath__3
case__1644: case__27
reg__762: reg__762
reg__1896: reg__247
Node__232: Node
plus_1__54: plus_1
datapath__1541: datapath
muxpart__423: muxpart
Node__508: Node
muxpart__283: muxpart__283
case__2131: case__17
reg__477: RTL_ROM276
reg__2340: reg__68
case__1284: case__27
reg__3819: reg__1091
mux_2_1__139: mux_2_1
reg__2827: reg__79
case__515: case__28
logic__1391: logic
Line_buffer_controller__52: Line_buffer_controller
mux_2_1__182: mux_2_1
dff__parameterized3__1: dff__parameterized3
dff__48: dff
reg__2314: reg__229
reg__2108: reg__78
case__2106: case__185
reg__2232: reg__231
reg__1689: reg__84
datapath__518: datapath__4
reg__2654: reg__74
reg__3803: reg__424
logic__763: logic__763
case__2058: case__143
reg__640: reg__640
logic__876: logic__876
datapath__1460: datapath__7
case__561: case__28
shift_registers__parameterized6__11: shift_registers__parameterized6
reg__1943: reg__83
muxpart__427: muxpart
case__1340: case__27
case__1929: case__17
logic__981: logic__981
reg__425: reg__425
plus_1__parameterized0__2: plus_1__parameterized0
reg__963: reg__963
datapath__732: datapath__4
datapath__1674: datapath
sum__parameterized5__4: sum__parameterized5
dff__parameterized0__155: dff__parameterized0
dsp48e1__22: dsp48e1__22
reg__514: RTL_REG_SYNC850
reg__3428: reg__1142
reg__1734: reg__75
case__1279: case__28
case__1918: case__16
reg__2437: reg__69
datapath__393: datapath__3
reg__3535: reg__1
reg__1147: reg__1147
logic__641: logic__641
datapath__80: datapath__3
datapath__1617: datapath__22
reg__2581: reg__67
dff__parameterized2__40: dff__parameterized2
plus_1__124: plus_1
case__1977: case__406
case__70: case__70
SortAscending5__34: SortAscending5
reg__2686: reg__257
reg__735: reg__735
case__1131: case__28
case__1102: case__27
datapath__52: datapath__3
logic__727: logic__727
datapath__1584: datapath
datapath__1084: datapath__4
reg__94: reg__94
datapath__402: datapath__4
Line_buffer_datapath__22: Line_buffer_datapath
logic__1339: logic__325
sum__parameterized0__1: sum__parameterized0
reg__1659: reg__78
plus_1__40: plus_1
datapath__437: datapath__3
case__134: case__134
reg__2671: reg__75
reg__3450: reg__1146
logic__1397: logic__5
logic__534: logic__534
datapath__543: datapath__3
reg__3612: reg__1
reg__3657: reg__436
case__435: case__435
case__62: case__62
case__1863: case__17
plus_1__23: plus_1
Sorting_network__137: Sorting_network
Sorting_network__160: Sorting_network
reg__2012: reg__76
case__1081: case__28
reg__2227: reg__236
reg__531: reg__531
case__192: case__192
Sorting_network__79: Sorting_network
Line_buffer__33: Line_buffer
Node__557: Node
reg__1033: reg__1033
plus_1__37: plus_1
case__1503: case__28
case__1395: case__28
reg__2015: reg__73
reg__1611: reg__72
case__1094: case__27
reg__1654: reg__83
SortAscending5__32: SortAscending5
Sorting_network__202: Sorting_network
NI_calc__parameterized1__3: RTL_REG_SYNC1013
muxpart__286: muxpart__286
reg__1788: reg__78
reg__3251: reg__1137
datapath__1594: datapath__9
datapath__463: datapath__3
reg__3742: RTL_MUX378
Node__345: Node
reg__4000: reg__1
reg__1754: reg__73
reg__105: reg__105
reg__2077: reg__226
logic__1532: logic__4
Sorting_network__143: Sorting_network
case__2170: case__15
dff__parameterized9__5: dff__parameterized9
reg__519: RTL_ROM250
reg__3606: reg__1
dff__parameterized0__6: dff__parameterized0
NI__parameterized1: RTL_REG_SYNC1031
case__482: case__482
dff__parameterized7__3: dff__parameterized7
case__1475: case__28
Node__506: Node
reg__2046: reg__257
Sorting_network__1: Sorting_network
case__431: case__431
reg__2370: reg__253
Sorting_network__66: Sorting_network
reg__3513: reg
Node__211: Node
reg__3743: RTL_REG_SYNC854
case__1177: case__28
case__675: case__28
case__1384: case__27
reg__3362: reg__1156
logic__1484: logic__5
datapath__240: datapath__3
plus_1__111: plus_1
sum__parameterized2__2: sum__parameterized2
logic__507: logic__507
dff__97: dff
case__568: case__27
case__980: case__27
dsp48e1__2: RTL_REG_SYNC831
muxpart__198: muxpart__198
reg__1465: RTL_REG_SYNC1101
muxpart__203: muxpart__203
reg__2757: reg__69
case__1491: case__28
logic__1606: logic__1060
Line_buffer__20: Line_buffer
reg__2066: reg__237
dff__parameterized7__11: dff__parameterized7
datapath__555: datapath__3
shift_registers__parameterized7__1: Interpolation_calc__parameterized5
reg__3480: reg__1
dff__106: dff
case__529: case__28
logic__115: logic__115
reg__757: reg__757
datapath__767: datapath__3
logic__1274: logic__5
case__1999: case__14
SortAscending7__10: SortAscending7
case__768: case__27
logic__1368: logic__7
datapath__1586: datapath__21
case__586: case__27
Line_buffer_datapath__31: Line_buffer_datapath
logic__1434: logic__4
reg__1206: reg__1206
reg__2720: reg__223
datapath__403: datapath__3
datapath__1630: datapath__23
muxpart__293: muxpart__293
logic__799: logic__799
Node__188: Node
reg__876: reg__876
datapath__865: datapath__3
datapath__1222: datapath__4
Sorting_network__61: Sorting_network
datapath__538: datapath__4
case__1911: case__17
mux_2_1__148: mux_2_1
reg__1483: reg__1483
reg__35: reg__35
Node__141: Node
reg__2073: reg__230
reg__2716: reg__227
reg__371: reg__371
reg__2150: reg__233
reg__324: reg__324
reg__2583: reg__83
reg__3342: reg__1150
reg__1971: reg__252
datapath__49: datapath__4
reg__2355: reg__71
case__1659: case__28
reg__114: reg__114
case__397: case__397
sum__13: sum
reg__3618: reg__1
reg__2182: reg__84
reg__3786: reg__424
Line_buffer_datapath__14: Line_buffer_datapath
datapath__959: datapath__3
Node__10: Node
datapath__834: datapath__4
logic__419: logic__419
reg__1815: reg__248
plus_1__60: plus_1
muxpart__260: muxpart__260
case__1473: case__28
case__1113: case__28
case__902: case__27
Node__466: Node
reg__2951: reg__4
dff__parameterized8__8: dff__parameterized8
case__301: case__301
reg__3126: reg__496
muxpart__208: muxpart__208
datapath__999: datapath__3
reg__2795: reg__228
case__403: case__403
datapath__1276: datapath__4
Sorting_network__3: Sorting_network
Node__308: Node
reg__3057: reg__451
case__1354: case__27
reg__3136: reg__426
datapath__1428: datapath__7
reg__1520: Interpolation_calc__parameterized4
reg__1641: reg__78
reg__1558: RTL_REG_SYNC1043
logic__1331: logic__417
case__1570: case__27
dff__121: dff
datapath__176: datapath__3
reg__3570: reg__1108
case__1668: case__27
reg__3489: reg
logic__599: logic__599
reg__1057: reg__1057
reg__402: reg__402
reg__3625: reg__1101
logic__1447: logic
reg__58: reg__58
reg__1874: reg__72
dff__parameterized5__3: dff__parameterized5
case__1807: case__239
reg__671: reg__671
case__1830: case__14
dff__56: dff
Node__282: Node
case__908: case__27
reg__3399: reg__1145
reg__3439: reg__1157
reg__253: reg__253
case__1259: case__28
datapath__678: datapath__4
logic__1617: logic__5
case__2107: case__183
reg__1380: RTL_REG_SYNC469
reg__3895: reg__876
dff__parameterized9__1: dff__parameterized9
datapath__1644: datapath__25
dsp48e1__50: dsp48e1__50
Line_buffer_datapath__40: Line_buffer_datapath
reg__3626: reg__1100
reg__2186: reg__80
case__1613: case__28
reg__3356: reg__1136
dff__27: dff
reg__3792: reg__424
reg__2025: reg__81
reg__63: reg__63
Node__456: Node
reg__3744: RTL_MUX387
case__375: case__375
Sorting_network__48: Sorting_network
datapath__1289: datapath__4
reg__1901: reg__242
dff__parameterized0__174: dff__parameterized0
reg__457: reg__457
reg__564: reg__564
reg__944: reg__944
datapath__1174: datapath__4
case__1006: case__27
case__2108: case__181
datapath__1072: datapath__4
plus_1__196: plus_1
plus_1__98: plus_1
datapath__1447: datapath
datapath__1115: datapath__3
reg__2921: reg
case__1420: case__27
case__1044: case__27
case__538: case__27
case__1265: case__28
logic__966: logic__966
case__1721: case__28
Window_buffer_7x7_controller: Window_buffer_7x7_controller
Sorting_network__87: Sorting_network
mux_2_1__20: mux_2_1
Node__43: Node
datapath__1164: datapath__4
reg__2886: RTL_REG_SYNC1039
logic__891: logic__891
case__832: case__27
datapath__1655: datapath__32
case__22: case__22
case__2099: case__196
reg__2425: reg__81
datapath__919: datapath__3
reg__979: reg__979
datapath__247: datapath__4
datapath__1252: datapath__4
muxpart__150: muxpart__150
reg__1179: reg__1179
case__1589: case__28
datapath__577: datapath__3
case__28: case__28
reg__3885: reg__886
datapath__41: datapath__4
reg__2520: reg__263
datapath__605: datapath__3
logic__1344: logic__7
Node__322: Node
reg__3739: RTL_ROM276
reg__1564: RTL_REG_SYNC1033
reg__2050: reg__253
reg__1848: reg__80
case__491: case__28
reg__3084: reg__1
reg__505: RTL_ROM259
case__1308: case__27
dsp48e1__68: dsp48e1__68
datapath__1540: datapath
datapath__69: datapath__4
reg__2252: reg__76
datapath__636: datapath__4
Sorting_network__113: Sorting_network
plus_1__41: plus_1
logic__1298: logic__426
Line_buffer_controller__53: Line_buffer_controller
muxpart__160: muxpart__160
extram__51: extram
reg__2773: reg__250
case__1377: case__28
case__136: case__136
reg__3290: reg__1150
datapath__644: datapath__4
reg__2872: RTL_REG_SYNC962
Line_buffer_datapath__44: Line_buffer_datapath
Line_buffer__52: Line_buffer
case__1720: case__27
reg__2980: reg
reg__469: reg__469
reg__2500: reg__68
datapath__1695: datapath
reg__2161: reg__222
datapath__1102: datapath__4
reg__2468: reg__235
case__707: case__28
case__1510: case__27
reg__3922: reg__885
dff__parameterized2__19: dff__parameterized2
logic__1063: logic__1063
datapath__120: datapath__3
logic__1462: logic
muxpart__251: muxpart__251
Node__229: Node
case__852: case__27
logic__1533: logic
SortAscending5__21: SortAscending5
reg__375: reg__375
reg__1086: reg__1086
case__1120: case__27
muxpart__403: muxpart
reg__81: reg__81
Sorting_network__171: Sorting_network
logic__1313: logic__420
datapath__1509: datapath
muxpart__17: muxpart__17
dsp48e1: RTL_ADD93
reg__43: reg__43
Line_buffer__32: Line_buffer
reg__362: reg__362
case__12: case__12
datapath__565: datapath__3
mux_2_1__178: mux_2_1
sum__parameterized3__38: sum__parameterized3
datapath__180: datapath__3
reg__223: reg__223
logic__1405: logic__5
reg__2744: reg__82
datapath__442: datapath__4
reg__1437: RTL_REG_SYNC448
muxpart__201: muxpart__201
reg__3027: reg__647
reg__2736: reg__72
reg__3196: reg__1140
reg__3597: reg__1
reg__2573: reg__75
reg__139: reg__139
reg__262: reg__262
case__641: case__28
Node__586: Node
reg__238: reg__238
reg__897: reg__897
reg__95: reg__95
reg__1117: reg__1117
reg__2321: reg__222
reg__2890: RTL_MULT26
dsp48e1__37: dsp48e1__37
reg__4008: reg__1
reg__3600: reg__1
reg__2748: reg__78
SortAscending5__10: SortAscending5
reg__2655: reg__73
dff__parameterized2__45: dff__parameterized2
reg__1905: reg__238
Node__24: Node
SortAscending7__4: SortAscending7
case__13: case__13
reg__1938: reg__70
reg__3728: reg__647
reg__1046: reg__1046
logic__1317: RTL_REG_SYNC1029
reg__1386: R4_sum
datapath__1159: datapath__3
logic__1597: logic__7
reg__798: reg__798
reg__383: reg__383
case__1526: case__27
Line_buffer__30: Line_buffer
reg__2040: reg__263
case__1748: case__27
reg__1571: RTL_REG_SYNC962
Sorting_network: Sorting_network
reg__1016: reg__1016
datapath__863: datapath__3
muxpart__384: muxpart
reg__712: reg__712
reg__2238: reg__225
datapath__199: datapath__4
dff__parameterized0__184: dff__parameterized0
case__398: case__398
reg__797: reg__797
Node__57: Node
dsp48e1__52: dsp48e1__52
datapath__715: datapath__3
dff__parameterized0__90: dff__parameterized0
logic__1543: logic__417
case__699: case__28
reg__1169: reg__1169
reg__3834: reg
Node__191: Node
reg__2374: reg__249
logic__1601: logic__7
plus_1__95: plus_1
muxpart__243: muxpart__243
reg__827: reg__827
case__1594: case__27
reg__1100: reg__1100
dff__parameterized2__7: dff__parameterized2
mux_2_1__128: mux_2_1
reg__2453: reg__250
logic__93: logic__93
reg__2711: reg__232
muxpart__225: muxpart__225
Line_buffer_controller__13: Line_buffer_controller
case__1337: case__28
reg__1619: reg__82
logic__667: logic__667
datapath__675: datapath__3
case__583: case__28
reg__2117: reg__69
Node__112: Node
case__15: case__15
case__2109: case__179
reg__257: reg__257
Node__3: Node
Sorting_network__62: Sorting_network
case__965: case__28
case__1860: case__14
datapath__507: datapath__3
datapath__714: datapath__4
reg__1624: reg__77
case__882: case__27
reg__3424: reg__1146
case__481: case__481
reg__3280: reg__1160
reg__1728: reg__81
logic__99: logic__99
reg__3161: reg__1149
Sorting_network__12: Sorting_network
reg__3963: reg__1
logic__136: logic__136
reg__244: reg__244
logic__1522: logic__7
reg__1099: reg__1099
Node__263: Node
reg__553: reg__553
reg__1809: reg__254
case__1784: case__14
mux_2_1__5: mux_2_1
logic__1583: logic__4
reg__747: reg__747
datapath__387: datapath__3
muxpart__245: muxpart__245
case__2065: RTL_REG_SYNC848
reg__707: reg__707
case__2041: case__14
dff__parameterized0__168: dff__parameterized0
Line_buffer_datapath__61: Line_buffer_datapath
reg__2235: reg__228
case__1946: case__14
datapath__1266: datapath__4
case__1754: case__27
case__668: case__27
Line_buffer__26: Line_buffer
case__1912: case__16
reg__1228: reg__1228
logic__1526: logic__7
datapath__1446: datapath
Node__65: Node
logic__757: logic__757
reg__1369: RTL_MULT51
reg__1329: RTL_MUX430
reg__975: reg__975
reg__446: RTL_MUX465
reg__1991: reg__232
logic__1281: logic__7
logic__1618: logic__4
reg__304: reg__304
reg__3983: reg__1
muxpart__393: muxpart
datapath__1719: datapath
logic__587: logic__587
reg__954: reg__954
case__228: case__228
case__149: case__149
case__1323: case__28
reg__2239: reg__224
reg__926: reg__926
case__1039: case__28
reg__25: reg__25
logic__531: logic__531
logic__1403: logic
dff__parameterized0__223: dff__parameterized0
reg__3560: reg__1
reg__2146: reg__237
reg__3780: reg
reg__3271: reg__1143
dff__parameterized1__29: dff__parameterized1
reg__3514: reg__1
reg__2805: reg__83
reg__124: reg__124
datapath__1081: datapath__3
muxpart__291: muxpart__291
reg__2162: reg__221
datapath__1564: datapath
case__743: case__28
case__1760: case__14
sum__parameterized3__8: sum__parameterized3
reg__3052: reg__1089
reg__3213: reg__1149
case__549: case__28
case__497: case__28
reg__1892: reg__251
Node__325: Node
datapath__958: datapath__4
case__1208: case__27
mux_2_1__162: mux_2_1
muxpart__262: muxpart__262
datapath__245: datapath__4
dsp48e1__87: RTL_REG_SYNC1067
case__2147: case__14
reg__3767: reg
reg__3380: reg__1138
reg__4007: reg__1
reg__1311: RTL_REG_ASYNC56
case__1577: case__28
reg__2072: reg__231
datapath__820: datapath__4
reg__1256: reg__1256
reg__3263: reg__1151
reg__2163: reg__220
reg__3307: reg__1159
datapath__758: datapath__4
logic__326: RTL_ROM263
mux_2_1__47: mux_2_1
datapath__331: datapath__4
Sorting_network__194: Sorting_network
reg__1704: reg__69
Node__137: Node
reg__3826: reg__1090
reg__1474: RTL_REG_SYNC1098
reg__2933: reg__4
Node__460: Node
datapath__452: datapath__4
datapath__71: datapath__4
plus_1__18: plus_1
reg__2904: RTL_REG_SYNC1041
dsp48e1__94: RTL_ADD55
reg__3350: reg__1142
case__2103: case__192
reg__3334: reg__1158
reg__3814: reg__1090
dsp48e1__3: dsp48e1__3
Line_buffer__43: Line_buffer
reg__3189: reg__1147
dff__parameterized0__198: dff__parameterized0
dff__parameterized1__9: dff__parameterized1
datapath__1618: datapath__13
dff__parameterized0__185: dff__parameterized0
logic__98: logic__98
dff__109: dff
datapath__1435: datapath
reg__2369: reg__254
case__1604: case__27
case__727: case__28
dsp48e1__114: dsp48e1__23
datapath__925: datapath__3
Node__551: Node
reg__2480: reg__223
Node__271: Node
mux_2_1__13: mux_2_1
datapath__733: datapath__3
reg__2752: reg__74
logic__1620: logic__7
reg__1366: RTL_REG_ASYNC42
reg__2832: reg__74
reg__2974: reg__424
reg__1191: reg__1191
reg__1596: reg__69
datapath__549: datapath__3
datapath__614: datapath__4
logic__104: logic__104
case__1530: case__27
reg__1291: RTL_REG_ASYNC105
reg__3175: reg__1135
Node__160: Node
muxpart__401: muxpart
case__2098: case__197
reg__2228: reg__235
case__863: case__28
datapath__519: datapath__3
reg__2652: reg__76
sum__parameterized3__43: sum__parameterized3
datapath__1223: datapath__3
case__838: case__27
reg__2692: reg__251
mux_2_1__147: mux_2_1
dff__parameterized0__206: dff__parameterized0
case__528: case__27
case__1068: case__27
sum__parameterized3__32: sum__parameterized3
reg__3409: reg__1135
datapath__1362: datapath__23
reg__1944: reg__82
Node__618: Node
plus_1__3: plus_1
case__1553: case__28
mux_2_1__14: mux_2_1
dff__parameterized2__29: dff__parameterized2
reg__1464: RTL_MULT41
sum__parameterized5__10: sum__parameterized5
case__2137: case__17
case__944: case__27
sum__parameterized3__10: sum__parameterized3
datapath__1406: datapath__22
dff__parameterized8__4: dff__parameterized8
case__1215: case__28
reg__3316: reg__1150
reg__2276: reg__70
dff__parameterized0__77: dff__parameterized0
reg__1759: reg__68
reg__2653: reg__75
reg__109: reg__109
dff__parameterized0__55: dff__parameterized0
reg__2938: reg__424
SortAscending5__20: SortAscending5
datapath__623: datapath__3
muxpart__173: muxpart__173
reg__1297: RTL_REG_ASYNC57
datapath__1419: datapath__8
reg__3236: reg__1152
reg__208: reg__208
datapath__320: datapath__3
reg__655: reg__655
Node__7: Node
mux_2_1__4: mux_2_1
datapath__1387: datapath__23
logic__1461: logic__4
logic__1270: logic__5
datapath__887: datapath__3
reg__2092: reg__76
case__1413: case__28
case__994: case__27
reg__3615: reg
datapath__1237: datapath__3
reg__1681: reg__74
muxpart__265: muxpart__265
reg__2444: reg__259
reg__2705: reg__238
muxpart__134: muxpart__134
mux_2_1__80: mux_2_1
datapath__847: datapath__3
extram__1: RTL_REG_SYNC984
reg__3730: reg__451
dff__parameterized0__28: dff__parameterized0
datapath__1132: datapath__4
reg__3208: reg__1154
Sorting_network__63: Sorting_network
reg__102: reg__102
reg__428: reg__428
Line_buffer_controller__4: Line_buffer_controller
datapath__1228: datapath__4
sum_cumulative__1: sum_cumulative
datapath__939: datapath__3
datapath__1306: datapath__3
reg__3327: reg__1139
datapath__45: datapath__4
case__617: case__28
logic__909: logic__909
datapath__1007: datapath__3
case__1269: case__28
case__141: case__141
case__1529: case__28
dsp48e1__122: dsp48e1__64
datapath__209: datapath__4
reg__3405: reg__1139
reg__3992: reg__1
Node__541: Node
reg__3929: reg__878
reg__64: reg__64
case__1294: case__27
reg__2543: reg__240
reg__1954: reg__72
datapath__1058: datapath__4
case__2132: case__16
reg__1699: reg__74
reg__2371: reg__252
reg__2301: reg__242
reg__908: reg__908
datapath__1579: datapath
reg__3306: reg__1160
case__1029: case__28
reg__3295: reg__1145
case__1783: case__14
case__198: case__198
case__1660: case__27
Line_buffer_controller__2: Line_buffer_controller
SortAscending5__26: SortAscending5
reg__2540: reg__243
dff__parameterized2__35: dff__parameterized2
reg__727: reg__727
datapath__963: datapath__3
case__1324: case__27
case__1682: case__27
reg__2109: reg__77
reg__3035: reg
case__2134: case__14
reg__1423: RTL_ROM27
reg__590: reg__590
case__1919: case__15
muxpart__358: RTL_REG_SYNC1100
logic__1336: logic__417
reg__3433: reg__1137
reg__3550: reg__1
muxpart__205: muxpart__205
mux_2_1__177: mux_2_1
datapath__1274: datapath__4
logic__1574: logic__417
dff__parameterized0__33: dff__parameterized0
logic__1372: logic__7
dff__parameterized0__103: dff__parameterized0
reg__3771: reg
reg__1388: RTL_LATCH98
case__1637: case__28
datapath__1065: datapath__3
reg__3798: reg__4
reg__1052: reg__1052
dsp48e1__124: dsp48e1__64
dff__parameterized7__1: dff__parameterized7
muxpart__191: muxpart__191
reg__3053: reg__1089
case__1517: case__28
case__555: case__28
logic__55: logic__55
reg__2589: reg__77
reg__1273: RTL_REG_ASYNC94
datapath__1323: datapath
dff__parameterized0__102: dff__parameterized0
datapath__777: datapath__3
case__489: case__28
dsp48e1__45: dsp48e1__45
dff__26: dff
reg__832: reg__832
reg__2944: reg__424
datapath__568: datapath__4
case__1759: case__14
reg__985: reg__985
reg__3741: RTL_ROM278
case__20: case__20
logic__109: logic__109
plus_1__84: plus_1
Line_buffer_datapath__5: Line_buffer_datapath
reg__2971: reg__4
reg__1336: RTL_REG_SYNC455
mux_2_1__85: mux_2_1
reg__294: reg__294
reg__1429: RTL_ROM38
Node__515: Node
datapath__1294: datapath__3
logic__196: logic__196
reg__3624: reg__1102
case__1560: case__27
dff__107: dff
reg__3064: reg__1
dff__parameterized0__42: dff__parameterized0
reg__1725: reg__84
datapath__1373: datapath__23
SortAscending5__14: SortAscending5
datapath__279: datapath__4
datapath__606: datapath__4
reg__2562: reg__221
logic__1449: logic__5
case__1399: case__28
datapath__61: datapath__4
reg__3734: RTL_ROM275
logic__1603: logic__4
dff__99: dff
muxpart__313: muxpart__313
datapath__1511: datapath
case__576: case__27
reg__1503: RTL_MULT31
datapath__1124: datapath__4
Sorting_network__34: Sorting_network
muxpart__412: muxpart
reg__1270: RTL_REG_ASYNC96
Node__176: Node
case__602: case__27
sum__parameterized4__5: sum__parameterized4
datapath__250: datapath__3
Node__372: Node
reg__3833: reg__647
reg__684: reg__684
datapath__114: datapath__3
case__1745: case__28
datapath__896: datapath__4
Node__11: Node
reg__3738: RTL_MUX393
reg__3363: reg__1155
logic__259: logic__259
datapath__342: datapath__4
plus_1__223: plus_1
datapath__550: datapath__4
datapath__1249: datapath__3
datapath__879: datapath__3
plus_1__115: plus_1
logic__33: logic__33
reg__328: reg__328
reg__2230: reg__233
reg__80: reg__80
reg__915: reg__915
reg__3685: RTL_MUX369
dff__parameterized0__141: dff__parameterized0
reg__2067: reg__236
muxpart__269: muxpart__269
reg__2003: reg__220
reg__1955: reg__71
reg__511: RTL_ROM246
plus_1__10: plus_1
reg__3047: reg
Sorting_network__205: Sorting_network
case__246: case__246
reg__1201: reg__1201
case__1370: case__27
datapath__1080: datapath__4
case__1013: case__28
datapath__295: datapath__4
Line_buffer_datapath__64: Line_buffer_datapath
case__674: case__27
dsp48e1__95: RTL_REG_SYNC1079
case__2003: case__16
reg__3073: reg__425
case__1452: case__27
reg__4018: reg
case__1466: case__27
Sorting_network__128: Sorting_network
case__1107: case__28
dff__86: dff
dsp48e1__39: dsp48e1__39
case__2102: case__193
dff__parameterized2__13: dff__parameterized2
reg__2899: RTL_REG_SYNC1020
reg__3727: reg__648
reg__2503: reg__83
reg__3807: reg__4
case__2063: case__132
case__1302: case__27
logic__1348: logic__7
reg__1451: RTL_REG_SYNC1127
Line_buffer_datapath__36: Line_buffer_datapath
datapath__1573: datapath
reg__3740: RTL_REG_SYNC855
datapath__1192: datapath__4
dff__parameterized0__161: dff__parameterized0
dff__parameterized0__163: dff__parameterized0
Sorting_network__111: Sorting_network
reg__2031: reg__75
case__807: case__28
case__2105: RTL_RAM0
reg__661: reg__661
reg__2229: reg__234
reg__1459: RTL_REG_SYNC1133
case__1569: case__28
reg__188: reg__188
case__953: case__28
reg__2774: reg__249
datapath__576: datapath__4
reg__1433: RTL_REG_SYNC465
Node__314: Node
reg__2733: reg__75
reg__2874: RTL_REG_SYNC978
dsp48e1__107: RTL_REG_SYNC1034
reg__147: reg__147
datapath__527: datapath__3
reg__131: reg__131
reg__1911: reg__232
datapath__1608: datapath
datapath__427: datapath__3
reg__3667: reg__426
muxpart__284: muxpart__284
reg__1419: RTL_REG_SYNC464
case__1731: case__28
case__1925: case__15
reg__2597: reg__69
datapath__805: datapath__3
reg__3121: reg__501
mux_2_1__86: mux_2_1
reg__839: reg__839
sum__parameterized3__12: sum__parameterized3
case__1336: case__27
reg__2098: reg__70
reg__2793: reg__230
datapath__1575: datapath
reg__2016: reg__72
datapath__1571: datapath
reg__312: reg__312
case__1231: case__28
reg__184: reg__184
reg__2368: reg__255
datapath__353: datapath__3
case__1150: case__27
shift_registers__parameterized1__1: shift_registers__parameterized1
reg__444: RTL_ROM321
datapath__628: datapath__4
case__248: RTL_ROM260
case__1766: case__14
Line_buffer__60: Line_buffer
reg__3343: reg__1149
reg__484: RTL_ROM274
plus_1__178: plus_1
datapath__799: datapath__3
datapath__1638: datapath__24
muxpart__246: muxpart__246
case__199: RTL_REG_SYNC861
muxpart__255: muxpart__255
reg__2251: reg__77
Line_buffer__29: Line_buffer
case__2169: case__16
reg__2236: reg__227
reg__297: reg__297
reg__2043: reg__260
case__1217: case__28
reg__2839: reg__67
case__1934: case__14
Sorting_network__196: Sorting_network
muxpart__163: muxpart__163
reg__859: reg__859
Line_buffer_datapath__20: Line_buffer_datapath
dsp48e1__36: dsp48e1__36
Line_buffer__12: Line_buffer
dsp48e1__18: dsp48e1__18
reg__2780: reg__243
case__806: case__27
reg__1376: Buffer_12_rows
reg: reg
logic__1047: logic__1047
datapath__1439: datapath
datapath__407: datapath__3
reg__190: reg__190
reg__3662: reg__431
case__16: case__16
datapath__1715: datapath
Node__439: Node
datapath__770: datapath__4
reg__3495: reg__1
Line_buffer_datapath__33: Line_buffer_datapath
reg__3710: reg__1
mux_2_1__149: mux_2_1
extram__40: extram
muxpart__232: muxpart__232
case__1722: case__27
reg__949: reg__949
case__1624: case__27
reg__3701: RTL_REG_SYNC840
case__1890: case__14
datapath__449: datapath__3
reg__3736: RTL_REG_SYNC668
reg__3001: reg__424
reg__1406: RTL_ROM34
reg__1174: reg__1174
Node__41: Node
reg__606: reg__606
logic__1365: logic__5
case__1332: case__27
reg__2719: reg__224
datapath__899: datapath__3
datapath__1021: datapath__3
reg__3609: reg__1
case__1392: case__27
reg__3256: reg__1158
datapath__1467: datapath
logic__112: logic__112
reg__1020: reg__1020
case__983: case__28
case__1160: case__27
Sorting_network__187: Sorting_network
datapath__811: datapath__3
datapath__974: datapath__4
reg__216: reg__216
case__485: RTL_REG_SYNC932
reg__1798: reg__68
datapath__690: datapath__4
extram__11: extram
datapath__1563: datapath
datapath__556: datapath__4
reg__3737: RTL_ROM279
dff__parameterized0__132: dff__parameterized0
datapath__259: datapath__4
case__1483: case__28
datapath__1671: datapath
dff__parameterized2__49: dff__parameterized2
datapath__1653: datapath__32
datapath__1355: datapath__23
reg__319: reg__319
reg__2226: reg__237
reg__1711: reg__80
reg__1540: RTL_REG_SYNC1016
case__46: case__46
datapath__520: datapath__4
logic__1002: logic__1002
reg__2812: reg__76
Node__233: Node
reg__969: reg__969
reg__2498: reg__70
reg__2036: reg__70
reg__1131: reg__1131
reg__3555: reg__1
datapath__1030: datapath__4
muxpart__57: muxpart__57
mux_2_1__57: mux_2_1
datapath__124: datapath__3
mux_2_1__2: mux_2_1
reg__3937: reg__882
Interpolation_R_x: Interpolation_R_x
reg__1652: reg__67
reg__3978: reg__1
case__849: case__28
NI_calc__parameterized0: NI_calc__parameterized0
reg__1042: reg__1042
case__1428: case__27
dff__parameterized8__5: dff__parameterized8
case__604: case__27
Sorting_network__127: Sorting_network
reg__3302: reg__1138
plus_1__150: plus_1
case__1256: case__27
case__1096: case__27
reg__995: reg__995
reg__3729: reg__1089
reg__1359: RTL_RAM
Node__546: Node
sum__parameterized4__22: sum__parameterized4
reg__1920: reg__223
reg__790: reg__790
mux_2_1__27: mux_2_1
dff__parameterized0__191: dff__parameterized0
datapath__63: datapath__4
mux_2_1__1: mux_2_1
reg__3851: reg__1
Node__498: Node
datapath__101: datapath__4
case__824: case__27
dff__parameterized0__111: dff__parameterized0
Data_modulate_7x7_controller: Data_modulate_7x7_controller
reg__120: reg__120
logic__924: logic__924
datapath__404: datapath__4
logic__1528: logic__4
reg__3868: reg__879
reg__1871: reg__75
reg__2955: reg__424
dff__parameterized0__94: dff__parameterized0
case__647: case__28
case__722: case__27
reg__2439: reg__67
reg__2004: reg__84
datapath__808: datapath__4
logic__1194: RTL_REG_SYNC1120
reg__3901: reg__882
datapath__489: datapath__3
reg__3411: reg__1159
case__688: case__27
logic__61: logic__61
case__1937: case__15
reg__3089: reg__1
logic__1271: logic__4
muxpart__395: muxpart
datapath__1682: datapath
Node__530: Node
case__1103: case__28
reg__3378: reg__1140
case__1385: case__28
logic__1619: logic
case__2168: case__17
case__85: case__85
reg__3328: reg__1138
datapath__1598: datapath
datapath__1214: datapath__4
plus_1__222: plus_1
plus_1__86: plus_1
reg__3854: reg__1089
reg__390: reg__390
reg__44: reg__44
reg__2590: reg__76
RD_calc__13: RD_calc
reg__764: reg__764
case__1409: case__28
case__1891: case__14
mux_2_1__140: mux_2_1
dff__parameterized5__1: dff__parameterized5
Sorting_network__36: Sorting_network
datapath__169: datapath__4
reg__59: reg__59
case__719: case__28
dff__83: dff
Node__195: Node
case__1694: case__27
Node__310: Node
reg__1443: RTL_MUX138
case__1405: case__28
Node__48: Node
reg__3037: reg
case__37: case__37
case__624: case__27
logic__1453: logic__1148
case__1022: case__27
reg__958: reg__958
sum__parameterized4__17: sum__parameterized4
dff__parameterized0__82: dff__parameterized0
sum__parameterized0__4: sum__parameterized0
reg__1526: RTL_REG_SYNC1022
reg__3547: reg__1
reg__2806: reg__82
reg__3510: reg__1
datapath__705: datapath__3
datapath__7: datapath__7
Line_buffer__31: Line_buffer
reg__2151: reg__232
datapath__62: datapath__3
reg__1456: RTL_REG_SYNC1109
reg__1682: reg__73
datapath__1476: datapath
Node__167: Node
datapath__161: datapath__4
reg__3462: reg__1
plus_1__215: plus_1
reg__1323: RTL_LATCH1
datapath__1267: datapath__3
reg__3201: reg__1135
muxpart__226: muxpart__226
reg__3581: reg__1
datapath__508: datapath__4
reg__3536: reg__1
case__1139: case__28
reg__1978: reg__245
reg__2147: reg__236
sum__4: sum
dff__98: dff
case__1419: case__28
logic__464: logic__464
datapath__598: datapath__4
SortAscending5__38: SortAscending5
case__2000: case__14
muxpart__405: muxpart
Node__120: Node
logic__1476: logic__5
datapath__583: datapath__3
reg__3590: reg__1
Node__75: Node
reg__943: reg__943
datapath__1064: datapath__4
reg__865: reg__865
reg__3839: reg__647
reg__886: reg__886
reg__3671: reg__1
datapath__271: datapath__4
reg__4013: reg__1
datapath__432: datapath__4
reg__2909: RTL_REG_SYNC1025
logic__1318: RTL_REG_SYNC1029
case__1945: case__14
reg__3445: reg__1151
reg__180: reg__180
Sorting_network__26: Sorting_network
SortAscending5__33: SortAscending5
datapath__694: datapath__4
dff__parameterized0__66: dff__parameterized0
reg__973: reg__973
reg__265: reg__265
reg__3381: reg__1137
datapath__1380: datapath__23
case__1746: case__27
reg__2373: reg__250
logic__1578: logic__5
case__1458: case__27
muxpart__165: muxpart__165
datapath__139: datapath__4
mux_2_1__58: mux_2_1
datapath__819: datapath__3
datapath__592: datapath__4
case__1203: case__28
muxpart__392: muxpart
mux_2_1__51: mux_2_1
reg__1656: reg__81
reg__911: reg__911
dsp48e1__13: dsp48e1__13
reg__3106: RTL_REG_SYNC832
reg__2892: RTL_REG_SYNC1030
dff__parameterized6__2: dff__parameterized6
reg__3586: reg__1
reg__494: reg__494
reg__3804: reg__649
reg__2055: reg__248
plus_1__166: plus_1
Sorting_network__106: Sorting_network
logic__1610: logic__4
reg__3322: reg__1144
shift_registers__parameterized3__8: shift_registers__parameterized3
logic__417: logic__417
reg__82: reg__82
logic__137: logic__137
logic__1527: logic__5
Node__421: Node
logic__1444: logic__7
reg__412: reg__412
Sorting_network__176: Sorting_network
datapath__658: datapath__4
RD_calc__6: RD_calc
reg__1566: RTL_REG_SYNC1048
case__1900: case__16
reg__61: reg__61
dff__119: dff
plus_1__198: plus_1
case__877: case__28
reg__1119: reg__1119
Line_buffer_datapath__13: Line_buffer_datapath
case__1181: case__28
dff__85: dff
logic__1609: logic__5
reg__263: reg__263
case__1518: case__27
logic__787: logic__787
muxpart__329: muxpart__329
NI_calc__parameterized1__6: RTL_REG_SYNC1013
mux_2_1__131: mux_2_1
dff__42: dff
reg__1341: RTL_REG_SYNC468
extram__57: extram
dff__parameterized3__23: dff__parameterized3
case__562: case__27
logic__1554: logic__426
Sorting_network__71: Sorting_network
Sorting_network__159: Sorting_network
plus_1__187: plus_1
Line_buffer__46: Line_buffer
reg__26: reg__26
dff__70: dff
dff__parameterized0__100: dff__parameterized0
case__1821: case__17
case__1178: case__27
reg__803: reg__803
reg__2701: reg__242
reg__3242: reg__1146
reg__3679: RTL_ROM252
reg__792: reg__792
Node__286: Node
datapath__1086: datapath__4
case__1408: case__27
NI_calc__parameterized1: RTL_REG_SYNC1013
Node__418: Node
R4_controller__1: R4_controller
reg__2665: reg__81
case__695: case__28
reg__3518: reg__1
reg__466: reg__466
dff__65: dff
case__839: case__28
logic__933: logic__933
datapath__1626: datapath__25
muxpart__317: muxpart__317
dff__parameterized0__146: dff__parameterized0
reg__1840: reg__223
case__71: case__71
case__366: case__366
Node__521: Node
logic__43: logic__43
reg__2930: reg
reg__1500: RTL_REG_SYNC1069
reg__344: reg__344
case__666: case__27
case__343: case__343
case__341: case__341
reg__1634: reg__67
logic__1529: logic
case__519: case__28
datapath__481: datapath__3
logic__484: logic__484
plus_1__219: plus_1
datapath__594: datapath__4
reg__290: reg__290
case__1736: case__27
reg__65: reg__65
Node__403: Node
muxpart__156: muxpart__156
reg__2310: reg__233
reg__2079: reg__224
reg__417: reg__417
reg__2591: reg__75
reg__1612: reg__71
dff__parameterized2__34: dff__parameterized2
reg__1496: RTL_MULT37
sum__parameterized4__13: sum__parameterized4
case__791: case__28
reg__882: reg__882
extram__16: extram
datapath__857: datapath__3
datapath__544: datapath__4
Node__329: Node
reg__2516: reg__70
case__510: case__27
case__915: case__28
mux_2_1__52: mux_2_1
case__2095: RTL_ROM266
Node__110: Node
reg__153: reg__153
case__493: case__28
Node__395: Node
datapath__500: datapath__4
datapath__968: datapath__4
datapath__692: datapath__4
case__926: case__27
datapath__211: datapath__4
dsp48e1__98: RTL_REG_SYNC1080
datapath__1432: datapath__7
Node__563: Node
dff__parameterized2__1: dff__parameterized2
riu2_mapping__4: riu2_mapping
reg__3675: RTL_REG_SYNC849
reg__2708: reg__235
datapath__1304: datapath__3
reg__2367: reg__256
reg__1797: reg__69
shift_registers__parameterized6__7: shift_registers__parameterized6
Node__434: Node
dff__78: dff
reg__1972: reg__251
Line_buffer_controller__14: Line_buffer_controller
reg__2194: reg__72
logic__1148: logic__1148
case__850: case__27
logic__927: logic__927
case__1693: case__28
reg__3817: reg__1091
Node__205: Node
Node__459: Node
dff__73: dff
reg__3663: reg__430
reg__2243: reg__220
reg__479: RTL_ROM279
case__1797: case__310
case__507: case__28
case__1601: case__28
dff__parameterized0__138: dff__parameterized0
logic__1631: logic
Sorting_network__58: Sorting_network
reg__408: reg__408
Node__383: Node
datapath__1342: datapath__23
datapath__645: datapath__3
reg__2504: reg__82
plus_1__206: plus_1
logic__805: logic__805
R2_controller__1: R2_controller
case__1445: case__28
case__872: case__27
reg__2486: reg__82
extram__4: extram
reg__1140: reg__1140
sum__parameterized3__28: sum__parameterized3
muxpart__139: muxpart__139
reg__3840: reg
datapath__1489: datapath
plus_1__101: plus_1
reg__1915: reg__228
reg__128: reg__128
case__374: case__374
reg__2242: reg__221
plus_1__132: plus_1
logic__113: logic__113
case__858: case__27
reg__2309: reg__234
case__1253: case__28
case__2089: case__14
case__1095: case__28
muxpart__117: muxpart__117
datapath__90: datapath__3
reg__2535: reg__248
Line_buffer__42: Line_buffer
case__1075: case__28
reg__1693: reg__80
datapath__1624: RTL_REG_SYNC859
plus_1__parameterized0__6: plus_1__parameterized0
RD_calc__7: RD_calc
reg__2737: reg__71
Line_buffer_datapath__35: Line_buffer_datapath
datapath__1365: datapath__24
plus_1__32: plus_1
reg__2356: reg__70
reg__1950: reg__76
datapath__1020: datapath__4
sum__parameterized3__35: sum__parameterized3
case__897: case__28
case__18: case__18
case__1182: case__27
case__1365: case__28
reg__538: RTL_ROM258
reg__1853: reg__75
logic__915: logic__915
reg__1816: reg__247
logic__1630: logic__4
Node__630: Node
reg__394: reg__394
reg__3712: reg__1
reg__1287: RTL_REG_ASYNC107
case__1674: case__27
case__1398: case__27
datapath__215: datapath__4
dff__40: dff
case__2096: RTL_REG_SYNC861
logic__1262: RTL_REG_SYNC988
datapath__1039: datapath__3
reg__1572: RTL_REG_SYNC1019
reg__3575: reg
case__1465: case__28
reg__572: RTL_ROM235
logic__60: logic__60
plus_1__68: plus_1
reg__2134: reg__249
reg__3503: reg__1
reg__3375: reg__1143
plus_1__71: plus_1
case__1726: case__27
reg__3935: reg__884
reg__536: reg__536
plus_1__13: plus_1
muxpart__444: muxpart
case__1151: case__28
extram__35: extram
datapath__585: datapath__3
case__1879: case__14
datapath__1382: datapath__23
muxpart__220: muxpart__220
Sorting_network__133: Sorting_network
reg__3230: reg__1158
reg__3491: reg__1
datapath__1526: datapath
datapath__322: datapath__3
reg__1597: reg__68
reg__1261: reg__1261
reg__460: reg__460
reg__2153: reg__230
Node__181: Node
Node__598: Node
logic__682: logic__682
Line_buffer_controller__57: Line_buffer_controller
case__2136: case__14
datapath__288: datapath__3
datapath__248: datapath__3
reg__1250: reg__1250
reg__1185: reg__1185
plus_1__12: plus_1
reg__709: reg__709
case__1968: case__14
datapath__669: datapath__3
reg__3639: reg__644
Node__577: Node
reg__540: RTL_ROM252
case__629: case__28
logic__733: logic__733
case__1605: case__28
mux_2_1__28: mux_2_1
reg__1063: reg__1063
case__816: case__27
Node__128: Node
Sorting_network__102: Sorting_network
R6_patch_sum: RTL_REG_SYNC1011
plus_1__17: plus_1
reg__1362: RTL_REG_ASYNC46
datapath__241: datapath__4
datapath__1464: datapath
reg__60: reg__60
reg__3520: reg__1
shift_registers__parameterized6__10: shift_registers__parameterized6
Node__461: Node
reg__844: reg__844
case__1123: case__28
datapath__878: datapath__4
logic__1263: logic__1263
reg__1803: reg__260
case__1571: case__28
Node__516: Node
logic__1400: logic__7
Sorting_network__185: Sorting_network
logic__1366: logic__4
reg__271: reg__271
Node__268: Node
reg__2467: reg__236
reg__2849: reg__1
datapath__1392: RTL_REG_SYNC1037
Node__26: Node
reg__2966: reg__651
reg__602: reg__602
reg__1910: reg__233
datapath__856: datapath__4
reg__47: reg__47
datapath__904: datapath__4
dff__parameterized0__88: dff__parameterized0
datapath__443: datapath__3
datapath__464: datapath__4
dff__parameterized2__8: dff__parameterized2
reg__2062: reg__241
reg__2523: reg__260
dff__parameterized0__96: dff__parameterized0
datapath__1631: datapath__23
dff__parameterized1__4: dff__parameterized1
reg__2249: reg__79
Node__276: Node
reg__1539: RTL_REG_SYNC1041
case__556: case__27
reg__1792: reg__74
dff__80: dff
reg__1488: RTL_REG_SYNC1076
reg__2992: reg__424
reg__185: reg__185
Node__431: Node
Node__332: Node
datapath__371: datapath__3
reg__2593: reg__73
reg__268: reg__268
case__572: case__27
case__1781: case__15
reg__3735: RTL_MUX194
plus_1__203: plus_1
Node__584: Node
reg__1207: reg__1207
datapath__824: datapath__4
reg__1720: reg__71
datapath__1248: datapath__4
datapath__960: datapath__4
reg__1118: reg__1118
Sorting_network__28: Sorting_network
reg__2445: reg__258
case__736: case__27
logic__987: logic__987
reg__339: reg__339
case__1861: case__14
sum_cumulative: sum_cumulative
plus_1__46: plus_1
reg__3665: reg__428
logic__1589: logic__7
case__1371: case__28
Sorting_network__42: Sorting_network
logic__951: logic__951
logic__1548: RTL_REG_SYNC667
Line_buffer_controller__7: Line_buffer_controller
logic__1328: logic__417
dff__61: dff
case__1997: case__16
reg__586: reg__586
reg__3487: reg__1
reg__3821: reg__1091
reg__2250: reg__78
datapath__920: datapath__4
reg__1163: reg__1163
reg__3156: reg__1154
reg__157: reg__157
reg__1897: reg__246
dff__parameterized0__233: dff__parameterized0
reg__3955: reg__876
datapath__394: datapath__4
muxpart__434: muxpart
reg__2920: reg
datapath__1621: datapath__7
case__484: case__484
reg__2265: reg__81
reg__499: reg__499
reg__3636: reg__645
Node__537: Node
dff__parameterized0__126: dff__parameterized0
logic__1269: logic__7
reg__3151: reg__1159
datapath__332: datapath__3
Sorting_network__84: Sorting_network
datapath__1693: datapath
reg__2785: reg__238
case__809: case__28
reg__1642: reg__77
case__1082: case__27
reg__591: reg__591
case__1293: case__28
Node__567: Node
reg__2157: reg__226
reg__2187: reg__79
reg__2683: reg__260
plus_1__162: plus_1
case__1023: case__28
case__1778: case__14
logic__629: logic__629
logic__23: logic__23
reg__3376: reg__1142
logic__258: logic__258
muxpart__299: muxpart__299
mux_2_1__112: mux_2_1
reg__1480: reg__1480
reg__2267: reg__79
dff__114: dff
datapath__283: datapath__4
Node__71: Node
reg__2380: reg__243
datapath__528: datapath__4
extram__17: extram
case__1272: case__27
reg__950: reg__950
logic__1295: logic__420
logic__118: logic__118
datapath__189: datapath__4
reg__3284: reg__1156
reg__3848: reg__1
datapath__379: datapath__3
plus_1__123: plus_1
Sorting_network__131: Sorting_network
reg__4012: reg__1
reg__1319: RTL_REG_ASYNC74
case__1713: case__28
case__495: case__28
reg__611: reg__611
reg__116: reg__116
muxpart__275: muxpart__275
Line_buffer_datapath__7: Line_buffer_datapath
datapath__1352: datapath__23
logic__1611: logic
case__698: case__27
logic__1467: logic__7
Line_buffer_controller__6: Line_buffer_controller
reg__1010: reg__1010
reg__1001: reg__1001
reg__3094: reg__4
reg__1062: reg__1062
extram__36: extram
reg__1346: RTL_AND
datapath__227: datapath__4
logic__1103: logic__1103
reg__355: reg__355
datapath__1482: datapath
case__833: case__28
case__1924: case__16
reg__2179: reg__69
datapath__661: datapath__3
Node__45: Node
reg__2910: reg__652
datapath__561: datapath__3
Node__606: Node
reg__4010: reg
reg__3177: reg__1159
reg__991: reg__991
case__1379: case__28
Node__378: Node
reg__567: reg__567
reg__2382: reg__241
reg__682: reg__682
reg__2491: reg__77
logic__1448: logic__7
Node__12: Node
reg__2472: reg__231
reg__1709: reg__82
case__50: case__50
case__1643: case__28
plus_1__189: plus_1
Node__483: Node
Node__254: Node
reg__3267: reg__1147
muxpart__414: muxpart
reg__2460: reg__243
datapath__1393: RTL_REG_SYNC1037
case__75: case__75
reg__1541: RTL_MULT27
datapath__1312: datapath__3
muxpart__138: muxpart__138
logic__1299: logic__425
reg__2270: reg__76
logic__421: logic__421
plus_1__76: plus_1
case__1688: case__27
case__90: case__90
case__1090: case__27
reg__931: reg__931
sum__parameterized4__11: sum__parameterized4
reg__3143: reg__425
datapath__266: datapath__3
datapath__607: datapath__3
reg__3386: reg__1158
SortAscending5__36: SortAscending5
reg__599: reg__599
dff__parameterized0__37: dff__parameterized0
dff__parameterized9__7: dff__parameterized9
datapath__145: datapath__4
reg__955: reg__955
reg__507: RTL_ROM261
Sorting_network__86: Sorting_network
plus_1__25: plus_1
mux_2_1__79: mux_2_1
datapath__274: datapath__3
muxpart__279: muxpart__279
datapath__1028: datapath__4
Node__510: Node
muxpart__193: muxpart__193
Window_buffer_9x9: Window_buffer_9x9
datapath__1444: datapath
SortAscending5: SortAscending5
reg__2304: reg__239
case__1930: case__16
reg__3616: reg__1
reg__2021: reg__67
case__573: case__28
reg__2953: reg__424
reg__3938: reg__881
datapath__1568: datapath
mux_2_1__102: mux_2_1
case__689: case__28
reg__1683: reg__72
datapath__1486: datapath
Node__411: Node
Node__183: Node
Node__173: Node
NI_calc__parameterized0__5: NI_calc__parameterized0
muxpart__436: muxpart
mux_2_1__132: mux_2_1
reg__3313: reg__1153
datapath__806: datapath__4
datapath__108: datapath__3
reg__759: reg__759
reg__1517: RTL_ROM300
Node__198: Node
case__1185: case__28
dff__parameterized0__114: dff__parameterized0
datapath__1622: datapath
logic__493: logic__493
reg__2875: RTL_MULT19
reg__276: reg__276
dff__parameterized1__30: dff__parameterized1
datapath__1720: datapath
dff__24: dff
plus_1__214: plus_1
datapath__1308: datapath__3
reg__2763: reg__260
reg__673: reg__673
reg__2854: reg
Node__474: Node
case__1059: case__28
datapath__1253: datapath__3
logic__1314: logic__419
reg__3077: reg__425
reg__67: reg__67
Node__493: Node
datapath__458: datapath__4
reg__1987: reg__236
reg__3046: reg__647
Window_buffer_3x3: Window_buffer_3x3
reg__976: reg__976
reg__3237: reg__1151
case__1266: case__27
datapath__926: datapath__4
datapath__1149: datapath__3
case__1965: case__17
plus_1__154: plus_1
case__1104: case__27
case__1122: case__27
Node__449: Node
reg__2041: reg__262
mux_2_1__48: mux_2_1
reg__1706: reg__67
reg__3167: reg__1143
case__787: case__28
dff__parameterized0__64: dff__parameterized0
reg__388: reg__388
reg__2118: reg__68
muxpart__124: muxpart__124
case__1871: case__15
datapath__419: datapath__3
dsp48e1__72: dsp48e1__72
reg__581: reg__581
Sorting_network__85: Sorting_network
case__713: case__28
reg__3652: RTL_AND13
dff__parameterized6__3: dff__parameterized6
reg__3127: RTL_REG_SYNC856
Node__106: Node
Sorting_network__23: Sorting_network
reg__2378: reg__245
dsp48e1__126: dsp48e1__64
RD__1: RD
datapath__140: datapath__3
Data_modulate_7x7_datapath: Data_modulate_7x7_datapath
extram__46: extram
datapath__630: datapath__4
logic__1604: logic
Node__463: Node
case__1923: case__17
case__2093: case__15
reg__2142: reg__241
Sorting_network__153: Sorting_network
datapath__303: datapath__4
reg__3369: reg__1149
reg__1071: reg__1071
dsp48e1__62: dsp48e1__62
Node__625: Node
Node__239: Node
logic__1402: logic__4
reg__3623: reg__1103
SortAscending5__11: SortAscending5
reg__2745: reg__81
case__2064: case__130
Sorting_network__208: Sorting_network
Node__156: Node
case__247: case__247
shift_registers__parameterized3__6: shift_registers__parameterized3
reg__4015: reg__1
logic__838: logic__838
reg__83: reg__83
case__588: case__27
reg__1332: RTL_REG_ASYNC55
reg__2120: reg__263
reg__1992: reg__231
Line_buffer_datapath__12: Line_buffer_datapath
Node__499: Node
case__80: case__80
datapath__1423: datapath__7
reg__3392: reg__1152
datapath__1066: datapath__4
logic__1284: logic
case__995: case__28
reg__2495: reg__73
datapath__433: datapath__3
Sorting_network__20: Sorting_network
case__1683: case__28
reg__1324: RTL_ADD13
Node__341: Node
datapath__1047: datapath__3
logic__420: logic__420
dff__parameterized0__59: dff__parameterized0
reg__3101: RTL_MUX363
reg__2318: reg__225
datapath__578: datapath__4
muxpart__441: muxpart
datapath__1496: datapath
reg__161: reg__161
Node__215: Node
Sorting_network__83: Sorting_network
reg__893: reg__893
Node__520: Node
reg__1736: reg__73
case__2071: case__14
logic__1265: logic__7
Line_buffer_datapath__63: Line_buffer_datapath
case__1485: case__28
reg__1743: reg__84
logic__1407: logic
datapath__1718: datapath
reg__3787: reg__424
Sorting_network__55: Sorting_network
Node__86: Node
reg__916: reg__916
Sorting_network__77: Sorting_network
Sorting_network__104: Sorting_network
datapath__768: datapath__4
reg__1133: reg__1133
reg__2177: reg__71
case__2174: case__17
reg__340: reg__340
reg__3228: reg__1160
reg__236: reg__236
reg__2517: reg__69
reg__2550: reg__233
case__1264: case__27
dff__parameterized0__192: dff__parameterized0
datapath__1710: datapath
case__1484: case__27
Sorting_network__170: Sorting_network
case__770: case__27
Node__152: Node
Node__613: Node
reg__1411: RTL_ADD12
case__1133: case__28
reg__1239: reg__1239
datapath__1523: datapath
reg__1058: reg__1058
reg__1740: reg__69
dff__parameterized0__113: dff__parameterized0
dff__parameterized0__108: dff__parameterized0
RD_calc__2: RD_calc
reg__1298: RTL_REG_ASYNC88
reg__3272: reg__1142
case__1578: case__27
logic__261: logic__261
dff__81: dff
dff__parameterized2__41: dff__parameterized2
reg__1202: reg__1202
reg__615: reg__615
reg__2060: reg__243
case__888: case__27
logic__1491: logic__7
case__909: case__28
datapath__1545: datapath
reg__742: reg__742
case__1750: case__27
dff__parameterized2__20: dff__parameterized2
case__1981: case__14
dff__parameterized0__187: dff__parameterized0
case__946: case__27
case__2081: case__14
dff__parameterized0__142: dff__parameterized0
case__1169: case__28
dff__10: dff
logic__560: logic__560
datapath__1296: datapath__3
datapath__521: datapath__3
datapath__848: datapath__4
case__405: case__405
datapath__1168: datapath__4
reg__2825: reg__81
dsp48e1__34: dsp48e1__34
reg__668: reg__668
case__1935: case__17
case__61: case__61
reg__1438: RTL_MUX136
reg__1930: reg__78
Sorting_network__144: Sorting_network
reg__1860: reg__68
sum__parameterized3__47: sum__parameterized3
dff__parameterized3__7: dff__parameterized3
Node__247: Node
Line_buffer_datapath__46: Line_buffer_datapath
case__1106: case__27
case__928: case__27
case__1875: case__17
case__659: case__28
reg__1696: reg__77
case__682: case__27
reg__3943: reg__876
datapath__724: datapath__4
reg__3220: reg__1142
Line_buffer_controller__27: Line_buffer_controller
dff__parameterized0__122: dff__parameterized0
datapath__413: datapath__3
reg__2742: reg__84
logic__1362: logic__4
reg__3565: reg
reg__1925: reg__83
datapath__650: datapath__4
sum__parameterized1__7: sum__parameterized1
Node__279: Node
plus_1__204: plus_1
reg__250: reg__250
reg__1417: RTL_ROM36
reg__603: reg__603
plus_1__106: plus_1
reg__2536: reg__247
reg__2501: reg__67
reg__405: reg__405
reg__2492: reg__76
reg__3824: reg__1090
logic__1296: logic__419
case__511: case__28
reg__3751: reg__465
case__1355: case__28
case__501: case__28
reg__172: reg__172
reg__2131: reg__252
reg__1744: reg__83
reg__2768: reg__255
reg__97: reg__97
mux_2_1__144: mux_2_1
Node__16: Node
datapath__1268: datapath__4
reg__308: reg__308
mux_2_1__42: mux_2_1
reg__3629: reg__1097
reg__2432: reg__74
datapath__438: datapath__4
reg__2952: reg__424
case__1045: case__28
logic__1514: logic__136
case__1878: case__14
reg__3750: reg__466
case__676: case__27
logic__58: logic__58
Node__438: Node
datapath__53: datapath__4
reg__1065: reg__1065
case__1435: case__28
dff__parameterized2__36: dff__parameterized2
datapath__947: datapath__3
logic__1623: logic
case__1607: case__28
Node__542: Node
case__696: case__27
logic__121: logic__121
Node__591: Node
logic__1424: logic__7
datapath__539: datapath__3
reg__2499: reg__69
muxpart__428: muxpart
datapath__976: datapath__4
reg__2873: RTL_REG_SYNC999
dsp48e1__61: dsp48e1__61
reg__3948: reg__883
reg__2567: reg__81
datapath__1700: datapath
reg__3601: reg__1
muxpart__295: muxpart__295
reg__3835: reg__647
reg__2381: reg__242
datapath__1160: datapath__4
dff__47: dff
reg__1799: reg__67
case__1832: case__14
logic__748: logic__748
Window_buffer_9x9_controller: Window_buffer_9x9_controller
reg__325: reg__325
case__1132: case__27
case__1001: case__28
reg__3400: reg__1144
reg__922: reg__922
datapath__677: datapath__3
Line_buffer_datapath__18: Line_buffer_datapath
dff__parameterized1__12: dff__parameterized1
case__788: case__27
reg__129: reg__129
datapath__615: datapath__3
Node__489: Node
datapath__1183: datapath__3
case__1033: case__28
case__1251: case__28
case__1876: case__16
NI_calc__2: NI_calc
datapath__737: datapath__3
case__1755: case__28
dsp48e1__81: RTL_REG_SYNC1081
case__966: case__27
muxpart__222: muxpart__222
reg__1197: reg__1197
reg__2528: reg__255
reg__641: reg__641
datapath__1603: datapath
reg__3247: reg__1141
case__1507: case__28
reg__3900: reg__883
case__2026: case__17
reg__718: reg__718
dff__parameterized0__11: dff__parameterized0
reg__623: reg__623
case__1704: case__27
reg__1081: reg__1081
muxpart__391: muxpart
datapath__296: datapath__3
datapath__629: datapath__3
dff__parameterized0__119: dff__parameterized0
logic__769: logic__769
plus_1__61: plus_1
dff__68: dff
logic__703: logic__703
Sorting_network__180: Sorting_network
reg__2962: reg__424
logic__422: logic__422
reg__2349: reg__77
reg__368: reg__368
reg__959: reg__959
reg__332: reg__332
datapath__1619: datapath__9
datapath__1411: datapath__22
case__1476: case__27
dff__parameterized0__181: dff__parameterized0
datapath__1196: datapath__4
reg__3988: reg__1
case__1243: case__28
dff__parameterized0__91: dff__parameterized0
datapath__181: datapath__4
Node__38: Node
logic__1272: logic
SortAscending7__1: SortAscending7
mux_2_1__33: mux_2_1
datapath__940: datapath__4
reg__1303: RTL_REG_ASYNC104
reg__2679: reg__67
datapath__1688: datapath
reg__3891: reg__880
datapath__1369: datapath__23
Node__399: Node
reg__3544: reg__1
sum__parameterized4__8: sum__parameterized4
reg__3418: reg__1152
Node__348: Node
datapath__47: datapath__4
reg__3896: reg__875
dff__parameterized0__129: dff__parameterized0
case__2189: case__14
case__1474: case__27
logic__1363: logic
reg__3914: reg__881
Node__356: Node
reg__3732: reg__1
dff__parameterized0__145: dff__parameterized0
dff__parameterized0__81: dff__parameterized0
NI_calc__parameterized0__7: NI_calc__parameterized0
case__1152: case__27
reg__3592: reg__1
datapath__1353: datapath__23
reg__2507: reg__79
Line_buffer__4: Line_buffer
reg__1565: RTL_MULT30
plus_1__64: plus_1
Node__142: Node
case__853: case__28
shift_registers__parameterized6__4: shift_registers__parameterized6
mux_2_1__196: mux_2_1
reg__2100: reg__68
muxpart__288: muxpart__288
case__17: case__17
muxpart__385: muxpart
case__32: case__32
datapath__1073: datapath__3
reg__1587: reg__78
reg__1605: reg__78
reg__1008: reg__1008
datapath__1501: datapath
case__1213: case__28
sum__parameterized0__10: sum__parameterized0
case__2133: case__15
reg__96: reg__96
datapath__1394: RTL_REG_SYNC1037
reg__2086: reg__82
datapath__706: datapath__4
case__1457: case__28
shift_registers__parameterized1__3: shift_registers__parameterized1
dff__parameterized0__211: dff__parameterized0
muxpart__213: muxpart__213
case__1749: case__28
Node__124: Node
case__1137: case__28
reg__898: reg__898
datapath__814: datapath__4
case__751: case__28
datapath__983: datapath__3
reg__1560: RTL_REG_SYNC1024
Line_buffer__28: Line_buffer
datapath__595: datapath__3
reg__3930: reg__877
logic__1315: logic__418
case__1902: case__14
case__1854: case__14
Node__118: Node
case__1367: case__28
case__138: case__138
Node__360: Node
Node__446: Node
reg__3410: reg__1160
reg__1462: RTL_REG_SYNC1115
reg__3887: reg__884
reg__1218: reg__1218
reg__395: reg__395
reg__3308: reg__1158
reg__66: reg__66
datapath__1229: datapath__3
reg__3905: reg__878
case__1770: case__14
reg__1074: reg__1074
reg__867: reg__867
logic__528: logic__528
reg__1017: reg__1017
reg__1005: reg__1005
logic__59: logic__59
case__611: case__28
datapath__1175: datapath__3
reg__2893: RTL_MULT28
datapath__637: datapath__3
reg__2731: reg__77
reg__3995: reg__1
dff__11: dff
reg__348: reg__348
case__761: case__28
reg__27: reg__27
case__1561: case__28
datapath__1607: datapath
reg__1216: reg__1216
Node__320: Node
datapath__1319: datapath
reg__2102: reg__84
reg__1370: RTL_MUX142
muxpart__122: muxpart__122
Node__495: Node
reg__3451: reg__1145
SortAscending7__13: SortAscending7
reg__1401: RTL_LATCH104
reg__1750: reg__77
reg__2376: reg__247
reg__3693: RTL_ROM252
logic__1319: RTL_REG_SYNC1029
case__1052: case__27
reg__2307: reg__236
reg__2026: reg__80
reg__1675: reg__80
extram__5: extram
case__1002: case__27
logic__846: logic__846
case__982: case__27
reg__695: reg__695
plus_1__185: plus_1
reg__2110: reg__76
NI_calc__3: NI_calc
case__1714: case__27
case__96: case__96
reg__177: reg__177
logic__590: logic__590
reg__363: reg__363
case__239: case__239
dff__parameterized0__7: dff__parameterized0
plus_1__174: plus_1
mux_2_1__179: mux_2_1
datapath__1133: datapath__3
reg__2981: reg__424
reg__619: reg__619
Node__134: Node
Node__479: Node
mux_2_1__29: mux_2_1
reg__1789: reg__77
datapath__1449: datapath__2
Node__427: Node
reg__2552: reg__231
dff__parameterized6__4: dff__parameterized6
reg__3440: reg__1156
reg__2330: reg__78
extram__19: extram
datapath__54: datapath__3
reg__3329: reg__1137
logic__1399: logic
reg__1237: reg__1237
Node__522: Node
case__1883: case__15
datapath__129: datapath__4
logic__473: logic__473
case__1492: case__27
case__1870: case__16
case__1280: case__27
case__959: case__28
logic__1142: logic__1142
reg__266: reg__266
reg__3291: reg__1149
Sorting_network__148: Sorting_network
datapath__599: datapath__3
datapath__786: datapath__4
mux_2_1__113: mux_2_1
dff__parameterized10__5: RTL_REG_SYNC1042
reg__784: reg__784
Node__555: Node
reg__2551: reg__232
case__249: RTL_ROM248
datapath__1403: datapath__22
datapath__1388: datapath__23
case__1511: case__28
Sorting_network__13: Sorting_network
case__618: case__27
case__25: case__25
logic__15: logic__15
reg__723: reg__723
case__687: case__28
case__1246: case__27
reg__927: reg__927
dff__12: dff
datapath__1313: datapath__4
dff__parameterized3__11: dff__parameterized3
logic__1282: logic__5
datapath__1474: datapath
reg__644: reg__644
reg__3467: reg__1
reg__1076: reg__1076
datapath__1144: datapath__4
reg__3596: reg__1
logic__466: logic__466
logic__1323: logic__417
case__769: case__28
plus_1__92: plus_1
reg__2521: reg__262
muxpart__169: muxpart__169
reg__2563: reg__220
reg__2124: reg__259
reg__1315: RTL_REG_ASYNC92
Sorting_network__149: Sorting_network
reg__2678: reg__68
reg__1352: Line_buffer
reg__3197: reg__1139
reg__3923: reg__884
datapath__840: datapath__4
case__735: case__28
case__780: case__27
datapath__102: datapath__3
reg__472: RTL_MUX387
reg__2138: reg__245
case__771: case__28
dff__parameterized10__4: RTL_REG_SYNC1042
reg__3474: reg__1
case__144: case__144
case__1531: case__28
reg__515: RTL_REG_SYNC842
reg__52: reg__52
datapath__782: datapath__4
reg__834: reg__834
datapath__1360: datapath__23
Node__58: Node
reg__2477: reg__226
Node__494: Node
reg__2129: reg__254
reg__3019: reg__647
reg__301: reg__301
case__1809: case__234
reg__2379: reg__244
datapath__346: datapath__4
sum__parameterized3__39: sum__parameterized3
dff__55: dff
case__989: case__28
logic__44: logic__44
datapath__584: datapath__4
reg__3413: reg__1157
case__94: case__94
reg__3028: reg
reg__315: reg__315
sum__7: sum
logic__546: logic__546
case__981: case__28
reg__399: reg__399
logic__1524: logic__4
muxpart__432: muxpart
reg__967: reg__967
case__578: case__27
reg__1870: reg__76
logic__954: logic__954
datapath__801: datapath__3
datapath__736: datapath__4
datapath__1493: datapath
reg__3686: RTL_ROM252
datapath__835: datapath__3
datapath__155: datapath__4
Sorting_network__164: Sorting_network
reg__3705: reg__1
reg__1312: RTL_REG_ASYNC65
Node__92: Node
logic__1555: logic__425
case__799: case__28
case__310: case__310
datapath__1012: datapath__4
datapath__569: datapath__3
reg__1601: reg__82
reg__1995: reg__228
dff__parameterized0__212: dff__parameterized0
muxpart__285: muxpart__285
case__639: case__28
case__194: case__194
reg__1424: RTL_REG_SYNC477
case__1669: case__28
datapath__1471: datapath
datapath__1176: datapath__4
reg__2939: reg__424
datapath__1623: datapath__2
datapath__1327: datapath
reg__3846: reg__1
Sorting_network__8: Sorting_network
reg__3341: reg__1151
logic__1376: logic__7
Node__251: Node
reg__1945: reg__81
logic__605: logic__605
Node__51: Node
reg__2781: reg__242
case__754: case__27
case__1179: case__28
reg__3752: reg__464
reg__1973: reg__250
case__2122: case__14
datapath__388: datapath__4
case__2201: case__14
case__279: case__279
reg__2894: RTL_ADD44
reg__3036: reg__647
reg__691: reg__691
reg__433: reg__433
reg__3335: reg__1157
case__1161: case__28
case__2121: case__15
Interpolation_calc__parameterized10: Interpolation_calc__parameterized10
plus_1__57: plus_1
reg__441: RTL_AND13
dff__38: dff
sum: sum
dsp48e1__47: dsp48e1__47
reg__2302: reg__241
datapath__471: datapath__3
reg__802: reg__802
reg__600: reg__600
dff__parameterized0__61: dff__parameterized0
datapath__990: datapath__4
reg__3610: reg__1
reg__1142: reg__1142
reg__1490: RTL_REG_SYNC1068
reg__2277: reg__69
datapath__59: datapath__4
reg__2544: reg__239
reg__3956: reg__875
case__1621: case__28
plus_1__6: plus_1
reg__1939: reg__69
reg__2331: reg__77
datapath__600: datapath__4
reg__3209: reg__1153
reg__2820: reg__68
datapath__1104: datapath__4
case__889: case__28
plus_1__137: plus_1
Node__294: Node
Node__204: Node
dff__parameterized0__230: dff__parameterized0
reg__866: reg__866
reg__686: reg__686
plus_1__104: plus_1
logic__1398: logic__4
datapath__536: datapath__4
datapath__832: datapath__4
logic__861: logic__861
reg__1883: reg__260
Node__125: Node
reg__9: reg__9
reg__1180: reg__1180
datapath__220: datapath__3
case__1786: case__16
Line_buffer_datapath__50: Line_buffer_datapath
reg__3871: reg__876
datapath__740: datapath__4
logic__1568: logic__1144
case__1540: case__27
logic: logic
mux_2_1__11: mux_2_1
plus_1__45: plus_1
reg__2294: reg__249
reg__595: reg__595
case__755: case__28
reg__1025: reg__1025
logic__418: logic__418
datapath__1281: datapath__4
Node__442: Node
case__1341: case__28
reg__2975: reg__424
SortAscending7__12: SortAscending7
Joint_histogram_datapath: Joint_histogram_datapath
reg__1192: reg__1192
reg__165: reg__165
Node__587: Node
dff__parameterized1__27: dff__parameterized1
datapath__501: datapath__3
Node__187: Node
case__593: case__28
reg__1114: reg__1114
reg__1159: reg__1159
Node__76: Node
logic__1432: logic__7
reg__3993: reg__1
logic__718: logic__718
datapath__725: datapath__3
NI_calc__parameterized0__6: NI_calc__parameterized0
muxpart__236: muxpart__236
reg__593: reg__593
case__1295: case__28
reg__232: reg__232
logic__1404: logic__7
datapath__509: datapath__3
case__241: case__241
case__1214: case__27
reg__2845: reg__1
case__2182: case__15
reg__3733: reg__425
reg__3949: reg__882
reg__3500: reg__1
reg__1685: reg__70
dsp48e1__17: dsp48e1__17
dff__parameterized3__14: dff__parameterized3
case__466: case__466
Median_processing__GC0: Median_processing__GC0
reg__1830: reg__233
dff__parameterized0__143: dff__parameterized0
dff__parameterized0__210: dff__parameterized0
extram__2: RTL_REG_SYNC934
reg__2440: reg__263
logic__1283: logic__4
logic__1594: logic__5
case__1124: case__27
reg__2741: reg__67
logic__1553: RTL_MUX467
reg__3054: reg__1089
reg__3131: reg__491
reg__3202: reg__1160
reg__206: reg__206
reg__1748: reg__79
extram__47: extram
mux_2_1__96: mux_2_1
reg__3261: reg__1153
dff__parameterized0__86: dff__parameterized0
datapath__1243: datapath__3
reg__1134: reg__1134
dff__parameterized3__20: dff__parameterized3
reg__714: reg__714
logic__1261: logic__1261
SortAscending7: SortAscending7
case__827: case__28
reg__3981: reg__1
case__1996: case__17
datapath__1454: datapath__9
reg__3538: reg__1
reg__2786: reg__237
datapath__163: datapath__4
case__2042: case__14
Node__604: Node
muxpart__215: muxpart__215
reg__1515: RTL_REG_SYNC1073
plus_1__208: plus_1
datapath__771: datapath__3
case__2135: case__14
logic__49: logic__49
reg__681: reg__681
case__1787: case__15
reg__1267: RTL_REG_ASYNC89
dff__parameterized0__44: dff__parameterized0
case__2001: case__14
datapath__1646: datapath__24
reg__779: reg__779
muxpart__416: muxpart
datapath__557: datapath__3
reg__3379: reg__1139
reg__2746: reg__80
dsp48e1__41: dsp48e1__41
case__502: case__27
reg__656: reg__656
reg__2958: reg__4
datapath__1215: datapath__3
datapath__1008: datapath__4
case__2138: case__16
reg__2093: reg__75
reg__1835: reg__228
Node__361: Node
reg__3286: reg__1154
reg__935: reg__935
reg__545: RTL_MUX365
datapath__1145: datapath__3
reg__559: reg__559
reg__3459: reg__1137
case__1421: case__28
dff__parameterized4__7: dff__parameterized4
reg__1469: RTL_REG_SYNC1105
Line_buffer_datapath__16: Line_buffer_datapath
plus_1__176: plus_1
reg__148: reg__148
case__1936: case__16
reg__2375: reg__248
logic__1454: logic__1145
logic__1515: RTL_REG_SYNC835
reg__2306: reg__237
reg__3181: reg__1155
reg__563: reg__563
reg__3171: reg__1139
case__1400: case__27
reg__3364: reg__1154
reg__1420: RTL_LATCH103
reg__1583: reg__82
reg__3540: reg__1
reg__636: reg__636
logic__873: logic__873
case__2193: case__16
case__1146: case__27
reg__1053: reg__1053
reg__3715: reg
reg__1453: RTL_REG_SYNC1102
reg__3406: reg__1138
reg__2749: reg__77
reg__767: reg__767
reg__3140: reg__1
reg__2813: reg__75
reg__3842: reg__1
datapath__1224: datapath__4
case__603: case__28
muxpart__188: muxpart__188
case__1127: case__28
reg__3357: reg__1135
Node__617: Node
reg__3148: reg__1
reg__1187: reg__1187
logic__1556: logic__424
datapath__1721: datapath
datapath__141: datapath__4
case__1675: case__28
reg__3747: reg__469
logic__1232: RTL_REG_SYNC1029
case__1873: case__14
reg__360: reg__360
reg__3680: RTL_REG_SYNC840
datapath__1357: datapath__24
logic__1501: logic__4
reg__732: reg__732
riu2_mapping: riu2_mapping
datapath__921: datapath__3
datapath__19: RTL_ROM247
reg__3881: reg__878
reg__1663: reg__74
dsp48e1__16: dsp48e1__16
muxpart__445: muxpart
reg__1238: reg__1238
case__883: case__28
reg__734: reg__734
reg__669: reg__669
reg__2900: RTL_REG_SYNC1035
reg__1342: RTL_REG_ASYNC44
reg__576: reg__576
reg__2047: reg__256
case__1303: case__28
case__1842: case__14
case__1549: case__28
datapath__1171: datapath__3
datapath__444: datapath__4
case__1204: case__27
datapath__306: datapath__3
reg__3068: reg__425
shift_registers: RTL_ROM254
Node__169: Node
logic__1525: logic
logic__1579: logic__4
reg__1292: RTL_REG_ASYNC80
reg__2860: reg__1
case__1170: case__27
Sorting_network__41: Sorting_network
mux_2_1__164: mux_2_1
case__1519: case__28
datapath__262: datapath__3
datapath__313: datapath__4
extram__30: extram
sum__parameterized5__11: sum__parameterized5
case__1855: case__14
datapath__491: datapath__3
reg__3190: reg__1146
reg__3781: reg__649
case__1970: case__14
reg__3507: reg__1
case__302: case__302
case__1477: case__28
datapath__1384: datapath__25
reg__2672: reg__74
logic__479: logic__479
case__973: case__28
datapath__659: datapath__3
case__1638: case__27
muxpart__301: muxpart__301
reg__3924: reg__883
Line_buffer_datapath__26: Line_buffer_datapath
datapath__380: datapath__4
reg__1029: reg__1029
Sorting_network__57: Sorting_network
dff__132: dff
datapath__593: datapath__3
reg__3257: reg__1157
reg__2253: reg__75
reg__1122: reg__1122
reg__3351: reg__1141
reg__10: reg__10
reg__3203: reg__1159
case__1941: case__17
Node__404: Node
reg__3805: reg
reg__1886: reg__257
Node__467: Node
reg__3020: reg
reg__3048: reg__647
reg__3382: reg__1136
reg__1527: RTL_REG_SYNC1028
muxpart__136: muxpart__136
datapath__1000: datapath__4
dsp48e1__27: dsp48e1__27
dff__parameterized0__239: dff__parameterized0
reg__3906: reg__877
logic__1626: logic__4
reg__1377: RTL_REG_SYNC461
reg__3214: reg__1148
case__945: case__28
datapath__973: datapath__3
reg__2032: reg__74
NI_calc__7: NI_calc
datapath__1331: datapath
dsp48e1__46: dsp48e1__46
datapath__772: datapath__4
reg__877: reg__877
datapath__1295: datapath__4
logic__1428: logic__7
reg__456: reg__456
reg__3628: reg__1098
reg__1956: reg__70
logic__1582: logic__5
Node__429: Node
case__1261: case__28
case__903: case__28
R2_patch_sum: R2_patch_sum
reg__3281: reg__1159
extram__18: extram
reg__2296: reg__247
datapath__830: datapath__4
Node__408: Node
datapath__1326: datapath
Node__283: Node
datapath__1179: datapath__3
Buffer_4_rows: RTL_MUX366
case__1030: case__27
reg__1510: RTL_REG_SYNC1059
mux_2_1__6: mux_2_1
reg__776: reg__776
datapath__1639: datapath__24
datapath__864: datapath__4
plus_1__90: plus_1
reg__3097: RTL_MUX374
datapath__1022: datapath__4
datapath__10: datapath__10
datapath__1250: datapath__4
reg__1444: RTL_ROM29
datapath__1705: datapath
reg__1543: RTL_REG_SYNC1035
datapath__1074: datapath__4
mux_2_1__63: mux_2_1
reg__1793: reg__73
Interpolation_calc__parameterized16: RTL_REG_SYNC1078
sum__parameterized3__3: sum__parameterized3
plus_1__73: plus_1
reg__1563: RTL_MULT22
case__1795: case__310
reg__220: reg__220
case__345: case__345
datapath__188: datapath__3
Line_buffer_controller__3: Line_buffer_controller
reg__48: reg__48
NI_calc__parameterized1__4: RTL_REG_SYNC1013
muxpart__277: muxpart__277
reg__2931: reg
reg__1141: reg__1141
dff__parameterized0__216: dff__parameterized0
reg__279: reg__279
logic__1580: logic
datapath__483: datapath__3
reg__291: reg__291
Sorting_network__167: Sorting_network
SortAscending5__8: SortAscending5
Line_buffer__54: Line_buffer
reg__3986: reg__861
case__864: case__27
case__1738: case__27
reg__3571: reg__1107
reg__1021: reg__1021
dff__parameterized0__56: dff__parameterized0
Node__425: Node
dff__parameterized0__130: dff__parameterized0
reg__3836: reg
sum__parameterized3__24: sum__parameterized3
reg__2297: reg__246
muxpart__158: muxpart__158
reg__2061: reg__242
case__1843: case__14
datapath__897: datapath__3
shift_registers__parameterized3__1: shift_registers__parameterized3
Node__13: Node
case__1884: case__14
case__21: case__21
reg__1182: reg__1182
reg__1850: reg__78
reg__808: reg__808
reg__2195: reg__71
Line_buffer__22: Line_buffer
logic__1544: logic__7
reg__1088: reg__1088
sum__parameterized4__2: sum__parameterized4
datapath__1048: datapath__4
datapath__1457: datapath__8
case__457: case__457
reg__3157: reg__1153
muxpart__18: muxpart__18
reg__970: reg__970
reg__3627: reg__1099
datapath__769: datapath__3
datapath__934: datapath__4
datapath__92: datapath__3
datapath__1553: datapath
Line_buffer_controller__58: Line_buffer_controller
reg__1234: reg__1234
Node__415: Node
reg__1676: reg__79
reg__212: reg__212
reg__3441: reg__1155
reg__3799: reg__4
Node__182: Node
reg__2484: reg__84
datapath__679: datapath__3
datapath__264: datapath__3
sum__parameterized0__7: sum__parameterized0
Line_buffer__14: Line_buffer
case__1767: case__17
reg__418: reg__418
datapath__157: datapath__4
reg__2775: reg__248
datapath__892: datapath__4
datapath__975: datapath__3
case__2181: case__16
Node__343: Node
plus_1__113: plus_1
reg__2103: reg__83
reg__2996: reg__649
datapath__251: datapath__4
logic__67: logic__67
reg__773: reg__773
datapath__1662: datapath__22
case__792: case__27
muxpart__312: muxpart__312
reg__2383: reg__240
case__715: case__28
dsp48e1__109: RTL_REG_SYNC1034
reg__1040: reg__1040
case__1115: case__28
reg__1288: shift_registers__parameterized6
reg__2454: reg__249
reg__3454: reg__1142
datapath__734: datapath__4
Line_buffer_controller__50: Line_buffer_controller
datapath__228: datapath__3
reg__3002: reg__424
datapath__1529: datapath
reg__3711: reg
datapath__302: datapath__3
logic__1264: logic__1264
reg__2758: reg__68
logic__1466: logic
reg__1504: RTL_REG_SYNC1082
reg__3278: reg__1136
logic__125: logic__125
reg__1251: reg__1251
Node__305: Node
plus_1__147: plus_1
datapath__252: datapath__3
reg__2568: reg__80
plus_1__29: plus_1
datapath__1531: datapath
datapath__858: datapath__4
reg__3528: reg__1
reg__3182: reg__1154
reg__3971: reg__1
reg__3344: reg__1148
logic__1406: logic__4
case__947: case__28
case__143: case__143
extram__53: extram
extram__49: extram
reg__1113: reg__1113
reg__2895: RTL_ADD41
logic__1622: logic__4
reg__665: reg__665
reg__1533: RTL_REG_SYNC1027
datapath__1704: datapath
Buffer_8_rows: Buffer_8_rows
dsp48e1__110: RTL_REG_SYNC1034
reg__2693: reg__250
logic__1143: logic__1143
reg__2826: reg__80
reg__549: reg__549
reg__1072: reg__1072
Line_buffer__59: Line_buffer
datapath__1259: datapath__3
Sorting_network__30: Sorting_network
Sorting_network__44: Sorting_network
datapath__828: datapath__4
reg__305: reg__305
dff__parameterized3__2: dff__parameterized3
reg__3137: reg__426
case__594: case__27
reg__2315: reg__228
reg__1087: reg__1087
reg__2254: reg__74
muxpart__11: muxpart__11
reg__3419: reg__1151
plus_1__49: plus_1
logic__1367: logic
reg__1957: reg__69
reg__3915: reg__880
sum__parameterized2__3: sum__parameterized2
reg__3434: reg__1136
sum__parameterized3__27: sum__parameterized3
muxpart__421: muxpart
Line_buffer__37: Line_buffer
case__732: case__27
Node__559: Node
case__1844: case__14
reg__2087: reg__81
dff__28: dff
reg__622: reg__622
mux_2_1__53: mux_2_1
reg__3641: reg__644
reg__3984: reg
reg__140: reg__140
reg__439: reg__439
reg__2728: reg__80
case__2139: case__15
case__2091: case__17
case__1725: case__28
reg__2256: reg__72
reg__3912: reg__883
extram__33: extram
reg__980: reg__980
mux_2_1__163: mux_2_1
extram__31: extram
muxpart__253: muxpart__253
datapath__716: datapath__4
Window_buffer_13x13_datapath: RTL_MUX13
datapath__1412: datapath__22
reg__3389: reg__1155
reg__98: reg__98
reg__3162: reg__1148
muxpart__398: muxpart
Node__243: Node
case__1548: case__27
case__817: case__28
reg__1389: RTL_REG_SYNC446
reg__228: reg__228
SortAscending5__1: SortAscending5
reg__1812: reg__251
case__2075: case__14
logic__1478: logic
datapath__1238: datapath__4
datapath__638: datapath__4
datapath__234: datapath__3
reg__771: reg__771
Line_buffer_datapath__32: Line_buffer_datapath
reg__704: reg__704
logic__1277: logic__7
reg__3731: reg__426
case__1173: case__28
Node__622: Node
case__1705: case__28
dff__parameterized8__11: dff__parameterized8
datapath__1152: datapath__4
case__1053: case__28
case__512: case__27
reg__1993: reg__230
plus_1__193: plus_1
reg__1732: reg__77
datapath__1684: datapath
case__1648: case__27
reg__1573: RTL_REG_SYNC969
case__1661: case__28
sum__parameterized4__20: sum__parameterized4
case__1418: case__27
case__834: case__27
case__996: case__27
dff__parameterized0__219: dff__parameterized0
SortAscending5__12: SortAscending5
case__1533: case__28
case__520: case__27
reg__508: RTL_ROM257
dff__parameterized0__25: dff__parameterized0
logic__1482: logic
reg__2695: reg__248
case__710: case__27
reg__701: reg__701
reg__2008: reg__80
Node__337: Node
Line_buffer_datapath__62: Line_buffer_datapath
Interpolation_calc__parameterized11: Interpolation_calc__parameterized11
case__1024: case__27
datapath__1498: datapath
RD_calc__14: RD_calc
logic__327: RTL_MUX371
reg__2272: reg__74
case__540: case__27
dff__parameterized2__25: dff__parameterized2
datapath__1551: datapath
logic__86: logic__86
datapath__382: datapath__4
case__990: case__27
datapath__1014: datapath__4
reg__1101: reg__1101
logic__1289: logic__426
datapath__954: datapath__4
reg__1152: reg__1152
sum_cumulative__parameterized0__1: sum_cumulative__parameterized0
reg__3745: RTL_GT24
reg__336: reg__336
reg__254: reg__254
datapath__16: RTL_MUX384
reg__3966: reg__1
datapath__14: datapath__14
reg__3892: reg__879
case__691: case__28
Node__32: Node
reg__356: reg__356
reg__3016: RTL_REG_SYNC1014
datapath__389: datapath__3
logic__1502: logic
mux_2_1__195: mux_2_1
case__1628: case__27
logic__972: logic__972
Node__62: Node
mux_2_1__134: mux_2_1
case__1695: case__28
case__577: case__28
case__1684: case__27
dff__parameterized0__52: dff__parameterized0
case__1493: case__28
case__1216: case__27
dff__parameterized0__49: dff__parameterized0
reg__2487: reg__81
reg__1826: reg__237
reg__68: reg__68
muxpart__290: muxpart__290
reg__1625: reg__76
reg__1283: RTL_REG_ASYNC95
reg__1751: reg__76
case__1706: case__27
datapath__115: datapath__4
datapath__821: datapath__3
datapath__707: datapath__3
dff__parameterized1__20: dff__parameterized1
datapath__428: datapath__4
extram__8: extram
reg__69: reg__69
case__1309: case__28
reg__3950: reg__881
reg__3960: reg
dff__parameterized2__37: dff__parameterized2
datapath__482: datapath__4
reg__1935: reg__73
dff__parameterized0__104: dff__parameterized0
reg__2985: reg__652
reg__1588: reg__77
dff__6: dff
reg__409: reg__409
Node__387: Node
case__2008: case__17
reg__940: reg__940
plus_1__15: plus_1
muxpart__227: muxpart__227
dff__parameterized2__28: dff__parameterized2
reg__463: reg__463
reg__352: reg__352
reg__2377: reg__246
case__1931: case__15
mux_2_1__54: mux_2_1
case__895: case__28
dsp48e1__97: RTL_REG_SYNC1055
Node__318: Node
reg__934: reg__934
datapath__1307: datapath__4
Sorting_network__76: Sorting_network
reg__1223: reg__1223
reg__3778: reg
reg__53: reg__53
reg__200: reg__200
case__1942: case__16
datapath__922: datapath__4
dff__130: dff
reg__2433: reg__73
case__884: case__27
logic__1511: logic__196
reg__2922: reg
datapath__1031: datapath__3
datapath__1669: datapath
datapath__1381: datapath__23
reg__2807: reg__81
case__1597: case__28
case__2032: case__17
reg__2427: reg__79
reg__3198: reg__1138
reg__813: reg__813
logic__1417: logic__5
datapath__405: datapath__3
reg__2181: reg__67
datapath__738: datapath__4
datapath__1339: datapath__24
Node__165: Node
reg__1120: reg__1120
reg__3038: reg__647
reg__1320: RTL_REG_ASYNC48
logic__1588: logic
reg__1308: reg__1308
dff__parameterized3__21: dff__parameterized3
mux_2_1__40: mux_2_1
reg__121: reg__121
case__723: case__28
datapath__156: datapath__3
case__1539: case__28
datapath__439: datapath__3
reg__1741: reg__68
dff__parameterized0__34: dff__parameterized0
sum__11: sum
logic__16: logic__16
case__637: case__28
dff__parameterized0__123: dff__parameterized0
datapath__1558: datapath
Node__512: Node
reg__430: reg__430
Line_buffer_controller__49: Line_buffer_controller
case__2202: case__14
reg__1823: reg__240
reg__2681: reg__262
Node__260: Node
logic__1332: logic__417
dsp48e1__10: dsp48e1__10
case__1737: case__28
logic__578: logic__578
datapath__1029: datapath__3
dff__parameterized2__2: dff__parameterized2
reg__1691: reg__82
reg__3990: reg
case__47: case__47
case__1727: case__28
logic__85: logic__85
reg__429: reg__429
reg__2727: reg__81
case__2145: case__15
Node__193: Node
dff__parameterized4__6: dff__parameterized4
reg__280: reg__280
reg__3939: reg__880
dff__parameterized0__133: dff__parameterized0
datapath__333: datapath__4
Sorting_network__10: Sorting_network
reg__2358: reg__68
dff__parameterized0__200: dff__parameterized0
reg__637: reg__637
reg__376: reg__376
datapath__130: datapath__3
Node__132: Node
logic__1436: logic__7
case__1698: case__27
reg__1760: reg__67
reg__359: reg__359
mux_2_1__43: mux_2_1
reg__136: reg__136
logic__945: logic__945
reg__1371: NI_calc__parameterized0
case__686: case__27
Node__394: Node
reg__1912: reg__231
datapath__1580: datapath
dsp48e1__7: dsp48e1__7
reg__1102: reg__1102
case__1610: case__27
reg__3748: reg__468
muxpart__234: muxpart__234
datapath__242: datapath__3
muxpart__240: muxpart__240
dsp48e1__104: RTL_GT26
case__2194: case__15
mux_2_1__146: mux_2_1
case__1882: case__16
Node__419: Node
datapath__1125: datapath__3
logic__552: logic__552
reg__2271: reg__75
plus_1__197: plus_1
reg__403: reg__403
reg__560: RTL_MUX337
Node__208: Node
datapath__1620: datapath__8
reg__2335: reg__73
reg__1170: reg__1170
datapath__284: datapath__3
Node__609: Node
datapath__1103: datapath__3
Node__272: Node
reg__554: reg__554
logic__91: logic__91
Node__423: Node
case__1060: case__27
datapath__662: datapath__4
shift_registers__parameterized6__9: shift_registers__parameterized6
reg__1121: reg__1121
case__1366: case__27
sum__parameterized2__1: sum__parameterized2
Node__503: Node
dff__parameterized0__176: dff__parameterized0
muxpart__147: muxpart__147
reg__1600: reg__83
reg__1906: reg__237
reg__889: reg__889
datapath__816: datapath__4
datapath__1343: datapath__23
case__1634: case__27
reg__3574: reg__1
datapath__321: datapath__4
muxpart__397: muxpart
reg__1831: reg__232
case__1885: case__14
logic__736: logic__736
datapath__450: datapath__4
reg__3746: reg__470
reg__1999: reg__224
reg__1951: reg__75
case__2092: case__16
reg__3869: reg__878
mux_2_1__133: mux_2_1
dff__parameterized0__186: dff__parameterized0
case__712: case__27
extram__32: extram
Node__81: Node
case__24: case__24
case__859: case__28
datapath__275: datapath__4
case__2085: case__16
reg__1448: RTL_REG_SYNC1126
dff__parameterized0__19: dff__parameterized0
reg__840: reg__840
case__1857: case__17
reg__2384: reg__239
case__1851: case__17
case__589: case__28
logic__45: logic__45
case__1901: case__15
logic__1233: RTL_REG_SYNC964
datapath__1524: datapath
datapath__1521: datapath
case__595: case__28
datapath__950: datapath__4
reg__528: RTL_REG_SYNC833
case__1209: case__28
dsp48e1__115: dsp48e1__23
reg__1393: RTL_LATCH101
case__649: case__28
muxpart__7: muxpart__7
sum__18: sum
reg__1542: RTL_REG_SYNC1036
reg__675: reg__675
case__984: case__27
reg__642: reg__642
reg__697: reg__697
case__2086: case__15
dff__parameterized0__199: dff__parameterized0
logic__790: logic__790
datapath__1189: datapath__3
dff__parameterized0__209: dff__parameterized0
sum__17: sum
reg__631: reg__631
muxpart__394: muxpart
reg__3533: reg
case__1892: case__14
reg__1931: reg__77
case__1361: case__28
reg__3852: reg__1
datapath__791: datapath__3
shift_registers__parameterized3__2: shift_registers__parameterized3
logic__34: logic__34
datapath__72: datapath__3
case__1862: case__14
muxpart__248: muxpart__248
reg__2863: reg__1
datapath__849: datapath__3
reg__1009: reg__1009
logic__1442: logic__4
SortAscending5__19: SortAscending5
reg__2734: reg__74
case__974: case__27
reg__2819: reg__69
reg__2389: reg__234
case__1267: case__28
reg__1832: reg__231
dff__13: dff
logic__620: logic__620
reg__3749: reg__467
muxpart__264: muxpart__264
reg__3275: reg__1139
reg__452: reg__452
logic__490: logic__490
plus_1__33: plus_1
reg__787: reg__787
case__44: case__44
reg__239: reg__239
logic__1545: logic__5
datapath__1578: datapath
case__2043: case__14
plus_1__118: plus_1
Node__46: Node
Sorting_network__5: Sorting_network
reg__744: reg__744
reg__320: reg__320
datapath__1269: datapath__3
case__697: case__28
reg__878: reg__878
logic__513: logic__513
case__1602: case__27
dff__parameterized0__21: dff__parameterized0
reg__2545: reg__238
ram__1: RTL_REG_SYNC961
logic__647: logic__647
logic__1346: logic__4
reg__775: reg__775
Node__579: Node
reg__1402: RTL_GT17
reg__500: reg__500
reg__125: reg__125
Node__328: Node
datapath__759: datapath__3
reg__2833: reg__73
reg__3152: reg__1158
case__1285: case__28
case__1436: case__27
logic__1547: logic
plus_1__141: plus_1
reg__2912: reg__650
logic__1481: logic__4
reg__309: reg__309
reg__3317: reg__1149
reg__998: reg__998
datapath__850: datapath__4
Window_buffer_5x5_controller: RTL_ROM264
Sorting_network__155: Sorting_network
reg__992: reg__992
plus_1__109: plus_1
logic__1005: logic__1005
reg__341: reg__341
case__542: case__27
datapath__1445: datapath
plus_1__125: plus_1
datapath__17: datapath__17
datapath__355: datapath__3
extram__50: extram
reg__3309: reg__1157
reg__525: RTL_MUX374
mux_2_1__55: mux_2_1
case__1360: case__27
Interpolation_calc__parameterized18: RTL_MULT33
logic__1011: logic__1011
logic__1633: logic__5
plus_1__14: plus_1
reg__2180: reg__68
reg__2598: reg__68
logic__1477: logic__4
reg__1697: reg__76
dsp48e1__100: RTL_MULT36
case__496: case__27
reg__84: reg__84
datapath__420: datapath__4
logic__1300: logic__424
sum__14: sum
datapath__1433: datapath
datapath__1325: datapath
reg__1229: reg__1229
datapath__1116: datapath__4
muxpart__179: muxpart__179
reg__1148: reg__1148
extram__7: extram
datapath__1538: datapath
reg__1299: RTL_REG_ASYNC85
datapath__308: datapath__3
logic__888: logic__888
case__2143: case__17
Node__339: Node
case__270: case__270
datapath__586: datapath__4
muxpart__181: muxpart__181
sum__parameterized3__29: sum__parameterized3
reg__3925: reg__882
reg__3147: reg__1
dff__parameterized0__74: dff__parameterized0
Preparation_6: Preparation_6
logic__1546: logic__4
reg__1620: reg__81
plus_1__79: plus_1
datapath__1239: datapath__3
reg__1532: RTL_ADD45
reg__3429: reg__1141
reg__3370: reg__1148
Node__626: Node
dsp48e1__125: dsp48e1__64
reg__3460: reg__1136
datapath__651: datapath__3
NI: NI
reg__313: reg__313
reg__1700: reg__73
case__58: case__58
muxpart__433: muxpart
reg__197: reg__197
muxpart__415: muxpart
reg__3030: reg
reg__314: reg__314
reg__842: reg__842
case__781: case__28
reg__3579: reg
datapath__991: datapath__3
plus_1__152: plus_1
datapath__588: datapath__4
reg__3843: reg__425
case__1756: case__27
reg__3221: reg__1141
Node__151: Node
logic__81: logic__81
reg__502: reg__502
muxpart__242: muxpart__242
datapath__688: datapath__4
case__1343: case__28
reg__2080: reg__223
plus_1__8: plus_1
reg__3465: reg
datapath__798: datapath__4
reg__99: reg__99
reg__836: reg__836
logic__584: logic__584
reg__372: reg__372
reg__822: reg__822
datapath__1675: datapath
Node__350: Node
reg__3777: reg
datapath__1543: datapath
case__1696: case__27
case__1040: case__27
reg__3061: reg__1
reg__1898: reg__245
reg__3471: reg__1
reg__2328: reg__80
datapath__682: datapath__4
reg__3425: reg__1145
Node__302: Node
case__1240: case__27
case__2125: case__17
case__541: case__28
case__1899: case__17
reg__2385: reg__238
logic__1455: logic__7
case__1136: case__27
datapath__802: datapath__4
reg__3566: reg__1
case__1014: case__27
case__744: case__27
reg__1452: RTL_REG_SYNC1097
reg__3414: reg__1156
reg__3243: reg__1145
reg__1849: reg__79
dff__parameterized0__50: dff__parameterized0
case__1277: case__28
case__2082: case__14
reg__36: reg__36
datapath__484: datapath__4
case__579: case__28
Window_buffer_7x7: Window_buffer_7x7
Node__380: Node
reg__1804: reg__259
reg__3039: reg
datapath__1333: datapath
reg__582: reg__582
Sorting_network__89: Sorting_network
Sorting_network__100: Sorting_network
Node__432: Node
logic__123: logic__123
datapath__1517: datapath
case__1153: case__28
reg__1439: RTL_ROM25
case__513: case__28
case__1880: case__14
dff__parameterized8__3: dff__parameterized8
datapath__1389: datapath__23
dff__parameterized2__23: dff__parameterized2
reg__1755: reg__72
case__1732: case__27
datapath__1632: datapath__23
Node__273: Node
case__613: case__28
R4_controller: R4_controller
datapath__73: datapath__4
Line_buffer_datapath__11: Line_buffer_datapath
datapath__1698: datapath__31
reg__550: reg__550
reg__1875: reg__71
reg__1940: reg__68
reg__2074: reg__229
case__873: case__28
Node__333: Node
datapath__465: datapath__3
reg__28: reg__28
case__896: case__27
reg__3117: RTL_ROM259
reg__489: reg__489
case__772: case__27
datapath__170: datapath__3
reg__3788: reg__424
logic__1275: logic__4
reg__480: RTL_REG_SYNC668
Node__189: Node
reg__2278: reg__68
case__458: case__458
Sorting_network__51: Sorting_network
reg__1964: reg__259
datapath__1656: datapath__32
dff__parameterized0__195: dff__parameterized0
case__91: case__91
datapath__1398: datapath__22
datapath__1134: datapath__4
dff__parameterized2__26: dff__parameterized2
sum__parameterized4__23: sum__parameterized4
reg__1592: reg__73
case__975: case__28
datapath__1230: datapath__4
case__1076: case__27
datapath__1414: datapath__9
logic__46: logic__46
Data_modulate_5x5_datapath: Data_modulate_5x5_datapath
reg__1246: reg__1246
dff__parameterized8__13: dff__parameterized8
case__1183: case__28
reg__1996: reg__227
dff__parameterized0__208: dff__parameterized0
datapath__131: datapath__4
NI_calc__4: NI_calc
dsp48e1__108: RTL_REG_SYNC1034
reg__1466: RTL_MULT44
datapath__60: datapath__3
reg__1412: RTL_GT16
case__38: case__38
case__1739: case__28
Node__186: Node
case__1562: case__27
datapath__265: datapath__4
SortAscending5__17: SortAscending5
reg__816: reg__816
reg__1742: reg__67
reg__3694: RTL_REG_SYNC840
reg__894: reg__894
Node__565: Node
muxpart__185: muxpart__185
reg__754: reg__754
reg__1982: reg__241
reg__1175: reg__1175
Sorting_network__60: Sorting_network
datapath__165: datapath__4
case__898: case__27
case__26: case__26
Sorting_network__126: Sorting_network
muxpart__211: muxpart__211
reg__3122: reg__500
datapath__1162: datapath__4
reg__454: reg__454
Node__614: Node
reg__1854: reg__74
datapath__1361: datapath__23
dff__parameterized0__214: dff__parameterized0
datapath__414: datapath__4
Node__392: Node
case__1614: case__27
datapath__741: datapath__3
case__1350: case__27
logic__1616: logic__7
reg__3081: reg__1
reg__699: reg__699
reg__287: reg__287
reg__45: reg__45
Sorting_network__31: Sorting_network
shift_registers__parameterized0__4: RTL_MUX358
extram__64: extram
SortAscending5__16: SortAscending5
datapath__1324: datapath
dff__64: dff
reg__2343: reg__83
reg__3186: reg__1150
reg__440: reg__440
reg__3225: reg__1137
Sorting_network__11: Sorting_network
reg__3768: reg
datapath__1095: datapath__3
reg__1636: reg__83
reg__1988: reg__235
logic__108: logic__108
case__797: case__28
reg__2391: reg__232
mux_2_1__34: mux_2_1
datapath__23: datapath__23
reg__951: reg__951
Node__486: Node
reg__706: reg__706
Node__201: Node
shift_registers__parameterized3__5: shift_registers__parameterized3
muxpart__170: muxpart__170
reg__2677: reg__69
reg__2976: reg__649
dff__parameterized4__5: dff__parameterized4
case__1865: case__15
case__1983: case__14
datapath__218: datapath__3
reg__234: reg__234
case__1453: case__28
reg__651: reg__651
logic__1144: logic__1144
reg__1579: RTL_REG_SYNC966
reg__2461: reg__242
logic__1587: logic__4
reg__3931: reg__876
case__1856: case__14
datapath__1475: datapath
case__1563: case__28
reg__70: reg__70
case__2190: case__14
case__1969: case__14
reg__3021: reg__647
datapath__1200: datapath__4
case__1585: case__28
logic__993: logic__993
reg__1845: reg__83
case__1275: case__28
case__1852: case__16
NI_calc__parameterized0__4: NI_calc__parameterized0
reg__1880: reg__263
datapath__267: datapath__4
mux_2_1__59: mux_2_1
case__1031: case__28
muxpart__190: muxpart__190
datapath__631: datapath__3
datapath__941: datapath__3
sum__parameterized1__4: sum__parameterized1
reg__2729: reg__79
plus_1__159: plus_1
muxpart__259: muxpart__259
reg__650: reg__650
case__130: case__130
reg__1280: RTL_REG_ASYNC75
case__1091: case__28
reg__1986: reg__237
reg__756: reg__756
reg__3521: reg
muxpart__238: muxpart__238
reg__820: reg__820
reg__3102: RTL_REG_SYNC843
logic__1443: logic
case__904: case__27
reg__436: reg__436
reg__2387: reg__236
plus_1__225: plus_1
datapath__670: datapath__4
Interpolation_calc__parameterized15: RTL_REG_SYNC1093
case__825: case__28
Sorting_network__195: Sorting_network
reg__3055: reg__1089
shift_registers__parameterized6__5: shift_registers__parameterized6
reg__2986: reg__651
reg__1785: reg__81
datapath__1665: datapath__8
Node__138: Node
case__1943: case__15
reg__806: reg__806
plus_1__167: plus_1
datapath__1094: datapath__4
logic__957: logic__957
Line_buffer__3: Line_buffer
case__662: case__27
datapath__1328: datapath
reg__658: reg__658
logic__1337: logic__417
reg__529: RTL_MUX377
logic__1590: logic__5
case__700: case__27
reg__3007: RTL_ADD45
logic__566: logic__566
reg__2698: reg__245
logic__1057: logic__1057
reg__3825: reg__1091
reg__618: reg__618
reg__2853: reg__1
datapath__1677: datapath
reg__49: reg__49
shift_registers__parameterized1__5: shift_registers__parameterized1
datapath__1595: datapath__8
datapath__687: datapath__3
reg__1800: reg__263
dff__45: dff
logic__999: logic__999
reg__3482: reg__1
reg__3297: reg__1143
case__1499: case__28
datapath__881: datapath__3
Sorting_network__199: Sorting_network
Node__436: Node
datapath__1075: datapath__3
Node__35: Node
reg__1837: reg__226
case__954: case__27
Node__538: Node
reg__1091: reg__1091
case__1186: case__27
reg__194: reg__194
datapath__1332: datapath
dsp48e1__4: dsp48e1__4
reg__632: reg__632
dff__parameterized0__175: dff__parameterized0
logic__664: logic__664
reg__2513: reg__73
sum__parameterized1__2: sum__parameterized1
logic__87: logic__87
reg__1902: reg__241
reg__796: reg__796
case__1326: case__27
case__1685: case__28
Node__17: Node
datapath__764: datapath__4
reg__2847: reg__1
datapath__1186: datapath__4
extram__58: extram
Joint_histogram_controller: Joint_histogram_controller
logic__1035: logic__1035
case__1281: case__28
case__985: case__28
reg__1550: RTL_MULT28
Node__368: Node
datapath__1461: datapath__7
reg__1662: reg__75
reg__3604: reg__1
reg__134: reg__134
reg__777: reg__777
Node__490: Node
mux_2_1__145: mux_2_1
Sorting_network__147: Sorting_network
reg__2255: reg__73
reg__1580: reg__1580
datapath__212: datapath__3
plus_1__210: plus_1
reg__50: reg__50
datapath__1126: datapath__4
reg__258: reg__258
logic__775: logic__775
reg__810: reg__810
plus_1__117: plus_1
datapath__1059: datapath__3
dsp48e1__59: dsp48e1__59
datapath__754: datapath__4
reg__201: reg__201
extram__63: extram
reg__1714: reg__77
dff__30: dff
case__563: case__28
reg__2392: reg__231
Sorting_network__184: Sorting_network
case__1550: case__27
datapath__1166: datapath__4
datapath__451: datapath__3
reg__2262: reg__84
dff__parameterized3__8: dff__parameterized3
logic__1634: logic__4
reg__3107: RTL_REG_SYNC842
reg__414: reg__414
Node__523: Node
Node__196: Node
case__1877: case__15
case__2177: case__14
reg__1381: RTL_REG_ASYNC50
datapath__1699: datapath
logic__423: logic__423
case__1162: case__27
case__840: case__27
plus_1__99: plus_1
case__242: case__242
Node__526: Node
case__737: case__28
logic__1512: logic__195
datapath__728: datapath__4
reg__2997: reg
reg__3090: reg__1
datapath__529: datapath__3
reg__3264: reg__1150
case__910: case__27
Sorting_network__119: Sorting_network
reg__2422: reg__84
datapath__1120: datapath__4
datapath__1216: datapath__4
reg__506: RTL_MUX372
muxpart__167: muxpart__167
reg__1337: RTL_REG_SYNC452
datapath__239: datapath__4
dff__parameterized6__5: dff__parameterized6
case__66: case__66
datapath__109: datapath__4
reg__2141: reg__242
reg__1606: reg__77
Node__249: Node
Node__59: Node
logic__673: logic__673
case__1422: case__27
dsp48e1__49: dsp48e1__49
datapath__1032: datapath__4
case__2126: case__16
reg__3238: reg__1150
muxpart__131: muxpart__131
Node__114: Node
reg__3011: RTL_ADD45
datapath__1105: datapath__3
Node__212: Node
logic__4: logic__4
reg__1353: RTL_REG_SYNC1140
reg__761: reg__761
Line_buffer__27: Line_buffer
SortAscending7__2: SortAscending7
logic__817: logic__817
case__1467: case__28
reg__283: reg__283
case__1715: case__28
logic__96: logic__96
reg__1413: RTL_ROM32
reg__181: reg__181
reg__1838: reg__225
reg__2546: reg__237
reg__1230: reg__1230
Sorting_network__19: Sorting_network
datapath__395: datapath__3
logic__1418: logic__4
reg__1434: RTL_REG_SYNC453
dff__parameterized0__83: dff__parameterized0
datapath__601: datapath__3
sum_cumulative__parameterized1: sum_cumulative__parameterized1
datapath__1285: datapath__4
mux_2_1__35: mux_2_1
case__367: case__367
reg__2594: reg__72
case__1617: case__28
logic__960: logic__960
reg__750: reg__750
case__1386: case__27
reg__316: reg__316
reg__537: RTL_REG_SYNC847
dff__parameterized1__10: dff__parameterized1
reg__3231: reg__1157
datapath__1689: datapath
datapath__739: datapath__3
datapath__1240: datapath__4
reg__1712: reg__79
plus_1__144: plus_1
reg__928: reg__928
mux_2_1__44: mux_2_1
Interpolation_calc__parameterized12: Interpolation_calc__parameterized12
logic__1238: RTL_REG_SYNC993
RD_calc__3: RD_calc
logic__1625: logic__5
case__1232: case__27
plus_1__72: plus_1
reg__863: reg__863
reg__3808: reg
reg__2388: reg__235
reg__1516: RTL_ADD46
reg__1717: reg__74
reg__2584: reg__82
case__874: case__27
reg__964: reg__964
muxpart__383: muxpart
reg__203: reg__203
reg__1567: RTL_MULT20
plus_1__182: plus_1
datapath__1067: datapath__3
case__63: case__63
reg__3244: reg__1144
reg__854: reg__854
case__1345: case__28
reg__458: reg__458
reg__2814: reg__74
muxpart__104: muxpart__104
reg__504: reg__504
mux_2_1__189: mux_2_1
reg__3481: reg
Line_buffer_controller__48: Line_buffer_controller
R2_sum: R2_sum
reg__1135: reg__1135
reg__1360: Line_buffer_datapath
reg__1330: RTL_REG_SYNC457
reg__3239: reg__1149
datapath__93: datapath__4
datapath__1284: datapath__3
Node__244: Node
reg__1035: reg__1035
datapath__354: datapath__4
reg__2717: reg__226
case__2144: case__16
reg__1718: reg__73
reg__227: reg__227
shift_registers__parameterized1__2: shift_registers__parameterized1
reg__1104: reg__1104
Line_buffer_datapath__65: Line_buffer_datapath
reg__986: reg__986
muxpart__437: muxpart__58
Node__95: Node
datapath__1193: datapath__3
datapath__103: datapath__4
reg__2525: reg__258
reg__1006: reg__1006
logic__596: logic__596
datapath__147: datapath__4
case__1414: case__27
reg__2934: reg__4
datapath__363: datapath__3
Node__298: Node
reg__752: reg__752
Sorting_network__204: Sorting_network
datapath__994: datapath__4
reg__1186: reg__1186
case__724: case__27
reg__2564: reg__84
dff__parameterized7__9: dff__parameterized7
reg__2037: reg__69
mux_2_1__98: mux_2_1
reg__2750: reg__76
datapath__905: datapath__3
case__78: case__78
logic__1382: logic__4
reg__3873: reg__886
case__1858: case__16
reg__132: reg__132
reg__2027: reg__79
datapath__2: datapath__2
muxpart__297: muxpart__297
reg__1507: RTL_ADD49
datapath__551: datapath__3
reg__3268: reg__1146
reg__1143: reg__1143
case__1083: case__28
dff__36: dff
reg__4002: reg
case__1954: case__16
datapath__1587: datapath__21
reg__1164: reg__1164
reg__2529: reg__254
logic__424: logic__424
datapath__884: datapath__4
Sorting_network__101: Sorting_network
reg__284: reg__284
reg__3556: reg__1
reg__1497: RTL_REG_SYNC1064
Node__549: Node
Node__620: Node
reg__162: reg__162
case__671: case__28
reg__1082: reg__1082
logic__129: logic__129
Node__554: Node
logic__1627: logic
Node__346: Node
datapath__243: datapath__4
case__1662: case__27
reg__1262: reg__1262
RD_calc__9: RD_calc
reg__475: RTL_ROM278
reg__1070: reg__1070
datapath__1297: datapath__4
reg__794: reg__794
datapath__717: datapath__3
Node__269: Node
datapath__1534: datapath
datapath__182: datapath__3
case__99: case__99
case__800: case__27
dff__parameterized0__97: dff__parameterized0
logic__102: logic__102
case__1676: case__27
Node__359: Node
case__1886: case__14
reg__1861: reg__67
reg__1584: reg__81
datapath__1429: datapath__7
reg__1598: reg__67
datapath__701: datapath__3
sum__parameterized3__36: sum__parameterized3
datapath__1184: datapath__4
datapath__663: datapath__3
reg__2556: reg__227
reg__2261: reg__67
case__1084: case__27
logic__1465: logic__4
reg__2666: reg__80
reg__1735: reg__74
Line_buffer_datapath__29: Line_buffer_datapath
Sorting_network__158: Sorting_network
reg__1518: RTL_REG_SYNC1032
reg__391: reg__391
Node__338: Node
reg__3293: reg__1147
case__1097: case__28
R6_controller: RTL_MUX401
datapath__1244: datapath__4
muxpart__196: muxpart__196
Sorting_network__35: Sorting_network
case__1046: case__27
Line_buffer_datapath__43: Line_buffer_datapath
datapath__1436: datapath
case__1446: case__27
case__1268: case__27
case__1304: case__27
Line_buffer__11: Line_buffer
datapath__708: datapath__4
case__1318: case__27
plus_1__218: plus_1
muxpart__229: muxpart__229
reg__2702: reg__241
reg__3598: reg__1
logic__94: logic__94
Line_buffer_controller__9: Line_buffer_controller
Node__102: Node
RD: RD
datapath__408: datapath__4
reg__1108: reg__1108
logic__135: logic__135
datapath__1087: datapath__3
Node__63: Node
datapath__201: datapath__4
case__76: case__76
reg__3882: reg__877
reg__1425: RTL_MUX133
case__508: case__27
case__1700: case__27
reg__1198: reg__1198
logic__852: logic__852
logic__903: logic__903
Interpolation_calc__parameterized13: RTL_REG_SYNC1122
datapath__1169: datapath__3
case__2014: case__17
reg__3653: reg__440
dff__parameterized0__151: dff__parameterized0
reg__2876: RTL_MULT20
datapath__787: datapath__3
case__733: case__28
reg__2393: reg__230
reg__749: reg__749
reg__2088: reg__80
logic__1414: logic__4
datapath__1013: datapath__3
reg__3296: reg__1144
case__1611: case__28
case__1018: case__27
datapath__1569: datapath
case__1864: case__16
case__1982: case__14
reg__2357: reg__69
datapath__537: datapath__3
reg__2000: reg__223
Node__54: Node
case__2066: case__17
reg__54: reg__54
case__1650: case__27
case__1984: case__17
datapath__343: datapath__3
Sorting_network__134: Sorting_network
mux_2_1__39: mux_2_1
reg__1077: reg__1077
case__1590: case__27
datapath__652: datapath__4
dff__parameterized0__159: dff__parameterized0
reg__1613: reg__70
reg__1941: reg__67
case__1645: case__28
reg__3888: reg__883
reg__3163: reg__1147
Node__252: Node
datapath__570: datapath__4
datapath__64: datapath__3
reg__3658: reg__435
reg__1304: RTL_REG_ASYNC60
Node__147: Node
logic__92: logic__92
reg__2959: reg__4
reg__2183: reg__83
dff__103: dff
SortAscending7__6: SortAscending7
case__1953: case__17
reg__1749: reg__78
case__936: case__27
logic__1531: logic__5
Line_buffer_datapath__54: Line_buffer_datapath
reg__1274: RTL_REG_ASYNC66
case__1069: case__28
case__303: case__303
muxpart__448: muxpart
reg__2: reg__2
datapath__1033: datapath__3
reg__3551: reg__1
case__1579: case__28
dsp48e1__88: RTL_REG_SYNC1083
dff__110: dff
plus_1__127: plus_1
logic__1415: logic
case__1724: case__27
reg__3613: reg__1
case__1966: case__16
reg__2125: reg__258
Node__594: Node
muxpart__195: muxpart__195
datapath__910: datapath__4
datapath__841: datapath__3
muxpart__418: muxpart
Node__230: Node
reg__2769: reg__254
Node__287: Node
reg__823: reg__823
reg__3649: RTL_ROM321
reg__3944: reg__875
RD_calc__19: RD_calc
reg__688: reg__688
Line_buffer_controller__25: Line_buffer_controller
case__2078: case__17
reg__3632: reg__1094
case__812: case__27
mux_2_1__97: mux_2_1
Node__291: Node
reg__932: reg__932
logic__1471: logic__7
reg__596: reg__596
reg__2687: reg__256
datapath__671: datapath__3
extram__23: extram
reg__1278: RTL_MUX12
Line_buffer_datapath__60: Line_buffer_datapath
reg__2203: reg__260
plus_1__105: plus_1
reg__657: reg__657
dff__parameterized0__38: dff__parameterized0
reg__191: reg__191
Node__354: Node
Node__319: Node
reg__1643: reg__76
Sorting_network__73: Sorting_network
SortAscending5__24: SortAscending5
reg__573: reg__573
case__195: case__195
reg__670: reg__670
reg__2987: reg__650
dsp48e1__121: dsp48e1__64
Sorting_network__130: Sorting_network
case__1328: case__27
reg__2188: reg__78
reg__3461: reg__1135
logic__688: logic__688
datapath__238: datapath__3
sum__parameterized5__7: sum__parameterized5
Line_buffer_controller__34: Line_buffer_controller
SortAscending7__7: SortAscending7
datapath__383: datapath__3
case__1840: case__16
case__2072: case__17
reg__2983: reg__424
reg__3393: reg__1151
logic__110: logic__110
reg__345: reg__345
reg__1193: reg__1193
reg__1208: reg__1208
case__2083: case__14
case__1184: case__27
case__230: case__230
Window_buffer_3x3_datapath: Window_buffer_3x3_datapath
reg__2119: reg__67
reg__1531: RTL_REG_SYNC1014
RD_calc__17: RD_calc
case__865: case__28
case__1699: case__28
datapath__276: datapath__3
logic__1489: logic__4
reg__1877: reg__69
datapath__977: datapath__3
reg__2861: reg__1
muxpart__200: muxpart__200
dsp48e1__116: dsp48e1__23
dff__parameterized0__29: dff__parameterized0
muxpart__127: muxpart__127
case__1728: case__27
reg__1509: RTL_REG_SYNC1074
datapath__1532: datapath
reg__1203: reg__1203
datapath__964: datapath__4
reg__3702: reg__531
reg__3772: reg
reg__3172: reg__1138
case__1105: case__28
reg__1347: RTL_MUX9
muxpart__202: muxpart__202
case__1998: case__15
reg__3800: reg__424
plus_1__87: plus_1
reg__3859: reg__1089
case__1532: case__27
case__1108: case__27
case__1195: case__28
reg__2911: reg__651
Node__599: Node
reg__1124: reg__1124
reg__214: reg__214
case__557: case__28
case__1990: case__17
reg__3697: RTL_MUX368
dsp48e1__53: dsp48e1__53
reg__2006: reg__82
reg__971: reg__971
reg__2478: reg__225
dff__parameterized0__20: dff__parameterized0
reg__137: reg__137
reg__1073: reg__1073
muxpart__149: muxpart__149
reg__626: reg__626
Sorting_network__109: Sorting_network
dff__14: dff
case__1342: case__27
datapath__608: datapath__4
dff__parameterized0__224: dff__parameterized0
logic__796: logic__796
case__854: case__27
datapath__1717: datapath
Node__491: Node
case__1329: case__28
logic__1294: logic__421
reg__3314: reg__1152
reg__739: reg__739
sum__parameterized0__2: sum__parameterized0
datapath__48: datapath__3
datapath__249: datapath__4
datapath__1515: datapath
dff__88: dff
case__1338: case__27
logic__1490: logic
datapath__204: datapath__3
reg__2332: reg__76
reg__3323: reg__1143
sum__parameterized3__20: sum__parameterized3
reg__470: reg__470
plus_1__121: plus_1
case__1606: case__27
case__1595: case__28
datapath__297: datapath__4
reg__445: reg__445
Node__581: Node
case__1286: case__27
datapath__502: datapath__4
reg__3973: reg__1
dsp48e1__30: dsp48e1__30
dsp48e1__74: RTL_REG_SYNC1091
case__1125: case__28
reg__2843: reg__1
dff__parameterized2__12: dff__parameterized2
dsp48e1__38: dsp48e1__38
dff__15: dff
Sorting_network__121: Sorting_network
logic__1381: logic__5
reg__3496: reg__1
reg__111: reg__111
case__714: case__27
reg__1284: RTL_REG
case__652: case__27
logic__1297: logic__418
dsp48e1__85: RTL_REG_SYNC1072
logic__1607: logic__1057
reg__3874: reg__885
datapath__1260: datapath__4
datapath__307: datapath__4
reg__3577: reg__1
reg__2964: reg__424
datapath__1001: datapath__3
datapath__429: datapath__3
case__1677: case__28
mux_2_1__56: mux_2_1
reg__1568: RTL_MULT19
datapath__911: datapath__3
reg__3215: reg__1147
reg__587: reg__587
datapath__323: datapath__4
dff__parameterized0__71: dff__parameterized0
reg__781: reg__781
Node__274: Node
reg__3563: reg__1
reg__3648: reg__445
Line_buffer_controller__12: Line_buffer_controller
case__660: case__27
reg__2988: reg
reg__630: reg__630
reg__2305: reg__238
datapath__718: datapath__4
dff__parameterized2__3: dff__parameterized2
Line_buffer_controller__30: Line_buffer_controller
dff__parameterized0__16: dff__parameterized0
NI_calc__5: NI_calc
logic__1557: logic__423
reg__51: reg__51
datapath__609: datapath__3
reg__620: reg__620
datapath__1231: datapath__3
Line_buffer_datapath__15: Line_buffer_datapath
muxpart__119: muxpart__119
datapath__735: datapath__3
case__1583: case__28
plus_1__190: plus_1
case__690: case__27
datapath__1217: datapath__3
Node__248: Node
datapath__616: datapath__4
reg__3187: reg__1149
reg__427: reg__427
case__1955: case__15
reg__1524: RTL_MUX428
reg__2852: reg__1
reg__1887: reg__256
datapath__540: datapath__4
case__605: case__28
reg__404: reg__404
Line_buffer_datapath__27: Line_buffer_datapath
reg__2924: reg
reg__3292: reg__1148
logic__1486: logic
datapath__13: datapath__13
Node__532: Node
muxpart__292: muxpart__292
reg__3668: reg__1
case__1881: case__17
Interpolation_calc__parameterized17: RTL_REG_SYNC1061
reg__2834: reg__72
reg__3168: reg__1142
logic__829: logic__829
plus_1__199: plus_1
dff__104: dff
datapath__364: datapath__4
datapath__1407: datapath__22
reg__3643: reg__644
Node__105: Node
reg__478: RTL_MUX393
reg__3013: RTL_ADD45
case__1504: case__27
dff__87: dff
reg__3240: reg__1148
case__630: case__27
datapath__822: datapath__4
dff__3: dff
reg__1219: reg__1219
case__72: case__72
reg__3365: reg__1153
dff__parameterized2__30: dff__parameterized2
case__86: case__86
datapath__1358: datapath__24
case__1288: case__27
logic__1451: logic
Sorting_network__82: Sorting_network
Line_buffer_datapath__2: Line_buffer_datapath
case__2094: case__14
Line_buffer_datapath__10: Line_buffer_datapath
reg__2829: reg__77
reg__2599: reg__67
reg__988: reg__988
Node__299: Node
plus_1__191: plus_1
reg__3371: reg__1147
dff__4: dff
reg__29: reg__29
plus_1__26: plus_1
logic__82: logic__82
Node__397: Node
Line_buffer_controller__59: Line_buffer_controller
reg__3359: reg__1159
Window_buffer_3x3_controller: RTL_MUX339
datapath__1512: datapath
datapath__1609: datapath
Node__595: Node
reg__1333: RTL_MUX10
datapath__660: datapath__4
reg__1802: reg__261
reg__2441: reg__262
reg__2201: reg__262
reg__2755: reg__71
datapath__1290: datapath__3
reg__1974: reg__249
R4_NIRD: R4_NIRD
reg__2721: reg__222
datapath__1477: datapath
datapath__1089: datapath__3
logic__1349: logic__5
logic__1276: logic
reg__2260: reg__68
reg__329: reg__329
reg__1492: RTL_REG_SYNC1057
reg__3132: reg__490
case__1520: case__27
reg__789: reg__789
mux_2_1__64: mux_2_1
reg__248: reg__248
Line_buffer__51: Line_buffer
reg__1112: reg__1112
logic__1195: RTL_REG_SYNC1134
Line_buffer_datapath__25: Line_buffer_datapath
datapath__1062: datapath__4
dff__parameterized0__164: dff__parameterized0
sum__parameterized0__5: sum__parameterized0
datapath__253: datapath__4
reg__3210: reg__1152
plus_1__107: plus_1
reg__883: reg__883
datapath__1161: datapath__3
reg__895: reg__895
case__103: case__103
reg__245: reg__245
case__371: case__371
case__745: case__28
reg__3058: reg__426
reg__3442: reg__1154
case__1236: case__27
reg__2764: reg__259
reg__473: RTL_REG_SYNC854
Line_buffer_controller__60: Line_buffer_controller
reg__3979: reg__1
muxpart__12: muxpart__12
RD_calc__10: RD_calc
reg__2446: reg__257
datapath__773: datapath__3
reg__3631: reg__1095
reg__3248: reg__1140
Node__107: Node
reg__1528: RTL_REG_SYNC1051
datapath__223: datapath__4
datapath__1546: datapath
Sorting_network__129: Sorting_network
case__272: RTL_REG_SYNC830
reg__2481: reg__222
sum__parameterized1__6: sum__parameterized1
datapath__981: datapath__3
Node__89: Node
sum__21: sum
reg__3330: reg__1136
reg__2866: reg
muxpart__162: muxpart__162
reg__2474: reg__229
reg__3298: reg__1142
Sorting_network__103: Sorting_network
reg__37: reg__37
reg__3176: reg__1160
dff__parameterized0__78: dff__parameterized0
logic__56: logic__56
reg__2068: reg__235
dff__parameterized0__158: dff__parameterized0
reg__2056: reg__247
reg__3818: reg__1090
plus_1__38: plus_1
datapath__1118: datapath__4
logic__697: logic__697
case__701: case__28
reg__1841: reg__222
muxpart__250: muxpart__250
reg__2522: reg__261
case__1459: case__28
case__590: case__27
reg__923: reg__923
reg__3029: reg__647
reg__306: reg__306
Median_filter_5x5_calc: Median_filter_5x5_calc
datapath__1685: datapath
reg__625: reg__625
case__1827: case__17
case__1468: case__27
case__612: case__27
reg__2485: reg__83
reg__1038: reg__1038
reg__3315: reg__1151
logic__638: logic__638
reg__1321: NI__parameterized0
case__1171: case__28
datapath__1659: datapath__22
case__967: case__28
datapath__836: datapath__4
case__1439: case__28
datapath__1146: datapath__4
reg__2178: reg__70
datapath__1420: datapath__8
logic__1485: logic__4
dff__parameterized7__7: dff__parameterized7
case__1802: case__245
dff__115: dff
reg__2993: reg__424
reg__3144: reg__425
reg__1257: reg__1257
reg__2796: reg__227
dff__parameterized1__2: dff__parameterized1
datapath__1041: datapath__3
reg__912: reg__912
Interpolation_calc__parameterized14: RTL_ADD50
plus_1__143: plus_1
sum__parameterized3__19: sum__parameterized3
reg__2524: reg__259
reg__3525: reg
datapath__969: datapath__3
case__1035: case__28
datapath__434: datapath__4
datapath__32: datapath__32
logic__1499: logic__7
datapath__1251: datapath__3
Sorting_network__99: Sorting_network
Node__471: Node
reg__1762: reg__83
logic__1469: logic__4
datapath__1270: datapath__4
datapath__1652: datapath__32
reg__2005: reg__83
reg__2319: reg__224
Line_buffer_datapath__1: Line_buffer_datapath
Sorting_network__189: Sorting_network
logic__1516: RTL_REG_SYNC844
reg__85: reg__85
reg__2842: reg__1
reg__3614: reg__1
dsp48e1__24: dsp48e1__24
datapath__1165: datapath__3
Node__309: Node
reg__71: reg__71
case__1486: case__27
case__869: case__28
datapath__1370: datapath__25
case__692: case__27
sum__parameterized4__6: sum__parameterized4
dff__49: dff
Node__93: Node
datapath__1417: datapath__8
reg__2426: reg__80
datapath__522: datapath__4
case__1670: case__27
Node__476: Node
Line_buffer__13: Line_buffer
case__399: case__399
logic__1413: logic__5
datapath__1117: datapath__3
dff__parameterized0__87: dff__parameterized0
reg__1926: reg__82
datapath__624: datapath__4
reg__2967: reg__650
Window_buffer_13x13: RTL_REG_ASYNC102
case__1839: case__17
datapath__1015: datapath__3
reg__715: reg__715
Sorting_network__90: Sorting_network
case__2162: case__17
datapath__1138: datapath__4
reg__2574: reg__74
reg__2760: reg__263
reg__1783: reg__83
reg__2288: reg__255
case__808: case__27
datapath__1330: datapath
reg__3352: reg__1140
Node__98: Node
NI_calc__parameterized0__2: NI_calc__parameterized0
reg__904: reg__904
datapath__396: datapath__4
case__1547: case__28
reg__3262: reg__1152
reg__1508: RTL_REG_SYNC1070
datapath__116: datapath__3
reg__2390: reg__233
Node__390: Node
reg__1103: reg__1103
reg__413: reg__413
reg__3455: reg__1141
reg__1501: Interpolation_calc__parameterized6
reg__1482: reg__1482
reg__869: reg__869
case__619: case__28
datapath__503: datapath__3
reg__829: reg__829
reg__1864: reg__82
reg__1123: reg__1123
datapath__1706: datapath
datapath__191: datapath__4
logic__1505: logic__416
sum__parameterized4__10: sum__parameterized4
reg__467: reg__467
reg__2488: reg__80
mux_2_1__190: mux_2_1
case__738: case__27
muxpart__212: muxpart__212
reg__1614: reg__69
mux_2_1__174: mux_2_1
reg__3358: reg__1160
reg__2673: reg__73
reg__251: reg__251
Node__582: Node
reg__2802: reg__221
reg__1593: reg__72
reg__3522: reg__1
datapath__545: datapath__3
plus_1__96: plus_1
case__1841: case__15
reg__2595: reg__71
logic__1290: logic__425
case__1816: case__16
case__514: case__27
case__1180: case__27
case__183: case__183
case__1356: case__27
case__1512: case__27
case__642: case__27
case__1987: case__14
reg__3085: reg__1
datapath__1694: datapath
reg__2259: reg__69
datapath__1127: datapath__3
logic__1456: logic__5
Node__240: Node
reg__1907: reg__236
case__1904: case__14
reg__1626: reg__75
case__243: case__243
case__1257: case__28
reg__333: reg__333
reg__3049: reg
reg__3128: reg__494
reg__1331: RTL_GT0
reg__3435: reg__1135
case__1810: case__232
logic__1425: logic__5
datapath__1647: datapath__23
Line_buffer_datapath__56: Line_buffer_datapath
case__756: case__27
reg__1242: reg__1242
Line_buffer_controller__41: Line_buffer_controller
reg__617: reg__617
logic__921: logic__921
reg__3957: reg__1
reg__2782: reg__241
Line_buffer_datapath__47: Line_buffer_datapath
case__1959: case__17
reg__1657: reg__80
reg__1782: reg__84
reg__1745: reg__82
reg__461: reg__461
reg__1475: RTL_ADD57
sum_cumulative__parameterized0: sum_cumulative__parameterized0
case__1085: case__28
Line_buffer_controller__61: Line_buffer_controller
Sorting_network__32: Sorting_network
logic__1593: logic__7
datapath__1254: datapath__4
reg__1589: reg__76
reg__601: reg__601
muxpart__14: muxpart__14
reg__512: RTL_MUX362
reg__168: reg__168
reg__224: reg__224
case__370: case__370
case__1618: case__27
datapath__872: datapath__4
case__1015: case__28
Node__369: Node
datapath__1040: datapath__4
reg__868: reg__868
datapath__324: datapath__3
case__1909: case__14
reg__2094: reg__74
Sorting_network__163: Sorting_network
reg__2143: reg__240
logic__1237: RTL_REG_SYNC957
reg__1325: RTL_MUX11
dff__parameterized2__14: dff__parameterized2
mux_2_1__152: mux_2_1
reg__46: reg__46
case__2191: case__14
reg__1217: reg__1217
datapath__459: datapath__3
reg__1036: reg__1036
case__1276: case__27
datapath__1150: datapath__4
Node__632: Node
reg__173: reg__173
reg__3169: reg__1141
reg__1958: reg__68
datapath__146: datapath__3
reg__1722: reg__69
datapath__552: datapath__4
mux_2_1__197: mux_2_1
reg__415: reg__415
reg__708: reg__708
datapath__809: datapath__3
dff__128: dff
logic__742: logic__742
sum__parameterized3__11: sum__parameterized3
case__1631: case__28
reg__1382: RTL_REG_SYNC450
case__1572: case__27
dff__parameterized0__45: dff__parameterized0
Node__601: Node
reg__3889: reg__882
reg__38: reg__38
datapath__376: datapath__4
reg__488: reg__488
reg__2386: reg__237
case__1853: case__15
reg__1002: reg__1002
muxpart__396: muxpart
reg__384: reg__384
datapath__445: datapath__3
case__1116: case__27
plus_1__139: plus_1
datapath__466: datapath__4
datapath__65: datapath__4
logic__106: logic__106
reg__357: reg__357
logic__88: logic__88
case__545: case__28
case__1034: case__27
reg__2914: reg__651
reg__2871: RTL_REG_SYNC1019
case__785: case__28
reg__1165: reg__1165
case__1740: case__27
logic__1358: logic__4
reg__3178: reg__1158
reg__692: reg__692
reg__3282: reg__1158
reg__260: reg__260
case__332: case__332
reg__396: reg__396
plus_1__138: plus_1
case__746: case__27
Line_buffer__18: Line_buffer
logic__1468: logic__5
dff__51: dff
sum__parameterized4__21: sum__parameterized4
Node__74: Node
logic__1450: logic__4
datapath__409: datapath__3
reg__1813: reg__250
dff__parameterized2__38: dff__parameterized2
datapath__164: datapath__3
plus_1__7: plus_1
reg__2913: reg__652
Node__221: Node
SortAscending5__7: SortAscending5
datapath__851: datapath__3
logic__963: logic__963
logic__1419: logic
plus_1__163: plus_1
datapath__883: datapath__3
sum__parameterized3__4: sum__parameterized3
Line_buffer_controller__20: Line_buffer_controller
case__1801: case__246
dff__parameterized2__21: dff__parameterized2
shift_registers__parameterized6__6: shift_registers__parameterized6
case__631: case__28
muxpart__224: muxpart__224
reg__2324: reg__84
reg__1983: reg__240
reg__3753: reg__463
reg__3967: reg__1
Sorting_network__193: Sorting_network
case__34: case__34
reg__996: reg__996
reg__2078: reg__225
reg__3098: RTL_MUX361
Node__571: Node
reg__1621: reg__80
dff__parameterized1__5: dff__parameterized1
Sorting_network__210: Sorting_network
reg__56: reg__56
case__527: case__28
case__1007: case__28
reg__2759: reg__67
datapath__1255: datapath__3
Node__91: Node
reg__2286: reg__257
datapath__1225: datapath__3
reg__1268: RTL_REG_ASYNC61
Node__527: Node
reg__3303: reg__1137
case__1098: case__27
counter__7: counter__7
reg__3412: reg__1158
reg__577: RTL_REG_SYNC818
reg__3065: reg__1
case__1812: case__228
case__1311: case__28
case__2073: case__16
case__1038: case__27
case__2023: case__14
reg__1457: RTL_REG_SYNC1103
reg__3003: reg__424
datapath__792: datapath__4
reg__680: reg__680
reg__1756: reg__71
reg__875: reg__875
dff__parameterized10__6: RTL_REG_SYNC1042
muxpart__155: muxpart__155
reg__406: reg__406
muxpart__330: muxpart__330
reg__2558: reg__225
dff__parameterized1: dff__parameterized1
reg__495: RTL_REG_SYNC856
datapath__1096: datapath__4
datapath__579: datapath__3
case__2028: case__15
reg__2336: reg__72
reg__1313: RTL_REG_ASYNC71
muxpart__316: muxpart__316
logic__1351: logic
datapath__546: datapath__4
datapath__142: datapath__3
Window_buffer_9x9_datapath: Window_buffer_9x9_datapath
mux_2_1__123: mux_2_1
reg__1638: reg__81
reg__1390: RTL_ROM28
datapath__229: datapath__4
reg__924: reg__924
case__551: case__28
reg__3074: reg__425
plus_1__160: plus_1
dff__parameterized0__72: dff__parameterized0
reg__2475: reg__228
datapath__984: datapath__4
reg__3638: reg__645
reg__1544: RTL_REG_SYNC1020
muxpart__231: muxpart__231
reg__2706: reg__237
datapath__778: datapath__4
Line_buffer_controller__8: Line_buffer_controller
reg__158: reg__158
dff__34: dff
mux_2_1__41: mux_2_1
dff__parameterized0__13: dff__parameterized0
reg__1817: reg__246
reg__242: reg__242
case__1163: case__28
reg__720: reg__720
case__1689: case__28
Node__344: Node
reg__2877: RTL_REG_SYNC1048
reg__2945: reg__652
logic__811: logic__811
reg__1026: reg__1026
reg__1049: reg__1049
reg__3863: reg__884
case__1032: case__27
Node__375: Node
mux_2_1__103: mux_2_1
reg__1893: reg__250
case__59: case__59
dsp48e1__44: dsp48e1__44
logic__885: logic__885
reg__2196: reg__70
datapath__1317: datapath
muxpart__176: muxpart__176
mux_2_1__183: mux_2_1
datapath__1408: datapath__22
case__2186: case__17
case__683: case__28
reg__3078: reg__1
reg__1252: reg__1252
logic__1409: logic__5
datapath__893: datapath__3
case__1140: case__27
datapath__1344: datapath__23
mux_2_1__175: mux_2_1
datapath__1572: datapath
reg__3515: reg__1
logic__31: logic__31
logic__1564: logic__1144
datapath__965: datapath__3
reg__906: reg__906
datapath__66: datapath__3
reg__1316: RTL_REG_ASYNC99
logic__1549: logic__261
reg__2809: reg__79
sum__5: sum
Node__66: Node
mux_2_1__105: mux_2_1
reg__1030: reg__1030
case__1908: case__14
case__879: case__28
extram__48: extram
reg__3318: reg__1148
reg__643: reg__643
logic__1359: logic
reg__2122: reg__261
reg__2923: reg
Node__562: Node
reg__2569: reg__79
dff__parameterized3__15: dff__parameterized3
case__564: case__27
Node__72: Node
Node__569: Node
logic__1396: logic__7
reg__526: RTL_MUX357
reg__2455: reg__248
muxpart__402: muxpart
reg__2765: reg__258
case__1828: case__16
reg__899: reg__899
datapath__1023: datapath__3
datapath__664: datapath__4
case__40: case__40
reg__1356: RTL_REG_ASYNC43
reg__298: reg__298
reg__3829: reg__647
case__101: case__101
reg__30: reg__30
case__2112: case__14
reg__2776: reg__247
datapath__492: datapath__4
reg__2022: reg__84
dff__parameterized8__15: dff__parameterized8
Node__385: Node
muxpart__417: muxpart
reg__3508: reg__1
reg__1729: reg__80
reg__3580: reg__1
datapath__31: datapath__31
datapath__1374: datapath__23
datapath__1651: datapath__32
logic__1044: logic__1044
reg__3713: reg__1
datapath__1279: datapath__2
datapath__8: datapath__8
reg__3310: reg__1156
reg__2473: reg__230
reg__2200: reg__263
case__677: case__28
sum__parameterized3__22: sum__parameterized3
reg__219: reg__219
reg__607: reg__607
reg__39: reg__39
case__1534: case__27
Sorting_network__95: Sorting_network
muxpart__304: muxpart__304
datapath__132: datapath__3
reg__3420: reg__1150
datapath__562: datapath__4
datapath__639: datapath__3
dff__parameterized2: dff__parameterized2
muxpart__10: muxpart__10
reg__3961: reg__1
reg__3630: reg__1096
reg__520: RTL_REG_SYNC843
datapath__289: datapath__4
datapath__653: datapath__3
reg__1921: reg__222
case__1410: case__27
datapath__691: datapath__3
case__890: case__27
datapath__372: datapath__4
Node__357: Node
logic__1055: logic__1055
Sorting_network__2: Sorting_network
Node__143: Node
Sorting_network__24: Sorting_network
reg__169: reg__169
mux_2_1__153: mux_2_1
plus_1__55: plus_1
reg__3789: reg__424
reg__1454: RTL_REG_SYNC1104
datapath__750: datapath__4
case__929: case__28
muxpart__413: muxpart
reg__1855: reg__73
shift_registers__parameterized3__4: shift_registers__parameterized3
datapath__221: datapath__4
case__54: case__54
dsp48e1__102: RTL_REG_SYNC1047
case__606: case__27
reg__3872: reg__875
case__1591: case__28
case__2016: case__15
muxpart__386: muxpart
dff__125: dff
datapath__1399: datapath__22
datapath__1507: datapath
logic__1060: logic__1060
datapath__530: datapath__4
datapath__823: datapath__3
Sorting_network__75: Sorting_network
muxpart__309: muxpart__309
reg__938: reg__938
reg__1279: RTL_REG_ASYNC98
reg__2202: reg__261
reg__3031: reg__647
reg__229: reg__229
datapath__1487: datapath
datapath__888: datapath__4
muxpart__278: muxpart__278
Line_buffer_controller__1: Line_buffer_controller
reg__939: reg__939
Node__113: Node
case__1430: case__27
Sorting_network__50: Sorting_network
reg__2696: reg__247
case__1346: case__27
dff__parameterized0__226: dff__parameterized0
datapath__203: datapath__4
datapath__1711: datapath
reg__1578: RTL_REG_SYNC990
Node__123: Node
Node__27: Node
sum__parameterized4__18: sum__parameterized4
Sorting_network__139: Sorting_network
muxpart__387: muxpart
datapath__1203: datapath__3
Node__90: Node
logic__1635: logic
reg__1721: reg__70
case__1196: case__27
Node__636: Node
datapath__74: datapath__3
reg__3041: reg
reg__182: reg__182
case__2111: case__14
datapath__21: datapath__21
Node__534: Node
reg__1876: reg__70
Node__216: Node
reg__663: reg__663
reg__3452: reg__1144
reg__2136: reg__247
case__395: case__395
reg__2808: reg__80
case__828: case__27
datapath__1232: datapath__4
reg__337: reg__337
dff__124: dff
reg__1407: RTL_ROM30
dff__parameterized0__196: dff__parameterized0
datapath__325: datapath__4
reg__2770: reg__253
datapath__390: datapath__4
Line_buffer__65: Line_buffer
muxpart__435: muxpart
datapath__435: datapath__3
reg__192: reg__192
case__804: case__27
reg__2915: reg__650
Sorting_network__53: Sorting_network
Node__365: Node
plus_1__47: plus_1
reg__2038: reg__68
datapath__1502: datapath
logic__1347: logic
reg__3902: reg__881
case__1233: case__28
logic__1608: logic__7
reg__103: reg__103
reg__2585: reg__81
datapath__747: datapath__3
reg__1491: RTL_REG_SYNC1060
logic__471: logic__471
logic__1316: RTL_REG_SYNC1029
logic__105: logic__105
sum__8: sum
case__667: case__28
reg__106: reg__106
dff__parameterized1__28: dff__parameterized1
case__280: case__280
case__1289: case__28
reg__166: reg__166
reg__3951: reg__880
case__596: case__27
reg__2787: reg__236
reg__3599: reg
case__1947: case__17
Node__277: Node
reg__1460: RTL_MULT50
shift_registers__parameterized1__7: shift_registers__parameterized1
Window_buffer_13x13_controller: RTL_MULT48
dsp48e1__90: RTL_ADD52
reg__2547: reg__236
reg__783: reg__783
Node__234: Node
Sorting_network__112: Sorting_network
shift_registers__parameterized4__1: shift_registers__parameterized4
reg__2940: reg__424
case__1505: case__28
reg__1698: reg__75
reg__338: reg__338
RD_calc__15: RD_calc
datapath__285: datapath__4
logic__781: logic__781
logic__1321: RTL_REG_SYNC1029
datapath__1002: datapath__4
reg__4016: reg__1
plus_1__4: plus_1
case__1967: case__15
reg__941: reg__941
Node__129: Node
reg__2105: reg__81
logic__760: logic__760
case__1454: case__27
Node__255: Node
reg__3511: reg__1
datapath__765: datapath__3
reg__2166: reg__82
reg__1545: RTL_ADD43
Node__627: Node
reg__2057: reg__246
logic__416: logic__416
datapath__695: datapath__3
Sorting_network__175: Sorting_network
reg__267: reg__267
datapath__755: datapath__3
RD_calc: RD_calc
datapath__625: datapath__3
plus_1__19: plus_1
logic__1324: logic__417
reg__2878: RTL_MULT30
extram__41: extram
case__83: case__83
logic__543: logic__543
case__1651: case__28
datapath__859: datapath__3
dff__parameterized0__4: dff__parameterized0
Interpolation_R_x__parameterized3: Interpolation_R_x__parameterized3
case__818: case__27
plus_1__179: plus_1
muxpart__268: muxpart__268
case__1333: case__28
datapath__1504: datapath
muxpart__389: muxpart__78
datapath__1271: datapath__3
case__752: case__27
reg__2856: reg__1
reg__4003: reg__1
case__1174: case__27
case__304: case__304
reg__2173: reg__75
case__1047: case__28
reg__2397: reg__226
case__271: case__271
Line_buffer__19: Line_buffer
logic__939: logic__939
case__678: case__27
dsp48e1__79: RTL_REG_SYNC1088
case__635: case__28
mux_2_1__150: mux_2_1
case__1629: case__28
case__1061: case__28
reg__55: reg__55
reg__942: reg__942
reg__1394: RTL_REG_SYNC463
reg__3396: reg__1148
reg__1761: reg__84
reg__3687: RTL_REG_SYNC840
case__1296: case__27
datapath__1680: datapath
datapath__1472: datapath
reg__1627: reg__74
reg__2158: reg__225
case__811: case__28
muxpart__430: muxpart__38
counter__6: RTL_REG_SYNC968
case__2160: case__14
dff__parameterized0__162: dff__parameterized0
case__1580: case__27
case__2127: case__15
Node__373: Node
muxpart__219: muxpart__219
Node__135: Node
reg__2401: reg__222
reg__225: reg__225
Node__157: Node
case__941: case__28
case__1211: case__28
reg__711: reg__711
logic__1472: logic__5
Sorting_network__29: Sorting_network
case__1357: case__28
case__1752: case__27
mux_2_1__15: mux_2_1
reg__870: reg__870
reg__1209: reg__1209
reg__246: reg__246
datapath__1633: datapath__23
case__2067: case__16
reg__3595: reg
reg__3996: reg__1
reg__3040: reg__647
reg__1493: RTL_ADD51
case__1716: case__27
dff__parameterized0: dff__parameterized0
case__789: case__28
sum__parameterized3__13: sum__parameterized3
logic__454: logic__454
logic__823: logic__823
reg__119: reg__119
reg__3782: reg__4
CI_top: CI_top
case__1642: case__27
muxpart__78: muxpart__78
datapath__95: datapath__4
logic__1558: logic__422
reg__2841: reg__4
logic__1392: logic__7
case__1565: case__28
reg__516: RTL_REG_SYNC832
muxpart__187: muxpart__187
reg__2557: reg__226
datapath__453: datapath__3
case__522: case__27
logic__754: logic__754
muxpart__172: muxpart__172
reg__3932: reg__875
datapath__314: datapath__3
reg__763: reg__763
reg__2530: reg__253
plus_1__50: plus_1
datapath__1177: datapath__3
Node__133: Node
case__1478: case__27
reg__302: reg__302
case__1314: case__27
logic__519: logic__519
reg__1204: reg__1204
muxpart__271: muxpart__271
case__1552: case__27
logic__1291: logic__424
datapath__632: datapath__4
reg__2738: reg__70
plus_1__224: plus_1
reg__1054: reg__1054
dff__parameterized0__62: dff__parameterized0
logic__611: logic__611
case__2192: case__17
counter__5: RTL_REG_SYNC1008
logic__1595: logic__4
mux_2_1__151: mux_2_1
muxpart__164: muxpart__164
extram__67: extram
datapath__366: datapath__4
Node__509: Node
extram__3: extram__3
plus_1__205: plus_1
muxpart__144: muxpart__144
datapath__1206: datapath__4
plus_1__30: plus_1
dsp48e1__120: dsp48e1__64
case__1448: case__27
Line_buffer_controller__29: Line_buffer_controller
dff__parameterized0__14: dff__parameterized0
plus_1__168: plus_1
datapath__942: datapath__4
case__2152: case__14
datapath__1440: datapath
reg__758: reg__758
case__1673: case__28
reg__3488: reg__1
dff__118: dff
Node__524: Node
datapath__1318: datapath
Node__87: Node
Node__150: Node
dff__parameterized0__51: dff__parameterized0
sum__parameterized0__8: sum__parameterized0
reg__3336: reg__1156
datapath__995: datapath__3
reg__612: reg__612
case__1836: case__14
reg__2160: reg__223
Sorting_network__169: Sorting_network
reg__1294: RTL_REG_SYNC1141
reg__3436: reg__1160
datapath__1135: datapath__3
plus_1__82: plus_1
reg__2724: reg__84
case__1154: case__27
muxpart__281: muxpart__281
reg__3857: reg__1089
reg__3774: reg
reg__3593: reg__1
reg__2170: reg__78
reg__4006: reg
reg__805: reg__805
reg__608: reg__608
reg__2851: reg__1
reg__2541: reg__242
Buffer_8_rows__1: Buffer_8_rows
reg__2154: reg__229
case__1373: case__28
Sorting_network__201: Sorting_network
reg__2282: reg__261
case__661: case__28
case__1949: case__15
datapath__726: datapath__4
datapath__1049: datapath__3
logic__499: logic__499
dff__parameterized8__9: dff__parameterized8
Node__420: Node
reg__3823: reg__1091
NI_calc__parameterized1__1: RTL_REG_SYNC1013
case__1423: case__28
dff__43: dff
reg__2998: reg__4
datapath__1197: datapath__3
reg__2710: reg__233
datapath__183: datapath__4
reg__1961: reg__262
dsp48e1__111: RTL_REG_SYNC1034
case__368: case__368
datapath__1280: datapath
reg__843: reg__843
reg__965: reg__965
datapath__955: datapath__3
reg__2508: reg__78
datapath__104: datapath__3
Node__55: Node
datapath__589: datapath__3
datapath__1480: datapath
reg__2257: reg__71
reg__1338: RTL_REG_ASYNC51
reg__2280: reg__263
case__2178: case__14
logic__1470: logic
case__1574: case__27
reg__3149: reg__4
datapath__421: datapath__3
logic__487: logic__487
case__1757: case__28
case__1223: case__28
dff__parameterized0__193: dff__parameterized0
logic__414: logic__414
reg__122: reg__122
case__1258: case__27
reg__1692: reg__81
muxpart__178: muxpart__178
reg__285: reg__285
reg__1372: RTL_REG_SYNC467
case__1800: case__247
reg__1846: reg__82
reg__1188: reg__1188
reg__2398: reg__225
reg__616: reg__616
reg__1440: sum_cumulative__parameterized0
reg__1153: reg__1153
Node__295: Node
muxpart__207: muxpart__207
reg__1213: reg__1213
muxpart__274: muxpart__274
reg__2587: reg__79
reg__3258: reg__1156
reg__2667: reg__79
case__1228: case__27
dff__parameterized3__12: dff__parameterized3
case__762: case__27
case__1903: case__14
logic__425: logic__425
datapath__1345: datapath__23
plus_1__11: plus_1
case__1479: case__28
Node__412: Node
Node__264: Node
logic__1239: RTL_REG_SYNC974
dff__parameterized4__1: dff__parameterized4
dff__parameterized2__24: dff__parameterized2
reg__3153: reg__1157
datapath__1009: datapath__3
case__1829: case__15
dff__parameterized0__67: dff__parameterized0
sum__parameterized5__1: sum__parameterized5
Line_buffer_controller__18: Line_buffer_controller
reg__1570: RTL_REG_SYNC999
reg__1395: RTL_REG_SYNC471
reg__1322: RTL_REG_ASYNC52
datapath__337: datapath__4
mux_2_1__65: mux_2_1
reg__3477: reg
reg__729: reg__729
reg__824: reg__824
dff__59: dff
datapath__1588: datapath__21
reg__451: reg__451
case__1313: case__28
case__369: case__369
datapath__672: datapath__4
datapath__571: datapath__3
reg__731: reg__731
reg__3907: reg__876
datapath__171: datapath__4
case__1437: case__28
reg__4011: reg__1
case__835: case__28
reg__2258: reg__70
reg__11: reg__11
reg__3968: reg
datapath__1129: datapath__3
case__1218: case__27
plus_1__42: plus_1
case__33: case__33
datapath__1314: datapath__3
reg__627: reg__627
muxpart__305: muxpart__305
Node__209: Node
datapath__729: datapath__3
logic__1343: RTL_REG_SYNC670
reg__1403: RTL_REG_SYNC466
reg__3875: reg__884
reg__3567: reg__1
case__991: case__28
Node__194: Node
plus_1__155: plus_1
reg__3118: reg__504
case__648: case__27
reg__3584: reg__1
sum__parameterized3__30: sum__parameterized3
datapath__1068: datapath__4
datapath__1395: RTL_REG_SYNC1037
reg__3108: RTL_REG_SYNC850
case__1210: case__27
dff__16: dff
reg__3141: reg__425
case__459: case__459
logic__867: logic__867
case__1622: case__27
case__1205: case__28
Node__83: Node
case__716: case__27
logic__858: logic__858
reg__2493: reg__75
case__1117: case__28
case__1317: case__28
datapath__573: datapath__3
logic__1240: RTL_REG_SYNC976
sum__parameterized3__9: sum__parameterized3
datapath__97: datapath__4
reg__3672: reg__1
reg__1224: reg__1224
datapath__992: datapath__4
datapath__148: datapath__3
datapath__213: datapath__4
plus_1__209: plus_1
reg__485: RTL_MUX385
Node__440: Node
reg__3204: reg__1158
reg__3158: reg__1152
reg__1211: reg__1211
reg__3472: reg__1
reg__3537: reg
dff__parameterized0__112: dff__parameterized0
reg__2113: reg__73
datapath__683: datapath__3
datapath__602: datapath__4
datapath__1701: datapath
case__940: case__27
logic__1361: logic__5
datapath__1565: datapath
logic__652: logic__652
reg__1677: reg__78
Sorting_network__70: Sorting_network
reg__1801: reg__262
Node__84: Node
datapath__1672: datapath
reg__1894: reg__249
logic__373: RTL_REG_SYNC814
reg__1263: RTL_REG_ASYNC100
case__2203: case__14
Line_buffer__48: Line_buffer
reg__1115: reg__1115
reg__1144: reg__1144
logic__263: RTL_REG_SYNC860
Sorting_network__146: Sorting_network
reg__1: reg__1
muxpart__443: muxpart
ram__2: ram__2
datapath__1549: datapath
dff__parameterized0__120: dff__parameterized0
reg__419: reg__419
reg__3092: reg__1
reg__768: reg__768
reg__3548: reg__1
reg__3813: reg__1091
reg__3703: RTL_REG_SYNC852
case__1054: case__27
mux_2_1__7: mux_2_1
mux_2_1__171: mux_2_1
mux_2_1__49: mux_2_1
datapath__11: datapath__11
reg__1836: reg__227
reg__2095: reg__73
plus_1__52: plus_1
reg__3619: reg
reg__3870: reg__877
Node__311: Node
case__1254: case__27
Sorting_network__37: Sorting_network
reg__2171: reg__77
dff__120: dff
reg__3446: reg__1150
case__97: case__97
datapath__523: datapath__3
case__55: case__55
datapath__415: datapath__3
datapath__38: datapath__38
SortAscending5__31: SortAscending5
Node__578: Node
datapath__788: datapath__4
case__1859: case__15
logic__569: logic__569
extram__37: extram
Interpolation_R_x__parameterized4: RTL_REG_SYNC1066
dff__101: dff
case__747: case__28
datapath__230: datapath__3
datapath__1309: datapath__4
reg__2810: reg__78
case__773: case__28
reg__107: reg__107
datapath__889: datapath__3
datapath__1088: datapath__4
case__1393: case__28
datapath__470: datapath__4
reg__981: reg__981
Node__342: Node
logic__1596: logic
case__1200: case__27
muxpart__217: muxpart__217
reg__568: reg__568
plus_1__146: plus_1
logic__1586: logic__5
reg__1171: reg__1171
logic__1559: logic__421
reg__2402: reg__221
datapath__1396: RTL_REG_SYNC1037
datapath__1107: datapath__3
datapath__873: datapath__3
case__1016: case__27
case__1077: case__28
reg__288: reg__288
Node__611: Node
muxpart__137: muxpart__137
case__782: case__27
logic__1320: RTL_REG_SYNC1029
reg__400: reg__400
dff__parameterized0__89: dff__parameterized0
dff__parameterized0__201: dff__parameterized0
logic__1333: logic__417
datapath__338: datapath__3
datapath__1076: datapath__4
datapath__1548: datapath__33
reg__1965: reg__258
case__1671: case__28
case__841: case__28
reg__3561: reg
reg__2469: reg__234
dff__parameterized1__23: dff__parameterized1
case__1359: case__28
datapath__795: datapath__3
reg__2624: reg__239
reg__2767: reg__256
Line_buffer: Line_buffer
reg__1666: reg__71
dff__17: dff
reg__1932: reg__76
Node__323: Node
reg__2205: reg__258
reg__5: reg__5
datapath__1376: datapath__23
Node__475: Node
muxpart__429: muxpart
SortAscending5__37: SortAscending5
dff__69: dff
datapath__166: datapath__3
reg__447: RTL_ROM319
dsp48e1__99: RTL_ADD53
case__1494: case__27
case__866: case__27
case__955: case__28
Node__177: Node
logic__978: logic__978
reg__2434: reg__72
reg__2017: reg__71
case__2050: case__151
dff: dff
logic__1267: logic__4
reg__737: reg__737
reg__3645: reg__644
reg__3602: reg__1
sum__19: sum
logic__1598: logic__5
reg__1820: reg__243
Node__284: Node
datapath__698: datapath__4
datapath__1581: datapath
R6_sum: R6_sum
reg__2052: reg__251
Node__174: Node
datapath__751: datapath__3
reg__2281: reg__262
case__2179: case__14
Data_modulate_5x5_controller: Data_modulate_5x5_controller
datapath__510: datapath__4
plus_1__parameterized0__4: plus_1__parameterized0
datapath__882: datapath__4
Line_buffer_datapath__42: Line_buffer_datapath
Line_buffer_datapath__52: Line_buffer_datapath
case__2159: case__14
reg__3: reg__3
counter__3: counter__3
logic__1575: logic__417
dff__parameterized2__22: dff__parameterized2
reg__2801: reg__222
reg__2537: reg__246
dff__29: dff
case__1193: case__28
reg__2688: reg__255
datapath__299: datapath__4
reg__825: reg__825
logic__1278: logic__5
reg__1805: reg__258
Node__500: Node
datapath__381: datapath__3
reg__3492: reg__1
datapath__1640: datapath__23
mux_2_1__106: mux_2_1
datapath__1441: datapath
datapath__1599: datapath
dff__131: dff
reg__3475: reg__1
logic__1389: logic__5
reg__2111: reg__75
reg__330: reg__330
dsp48e1__96: RTL_REG_SYNC1071
reg__1426: RTL_MUX141
reg__1059: reg__1059
case__1339: case__28
reg__72: reg__72
Node__327: Node
case__1187: case__28
datapath__290: datapath__3
datapath__978: datapath__4
reg__2901: RTL_REG_SYNC1036
reg__3022: reg
reg__3129: reg__493
datapath__1286: datapath__3
reg__2396: reg__227
reg__2436: reg__70
Sorting_network__64: Sorting_network
datapath__9: datapath__9
reg__3069: reg__425
Sorting_network__166: Sorting_network
case__1978: case__17
reg__1067: reg__1067
mux_2_1__70: mux_2_1
mux_2_1__66: mux_2_1
case__997: case__28
datapath__1340: datapath__24
case__614: case__27
muxpart__128: muxpart__128
datapath__1241: datapath__3
reg__2128: reg__255
reg__3883: reg__876
reg__3319: reg__1147
reg__2963: reg__424
reg__1022: reg__1022
datapath__158: datapath__3
plus_1__77: plus_1
reg__2114: reg__72
datapath__94: datapath__3
Line_buffer_datapath: Line_buffer_datapath
Node__39: Node
datapath__268: datapath__3
case__1305: case__28
case__875: case__28
case__1817: case__15
reg__2126: reg__257
reg__3032: reg
reg__490: reg__490
mux_2_1__16: mux_2_1
plus_1__65: plus_1
Sorting_network__154: Sorting_network
reg__2788: reg__235
datapath__928: datapath__4
mux_2_1__118: mux_2_1
Line_buffer__44: Line_buffer
datapath__1356: datapath__25
case__786: case__27
case__1282: case__27
datapath__1119: datapath__3
datapath__1611: datapath
case__1327: case__28
reg__1149: reg__1149
dsp48e1__57: dsp48e1__57
case__2027: case__16
Sorting_network__27: Sorting_network
reg__919: reg__919
case__918: case__27
reg__2506: reg__80
reg__3051: reg__1089
reg__3437: reg__1159
reg__2855: reg__1
reg__1609: reg__74
dff__parameterized3__4: dff__parameterized3
reg__3164: reg__1146
Node__153: Node
logic__870: logic__870
dff__parameterized0__171: dff__parameterized0
datapath__1172: datapath__4
Line_buffer_controller__19: Line_buffer_controller
dff__parameterized0__116: dff__parameterized0
datapath__844: datapath__4
logic__89: logic__89
case__1663: case__28
case__1138: case__27
reg__2689: reg__254
case__1036: case__27
reg__2121: reg__262
reg__3353: reg__1139
dff__parameterized0__177: dff__parameterized0
reg__2989: reg__649
case__1747: case__28
logic__122: logic__122
reg__2816: reg__72
reg__2009: reg__79
datapath__514: datapath__4
reg__890: reg__890
Line_buffer__9: Line_buffer
Node__552: Node
case__937: case__28
reg__442: RTL_RAM1
Line_buffer_controller__17: Line_buffer_controller
datapath__473: datapath__3
datapath__255: datapath__4
case__543: case__28
case__757: case__28
reg__86: reg__86
logic__1421: logic__5
Node__315: Node
reg__1649: reg__70
case__1822: case__16
case__185: case__185
datapath__1264: datapath__4
logic__1427: logic
datapath__334: datapath__3
dff__parameterized0__220: dff__parameterized0
datapath__1185: datapath__3
datapath__591: datapath__3
case__1500: case__27
muxpart__13: muxpart__13
case__1429: case__28
reg__2577: reg__71
dff__112: dff
reg__31: reg__31
extram__54: extram
reg__3526: reg__1
reg__826: reg__826
reg__3453: reg__1143
reg__2048: reg__255
reg__1701: reg__72
Node__227: Node
muxpart__342: muxpart__342
logic__1411: logic
datapath__587: datapath__3
case__911: case__28
Node__96: Node
reg__3394: reg__1150
reg__15: reg__15
case__1789: case__14
reg__154: reg__154
datapath__410: datapath__4
reg__1225: reg__1225
dsp48e1__86: RTL_REG_SYNC1085
reg__3062: reg__1
case__1632: case__27
reg__3372: reg__1146
datapath__1458: datapath__7
datapath__315: datapath__4
reg__2350: reg__76
case__1543: case__28
reg__3919: reg__876
datapath__1375: datapath__23
datapath__1437: datapath
reg__2400: reg__223
muxpart__310: muxpart__310
datapath__860: datapath__4
reg__791: reg__791
Sorting_network__94: Sorting_network
case__1960: case__16
case__922: case__27
reg__3456: reg__1140
NI_calc__6: NI_calc
case__1387: case__28
reg__74: reg__74
case__1709: case__28
datapath__1198: datapath__4
reg__2984: reg__424
reg__2766: reg__257
reg__3545: reg
case__826: case__27
datapath__1490: datapath
case__2068: case__15
reg__1116: reg__1116
dff__parameterized0__115: dff__parameterized0
Node__47: Node
datapath__36: RTL_REG_SYNC958
case__1086: case__27
reg__917: reg__917
reg__3337: reg__1155
case__1164: case__27
case__92: case__92
datapath__254: datapath__3
dff__parameterized0__106: dff__parameterized0
case__801: case__28
reg__1258: reg__1258
Node__171: Node
case__1460: case__27
reg__726: reg__726
reg__1334: RTL_MUX8
case__1003: case__28
dff__parameterized0__215: dff__parameterized0
datapath__916: datapath__4
reg__295: reg__295
dff__parameterized3__3: dff__parameterized3
datapath__1310: datapath__3
datapath__172: datapath__3
logic__1493: logic__4
logic__334: RTL_REG_SYNC835
reg__1607: reg__76
logic__453: logic__453
case__404: case__404
reg__392: reg__392
datapath__719: datapath__3
datapath__1604: datapath
datapath__580: datapath__4
reg__977: reg__977
reg__693: reg__693
reg__2601: reg__262
datapath__1261: datapath__3
reg__2395: reg__228
reg__677: reg__677
Sorting_network__186: Sorting_network
plus_1__93: plus_1
Line_buffer_controller__28: Line_buffer_controller
Interpolation_R_x__parameterized2: Interpolation_R_x__parameterized2
case__1815: case__17
case__1751: case__28
reg__141: reg__141
Node__237: Node
case__1988: case__14
reg__115: reg__115
muxpart__273: muxpart__273
datapath__970: datapath__4
case__145: case__145
datapath__1470: datapath
case__2011: case__14
reg__989: reg__989
case__1008: case__27
reg__1546: RTL_REG_SYNC1021
Line_buffer_controller__45: Line_buffer_controller
Node__635: Node
reg__1918: reg__225
reg__2815: reg__73
case__1991: case__16
Node__28: Node
Node__389: Node
reg__3253: reg__1135
Line_buffer_controller__39: Line_buffer_controller
case__1823: case__15
reg__1694: reg__79
reg__2756: reg__70
datapath__1424: datapath__7
dsp48e1__54: dsp48e1__54
mux_2_1__104: mux_2_1
case__1788: case__14
case__643: case__28
case__1598: case__27
R6_NIRD: R6_NIRD
mux_2_1__71: mux_2_1
mux_2_1__154: mux_2_1
datapath__693: datapath__3
reg__800: reg__800
case__931: case__28
dff__parameterized0__9: dff__parameterized0
plus_1__135: plus_1
datapath__1377: datapath__25
logic__415: logic__415
logic__835: logic__835
dff__parameterized0__217: dff__parameterized0
reg__831: reg__831
reg__3716: reg__1
dsp48e1__40: dsp48e1__40
logic__709: logic__709
logic__1506: logic__416
dff__parameterized6__6: dff__parameterized6
reg__1530: RTL_MUX429
reg__2609: reg__254
reg__186: reg__186
dff__parameterized0__160: dff__parameterized0
Node__560: Node
datapath__827: datapath__3
reg__87: reg__87
reg__274: reg__274
case__1678: case__27
Window_buffer_5x5: RTL_MUX364
dff__parameterized2__31: dff__parameterized2
dff__parameterized0__134: dff__parameterized0
dff__54: dff
case__948: case__27
datapath__149: datapath__4
dff__parameterized0__131: dff__parameterized0
reg__1738: reg__71
Line_buffer_datapath__55: Line_buffer_datapath
reg__321: reg__321
reg__3113: RTL_REG_SYNC839
Node__517: Node
reg__855: reg__855
reg__1818: reg__245
dff__parameterized0__188: dff__parameterized0
datapath__81: datapath__4
case__1128: case__27
dff__parameterized0__136: dff__parameterized0
reg__2273: reg__73
datapath__309: datapath__4
reg__604: reg__604
case__396: case__396
reg__1220: reg__1220
reg__1790: reg__76
logic__1014: logic__1014
logic__120: logic__120
extram__22: extram
reg__1348: RTL_REG_SYNC1137
Sorting_network__182: Sorting_network
reg__3893: reg__878
reg__3245: reg__1143
case__552: case__27
reg__2063: reg__240
reg__703: reg__703
datapath__948: datapath__4
case__1687: case__28
Joint_histogram: Joint_histogram
Node__543: Node
reg__2279: reg__67
case__764: case__27
Node__634: Node
Sorting_network__179: Sorting_network
Data_modulate_3x3_datapath: Data_modulate_3x3_datapath
case__1542: case__27
reg__1671: reg__84
datapath__868: datapath__4
case__1447: case__28
datapath__24: datapath__24
Node__179: Node
datapath__1627: datapath__24
datapath__1589: datapath__21
datapath__915: datapath__3
case__1388: case__27
reg__2175: reg__73
reg__1247: reg__1247
reg__900: reg__900
extram__52: extram
datapath__618: datapath__4
case__815: case__28
datapath__76: datapath__3
case__930: case__27
case__580: case__27
datapath__110: datapath__3
reg__1664: reg__73
reg__3572: reg__1
datapath__1147: datapath__3
datapath__1060: datapath__4
datapath__654: datapath__4
case__1424: case__27
Line_buffer__58: Line_buffer
dff__parameterized0__147: dff__parameterized0
reg__2431: reg__75
datapath__1140: datapath__4
reg__2399: reg__224
datapath__347: datapath__3
reg__1594: reg__71
datapath__866: datapath__4
datapath__495: datapath__3
reg__2313: reg__230
reg__3529: reg
reg__2028: reg__78
datapath__298: datapath__3
datapath__477: datapath__3
reg__2206: reg__257
logic__900: logic__900
reg__2835: reg__71
case__504: case__27
case__1896: case__14
reg__174: reg__174
reg__1487: RTL_MULT35
Line_buffer_datapath__41: Line_buffer_datapath
reg__2344: reg__82
reg__1952: reg__74
logic__1530: logic__7
reg__2822: reg__84
reg__3222: reg__1140
reg__2135: reg__248
Node__405: Node
datapath__350: datapath__4
case__956: case__27
reg__2081: reg__222
reg__1078: reg__1078
datapath__367: datapath__3
case__530: case__27
case__1608: case__27
datapath__1686: datapath
reg__1314: RTL_REG_ASYNC91
sum__parameterized4__9: sum__parameterized4
reg__2709: reg__234
reg__149: reg__149
logic__1560: logic__420
reg__1946: reg__80
dff__79: dff
case__2024: case__14
reg__1806: reg__257
case__1487: case__28
Line_buffer__34: Line_buffer
datapath__244: datapath__3
reg__629: reg__629
case__2116: case__14
dsp48e1__26: dsp48e1__26
datapath__1128: datapath__4
reg__73: reg__73
Node__225: Node
reg__2565: reg__83
reg__217: reg__217
reg__1470: RTL_REG_SYNC1110
case__2175: case__16
reg__209: reg__209
dsp48e1__42: dsp48e1__42
reg__690: reg__690
reg__3783: reg__4
case__1319: case__28
reg__770: reg__770
reg__1421: RTL_ROM24
case__1237: case__28
case__597: case__28
reg__377: reg__377
case__1109: case__28
reg__2916: reg
reg__713: reg__713
reg__1048: reg__1048
case__968: case__27
datapath__901: datapath__3
mux_2_1__93: mux_2_1
datapath__1097: datapath__3
datapath__1592: datapath__11
Node__352: Node
plus_1__74: plus_1
reg__2505: reg__81
logic__1268: logic
reg__569: reg__569
reg__1235: reg__1235
reg__2327: reg__81
reg__678: reg__678
logic__198: logic__198
datapath__195: datapath__4
case__1664: case__27
case__1915: case__14
Node__453: Node
reg__2858: reg
reg__2462: reg__241
reg__1778: reg__67
Window_buffer_11x11: Window_buffer_11x11
dff__parameterized8: dff__parameterized8
case__558: case__27
case__1440: case__27
reg__272: reg__272
reg__2941: reg__424
reg__1275: RTL_REG_ASYNC97
Line_buffer__1: Line_buffer
muxpart__174: muxpart__174
datapath__1034: datapath__4
muxpart__343: muxpart__343
Node__480: Node
case__43: case__43
muxpart__258: muxpart__258
Node__52: Node
reg__385: reg__385
reg__3265: reg__1149
dff__parameterized0__218: dff__parameterized0
Node__437: Node
logic__1377: logic__5
reg__2859: reg__1
reg__1326: RTL_REG_SYNC459
mux_2_1__121: mux_2_1
Line_buffer_controller__21: Line_buffer_controller
reg__349: reg__349
Sorting_network__39: Sorting_network
reg__1231: reg__1231
datapath__742: datapath__4
reg__1136: reg__1136
reg__2850: reg
case__1351: case__28
reg__187: reg__187
datapath__1663: datapath__22
muxpart__239: muxpart__239
reg__694: reg__694
MRELBP_CI_R6: RTL_REG_SYNC857
case__2033: case__16
reg__1289: RTL_REG_ASYNC81
case__1325: case__28
Node__450: Node
Sorting_network__203: Sorting_network
reg__838: reg__838
reg__3086: reg__1
logic__575: logic__575
dsp48e1__19: dsp48e1__19
mux_2_1__135: mux_2_1
reg__3479: reg__1
muxpart__121: muxpart__121
case__81: case__81
logic__1342: RTL_ROM273
reg__1684: reg__71
reg__1240: reg__1240
reg__3706: reg__1
Window_buffer_7x7_datapath: Window_buffer_7x7_datapath
case__1191: case__28
reg__1615: reg__68
reg__2674: reg__72
dff__parameterized0__92: dff__parameterized0
Node__8: Node
Line_buffer_controller__38: Line_buffer_controller
case__961: case__28
reg__1602: reg__81
Node__588: Node
logic__1571: logic__417
datapath__1483: datapath
muxpart__307: muxpart__307
reg__1125: reg__1125
reg__1767: reg__78
case__650: case__27
reg__2447: reg__256
case__1521: case__28
reg__32: reg__32
case__725: case__28
case__1378: case__27
dff__parameterized0__57: dff__parameterized0
case__2044: case__17
datapath__746: datapath__4
reg__597: reg__597
logic__1350: logic__4
MRELBP_CI_R2: MRELBP_CI_R2
reg__317: reg__317
reg__2207: reg__256
reg__3216: reg__1146
reg__2690: reg__253
case__1556: case__27
reg__1092: reg__1092
datapath__359: datapath__3
datapath__1283: datapath__4
datapath__752: datapath__4
datapath__1468: datapath
dff__parameterized0__26: dff__parameterized0
case__2019: case__14
logic__51: logic__51
reg__534: RTL_REG_SYNC845
case__2150: case__16
case__1963: case__14
case__739: case__28
case__1201: case__28
dff__parameterized0__156: dff__parameterized0
case__2051: case__150
logic__116: logic__116
Node__468: Node
case__644: case__27
datapath__1426: datapath__7
reg__2982: reg__424
case__829: case__28
logic__882: logic__882
Node__428: Node
datapath__709: datapath__3
datapath__927: datapath__3
reg__722: reg__722
reg__1391: RTL_LATCH97
case__1771: case__14
SortAscending5__22: SortAscending5
case__244: case__244
mux_2_1__67: mux_2_1
case__1455: case__28
case__2117: case__14
plus_1__153: plus_1
reg__2935: reg__4
Node__161: Node
Sorting_network__15: Sorting_network
reg__1768: reg__77
datapath__596: datapath__4
case__1496: case__27
case__1992: case__15
datapath__1141: datapath__3
datapath__493: datapath__3
reg__521: RTL_MUX363
shift_registers__parameterized3__3: shift_registers__parameterized3
datapath__1499: datapath
case__41: case__41
reg__3969: reg__1
logic__557: logic__557
reg__1913: reg__230
reg__3415: reg__1155
SortAscending7__5: SortAscending7
Node__540: Node
reg__3569: reg
muxpart__252: muxpart__252
case__855: case__28
mux_2_1__141: mux_2_1
Node__9: Node
case__880: case__27
case__899: case__28
muxpart__183: muxpart__183
datapath__646: datapath__4
plus_1__9: plus_1
case__477: RTL_REG_SYNC992
reg__1771: reg__74
reg__3945: reg__886
case__1219: case__28
logic__126: logic__126
dff__parameterized0__31: dff__parameterized0
case__775: case__28
extram__25: extram
case__1262: case__27
datapath__82: datapath__3
reg__3557: reg
RD_calc__4: RD_calc
case__305: case__305
case__2161: case__14
case__2176: case__15
datapath__885: datapath__3
datapath__1479: datapath
reg__1083: reg__1083
reg__1106: reg__1106
reg__3864: reg__883
reg__1555: RTL_REG_SYNC1026
reg__3401: reg__1143
Sorting_network__115: Sorting_network
reg__2442: reg__261
logic__65: logic__65
reg__3926: reg__881
reg__2359: reg__67
R4_sum: R4_sum
reg__3790: reg__424
datapath__680: datapath__4
reg__1872: reg__74
dff__18: dff
reg__2069: reg__234
Node__477: Node
dsp48e1__113: dsp48e1__23
reg__741: reg__741
reg__2167: reg__81
logic__1621: logic__5
reg__2582: reg__84
reg__2610: reg__253
logic__1383: logic
datapath__531: datapath__3
datapath__966: datapath__4
case__1055: case__28
reg__2680: reg__263
case__1238: case__27
reg__1176: reg__1176
reg__3517: reg
reg__3681: RTL_MUX365
R2_controller: R2_controller
reg__1068: reg__1068
reg__2155: reg__228
reg__2184: reg__82
reg__1271: RTL_REG_ASYNC101
Node__36: Node
reg__3009: RTL_ADD45
datapath__621: datapath__3
Line_buffer__63: Line_buffer
datapath__304: datapath__3
case__23: case__23
plus_1__20: plus_1
datapath__935: datapath__3
Node__108: Node
Sorting_network__192: Sorting_network
reg__3324: reg__1142
reg__2394: reg__229
datapath__224: datapath__3
reg__2803: reg__220
datapath__745: datapath__3
dff__parameterized1__24: dff__parameterized1
muxpart__287: muxpart__287
case__1514: case__27
case__2154: case__14
muxpart__153: muxpart__153
datapath__1430: datapath__7
datapath__515: datapath__3
logic__374: logic__374
reg__638: reg__638
dff__parameterized1__6: dff__parameterized1
reg__2145: reg__238
reg__3583: reg
datapath__1466: datapath__2
case__1522: case__27
case__426: case__426
logic__413: logic__413
datapath__837: datapath__3
case__1586: case__27
datapath__1612: datapath
datapath__460: datapath__4
reg__1927: reg__81
dsp48e1__1: RTL_MUX390
datapath__1366: datapath__23
case__1729: case__28
Node__409: Node
case__1824: case__14
reg__1842: reg__221
reg__2797: reg__226
Node__462: Node
Node__166: Node
Interpolation_R_x__parameterized1: Interpolation_R_x__parameterized1
mux_2_1__124: mux_2_1
dff__parameterized2__10: dff__parameterized2
Node__548: Node
plus_1__194: plus_1
dsp48e1__60: dsp48e1__60
datapath__1390: datapath__23
datapath__424: datapath__4
dff__25: dff
plus_1__62: plus_1
case__1334: case__27
reg__2197: reg__69
Interpolation_calc__parameterized8: Interpolation_calc__parameterized8
Node__206: Node
dff__105: dff
reg__292: reg__292
reg__3388: reg__1156
reg__2531: reg__252
reg__1064: reg__1064
case__957: case__28
logic__1632: logic__7
datapath__743: datapath__3
reg__3916: reg__879
case__905: case__28
datapath__205: datapath__4
reg__3504: reg__1
logic__7: logic__7
case__2020: case__17
logic__1563: logic__1144
Node__115: Node
muxpart__244: muxpart__244
case__2034: case__15
reg__3119: reg__503
reg__3331: reg__1135
logic__54: logic__54
reg__1660: reg__77
logic__50: logic__50
reg__850: reg__850
case__969: case__28
datapath__344: datapath__4
reg__879: reg__879
reg__159: reg__159
extram__26: extram
reg__1253: reg__1253
case__1134: case__27
case__2149: case__17
reg__2559: reg__224
case__1962: case__14
case__1025: case__28
Node__416: Node
case__703: case__28
datapath__1696: datapath
datapath__1452: datapath__13
case__1811: case__230
dff__77: dff
case__1143: case__28
reg__2482: reg__221
reg__3366: reg__1152
Node__576: Node
dff__72: dff
plus_1__34: plus_1
reg__1916: reg__227
datapath__1634: datapath__23
reg__1997: reg__226
case__2012: case__14
logic__626: logic__626
case__2129: case__14
muxpart__152: muxpart__152
case__53: case__53
reg__2058: reg__245
reg__646: reg__646
case__986: case__27
case__2151: case__15
plus_1__81: plus_1
reg__3191: reg__1145
dff__127: dff
R6_controller__1: RTL_MUX401
plus_1__130: plus_1
muxpart__142: muxpart__142
datapath__373: datapath__3
Interpolation_R_x__parameterized0: Interpolation_R_x__parameterized0
reg__555: RTL_MUX347
logic__119: logic__119
reg__2424: reg__82
mux_2_1__187: mux_2_1
case__1567: case__28
Node__513: Node
dff__parameterized7__5: dff__parameterized7
reg__17: reg__17
reg__1903: reg__240
datapath__1658: datapath__22
case__2195: case__14
reg__198: reg__198
datapath__486: datapath__4
mux_2_1__184: mux_2_1
reg__1960: reg__263
reg__3688: RTL_MUX365
reg__2715: reg__228
reg__972: reg__972
sum__parameterized3__5: sum__parameterized3
reg__3130: reg__492
dff__parameterized0__228: dff__parameterized0
reg__277: reg__277
reg__2600: reg__263
reg__3982: reg__1
reg__3837: reg__647
reg__3793: reg__652
reg__2403: reg__220
reg__1011: reg__1011
case__1372: case__27
reg__426: reg__426
reg__987: reg__987
reg__2164: reg__84
logic__715: logic__715
case__679: case__28
reg__1305: RTL_LT22
logic__1308: logic__425
datapath__55: datapath__4
datapath__1455: datapath__8
reg__178: reg__178
Sorting_network__47: Sorting_network
reg__401: reg__401
case__1630: case__27
case__664: case__27
datapath__236: datapath__3
case__1495: case__28
datapath__1298: datapath__3
case__669: case__28
Node__235: Node
case__860: case__27
reg__3468: reg__1
datapath__817: datapath__3
case__653: case__28
Node__306: Node
Line_buffer_datapath__4: Line_buffer_datapath
extram__62: extram
case__702: case__27
reg__2570: reg__78
datapath__1210: datapath__4
reg__3173: reg__1137
reg__1984: reg__239
muxpart__306: muxpart__306
reg__3659: reg__434
datapath__1404: datapath__22
muxpart__6: muxpart__6
logic__47: logic__47
reg__2626: reg__237
case__1785: case__17
mux_2_1__69: mux_2_1
reg__3534: reg__1
reg__2185: reg__81
reg__2566: reg__82
reg__1281: RTL_REG_ASYNC79
reg__2144: reg__239
mux_2_1__117: mux_2_1
dff__parameterized0__53: dff__parameterized0
reg__1765: reg__80
reg__2697: reg__246
Window_buffer_11x11_controller: Window_buffer_11x11_controller
Node__592: Node
dsp48e1__25: dsp48e1__25
reg__2148: reg__235
datapath__305: datapath__4
datapath__812: datapath__4
Sorting_network__122: Sorting_network
reg__2268: reg__78
dff__parameterized0__109: dff__parameterized0
reg__765: reg__765
MRELBP_CI_R4: RTL_MUX464
datapath__558: datapath__4
datapath__231: datapath__4
logic__1459: logic__7
dff__parameterized1__11: dff__parameterized1
reg__1018: reg__1018
reg__809: reg__809
reg__4014: reg
datapath__1716: datapath
case__1062: case__27
Node__531: Node
reg__3564: reg__1
case__1396: case__27
case__1197: case__28
reg__2013: reg__75
reg__1574: RTL_REG_SYNC1002
mux_2_1__185: mux_2_1
dff__parameterized0__40: dff__parameterized0
logic__1301: logic__423
logic__1041: logic__1041
reg__613: reg__613
logic__1577: logic__7
dff__parameterized9__3: dff__parameterized9
case__1615: case__28
reg__753: reg__753
dff__parameterized2__4: dff__parameterized2
case__499: case__28
reg__3071: reg__425
RD_calc__23: RD_calc
reg__1243: reg__1243
reg__4017: reg__1
datapath__1106: datapath__4
Node__596: Node
logic__679: logic__679
Sorting_network__98: Sorting_network
reg__2456: reg__247
logic__1329: logic__417
sum__parameterized1__3: sum__parameterized1
case__187: RTL_RAM0
datapath__1042: datapath__4
case__2156: case__17
reg__2575: reg__73
datapath__1491: datapath
muxpart__143: muxpart__143
datapath__1111: datapath__3
reg__956: reg__956
reg__3123: reg__499
logic__802: logic__802
reg__3830: reg
datapath__1226: datapath__4
case__1441: case__28
dff__parameterized0__225: dff__parameterized0
reg__364: reg__364
case__753: case__28
case__919: case__28
reg__1505: RTL_REG_SYNC1052
reg__933: reg__933
case__2171: case__14
datapath__1287: datapath__4
reg__672: reg__672
case__672: case__27
reg__88: reg__88
datapath__1180: datapath__4
muxpart__166: muxpart__166
Node__130: Node
Node__218: Node
logic__1507: logic__416
logic__1307: logic__426
dff__parameterized0__65: dff__parameterized0
reg__3299: reg__1141
Sorting_network__151: Sorting_network
reg__936: reg__936
datapath__3: datapath__3
reg__1770: reg__75
Node__88: Node
datapath__779: datapath__3
datapath__316: datapath__3
reg__999: reg__999
case__2198: case__17
case__938: case__27
case__2038: case__17
logic__200: RTL_MUX467
case__1070: case__27
logic__1439: logic
reg__3383: reg__1135
datapath__1190: datapath__4
reg__1715: reg__76
reg__861: reg__861
reg__2968: reg
case__976: case__27
Sorting_network__141: Sorting_network
dff__parameterized0__167: dff__parameterized0
logic__1410: logic__4
dff__19: dff
dff__parameterized0__194: dff__parameterized0
dff__parameterized0__157: dff__parameterized0
reg__1554: RTL_MULT23
dff__parameterized1__1: dff__parameterized1
case__2163: case__16
muxpart__5: muxpart__5
case__51: case__51
reg__3004: reg__424
case__1513: case__28
reg__431: reg__431
reg__16: reg__16
Line_buffer_datapath__38: Line_buffer_datapath
reg__462: reg__462
datapath__1478: datapath
Node__4: Node
dff__parameterized7__6: dff__parameterized7
Node__241: Node
reg__583: reg__583
Node__290: Node
mux_2_1__30: mux_2_1
reg__2018: reg__70
plus_1__180: plus_1
reg__1172: reg__1172
reg__1015: reg__1015
datapath__700: datapath__4
case__1165: case__28
case__1551: case__28
case__1961: case__15
reg__2106: reg__80
datapath__467: datapath__3
reg__2753: reg__73
reg__3940: reg__879
reg__588: reg__588
datapath__219: datapath__4
reg__1884: reg__259
reg__117: reg__117
dff__39: dff
reg__1264: RTL_REG_ASYNC86
plus_1__200: plus_1
datapath__665: datapath__3
case__1948: case__16
datapath__202: datapath__3
case__1573: case__28
datapath__852: datapath__4
datapath__1334: datapath
reg__2299: reg__244
reg__1980: reg__243
reg__1672: reg__83
reg__3426: reg__1144
reg__2972: reg__424
Node__621: Node
datapath__184: datapath__3
datapath__1722: datapath
dff__100: dff
logic__984: logic__984
Sorting_network__72: Sorting_network
reg__2730: reg__78
Line_buffer_controller__15: Line_buffer_controller
reg__660: reg__660
reg__871: reg__871
dsp48e1__65: dsp48e1__65
datapath__326: datapath__3
datapath__1641: datapath__23
logic__1452: logic__1151
case__1415: case__28
datapath__391: datapath__3
datapath__590: datapath__4
reg__1865: reg__81
logic__114: logic__114
Node__362: Node
datapath__133: datapath__4
mux_2_1__159: mux_2_1
reg__3998: reg
reg__1166: reg__1166
reg__3582: reg__1
Line_buffer_controller__42: Line_buffer_controller
reg__1966: reg__257
Line_buffer_datapath__30: Line_buffer_datapath
case__1592: case__27
reg__3607: reg
dsp48e1__80: RTL_REG_SYNC1050
dsp48e1__71: dsp48e1__71
case__1922: case__14
sum__parameterized4: sum__parameterized4
reg__3348: reg__1144
reg__1780: reg__4
logic__721: logic__721
logic__1426: logic__4
reg__2639: reg__224
reg__2064: reg__239
muxpart__209: muxpart__209
datapath__617: datapath__3
Node__605: Node
datapath__454: datapath__4
datapath__640: datapath__4
reg__3997: reg__1
case__1172: case__27
logic__990: logic__990
reg__1414: RTL_ROM31
reg__2084: reg__84
reg__1090: reg__1090
datapath__1385: datapath__24
logic__505: logic__505
reg__2130: reg__253
reg__1084: reg__1084
reg__818: reg__818
case__1199: case__28
reg__1398: RTL_ROM33
datapath__780: datapath__4
reg__539: RTL_REG_SYNC840
sum__parameterized4__7: sum__parameterized4
case__774: case__27
case__620: case__27
Node__78: Node
case__1469: case__28
case__1536: case__27
Node__600: Node
plus_1__43: plus_1
Node__222: Node
reg__1126: reg__1126
case__1431: case__28
logic__97: logic__97
Node__121: Node
case__331: case__331
datapath__1518: datapath
Node__564: Node
reg__2039: reg__67
case__532: case__27
Node__280: Node
reg__2602: reg__261
logic__62: logic__62
case__632: case__27
case__334: case__334
reg__2783: reg__240
case__846: case__27
Window_buffer_5x5_datapath: RTL_MUX351
reg__1105: reg__1105
reg__3815: reg__1091
reg__3773: reg
reg__33: reg__33
datapath__760: datapath__4
datapath__1350: datapath__24
reg__1934: reg__74
case__1649: case__28
dff__parameterized2__42: dff__parameterized2
reg__167: reg__167
dff__parameterized0__121: dff__parameterized0
Node__184: Node
dff__parameterized0__68: dff__parameterized0
reg__366: reg__366
reg__815: reg__815
datapath__1054: datapath__4
case__1111: case__28
datapath__563: datapath__3
reg__2754: reg__72
datapath__783: datapath__3
datapath__1077: datapath__3
reg__2804: reg__84
dff__parameterized0__60: dff__parameterized0
datapath__689: datapath__3
datapath__511: datapath__3
mux_2_1__191: mux_2_1
reg__2023: reg__83
reg__561: reg__561
case__813: case__28
case__1188: case__27
datapath__756: datapath__4
reg__2470: reg__233
reg__1928: reg__80
datapath__914: datapath__4
case__1380: case__27
sum__parameterized3__21: sum__parameterized3
Line_buffer_datapath__37: Line_buffer_datapath
reg__2089: reg__79
dff__parameterized0__180: dff__parameterized0
Node__353: Node
reg__3816: reg__1090
logic__1473: logic__4
reg__743: reg__743
case__2183: case__14
reg__2263: reg__83
datapath__1070: datapath__4
datapath__793: datapath__3
logic__510: logic__510
muxpart__314: muxpart__314
case__720: case__27
dff__parameterized0__231: dff__parameterized0
plus_1__220: plus_1
case__998: case__27
reg__240: reg__240
datapath__365: datapath__3
reg__1644: reg__75
reg__3407: reg__1137
reg__1773: reg__72
Node__119: Node
case__1564: case__27
reg__18: reg__18
dff__parameterized0__234: dff__parameterized0
reg__1137: reg__1137
datapath__1527: datapath
sum__2: sum
case__490: case__27
dff__parameterized3__16: dff__parameterized3
dff__90: dff
reg__237: reg__237
case__1596: case__27
reg__2334: reg__74
reg__3877: reg__882
riu2_mapping__2: riu2_mapping
reg__19: reg__19
case__1063: case__28
Node__444: Node
logic__1494: logic
reg__1739: reg__70
Interpolation_calc: Interpolation_calc
dff__parameterized0__203: dff__parameterized0
Node__615: Node
reg__2044: reg__259
case__636: case__27
reg__503: reg__503
datapath__541: datapath__3
logic__1145: logic__1145
dsp48e1__32: dsp48e1__32
datapath__1320: datapath
case__1241: case__28
reg__1969: reg__254
reg__3676: RTL_MUX368
reg__138: reg__138
datapath__1462: datapath__7
logic__843: logic__843
case__977: case__28
case__1655: case__28
reg__1003: reg__1003
shift_registers__parameterized0__3: RTL_MUX358
reg__3311: reg__1155
sum__parameterized5: sum__parameterized5
reg__2204: reg__259
dff__129: dff
reg__570: reg__570
case__2164: case__15
dff__67: dff
dff__1: dff
datapath__1204: datapath__4
logic__522: logic__522
case__621: case__28
case__1916: case__14
plus_1__58: plus_1
reg__1622: reg__79
reg__1430: RTL_GT15
logic__1334: logic__417
reg__3159: reg__1151
Node__144: Node
logic__1408: logic__7
reg__3530: reg__1
reg__1867: reg__79
reg__3698: reg__542
reg__2684: reg__259
mux_2_1__21: mux_2_1
Node__321: Node
datapath__730: datapath__4
plus_1__114: plus_1
muxpart__91: RTL_MUX349
reg__2611: reg__252
Node__623: Node
Line_buffer_controller__24: Line_buffer_controller
reg__795: reg__795
dsp48e1__51: dsp48e1__51
datapath__710: datapath__4
case__845: case__28
case__1762: case__16
logic__784: logic__784
reg__3828: reg
reg__2713: reg__230
datapath__485: datapath__3
logic__1029: logic__1029
datapath__986: datapath__4
case__400: case__400
reg__380: reg__380
reg__410: reg__410
reg__1449: RTL_REG_SYNC1107
case__569: case__28
reg__2604: reg__259
reg__2274: reg__72
datapath__1363: datapath__25
reg__853: reg__853
reg__1667: reg__70
mux_2_1__72: mux_2_1
plus_1__226: plus_1
case__1402: case__27
Node__451: Node
logic__1613: logic__5
reg__2703: reg__240
reg__1489: RTL_REG_SYNC1049
reg__872: reg__872
reg__2345: reg__81
reg__4009: reg__1
datapath__1091: datapath__3
logic__1519: logic__5
case__1686: case__27
case__524: case__27
reg__3430: reg__1140
datapath__727: datapath__3
case__1368: case__27
Sorting_network__69: Sorting_network
case__1690: case__27
reg__1514: RTL_REG_SYNC1058
reg__1529: RTL_REG_SYNC1046
reg__2605: reg__258
Node__79: Node
datapath__384: datapath__4
datapath__673: datapath__3
muxpart__404: muxpart
case__2025: case__14
dsp48e1__117: dsp48e1__23
mux_2_1__172: mux_2_1
R4_patch_sum: R4_patch_sum
mux_2_1__142: mux_2_1
case__1374: case__27
sum__parameterized4__3: sum__parameterized4
RD_calc__11: RD_calc
reg__1467: RTL_REG_SYNC1130
reg__310: reg__310
reg__496: reg__496
case__763: case__28
case__795: case__28
reg__1828: reg__235
reg__2159: reg__224
logic__1023: logic__1023
datapath__906: datapath__4
reg__2606: reg__257
dff__parameterized1__13: dff__parameterized1
dsp48e1__66: dsp48e1__66
reg__3150: reg__1160
reg__110: reg__110
reg__3229: reg__1159
datapath__532: datapath__4
reg__3095: RTL_ROM256
sum__parameterized3: sum__parameterized3
dff__parameterized7__2: dff__parameterized7
reg__3008: RTL_REG_SYNC1014
datapath__1559: datapath
reg__766: reg__766
logic__1422: logic__4
reg__215: reg__215
plus_1__211: plus_1
reg__3279: reg__1135
dff__parameterized6: dff__parameterized6
Line_buffer__21: Line_buffer
Node__430: Node
reg__3633: reg__1093
datapath__84: datapath__3
dff__parameterized0__149: dff__parameterized0
reg__1989: reg__234
logic__1438: logic__4
logic__1612: logic__7
muxpart__356: RTL_REG_ASYNC90
sum__parameterized3__44: sum__parameterized3
Node__414: Node
case__1920: case__14
reg__2519: reg__67
reg__952: reg__952
Sorting_network__198: Sorting_network
logic__1474: logic
Sorting_network__107: Sorting_network
sum__parameterized3__31: sum__parameterized3
reg__155: reg__155
reg__2761: reg__262
Median_filter_7x7_calc__GCB3: Median_filter_7x7_calc__GCB3
case__1438: case__27
case__2077: case__14
datapath__900: datapath__4
logic__685: logic__685
datapath__192: datapath__3
datapath__1187: datapath__3
datapath__794: datapath__4
reg__3844: reg__425
datapath__1272: datapath__4
case__1575: case__28
dff__parameterized9: dff__parameterized9
datapath__277: datapath__4
datapath__923: datapath__3
reg__960: reg__960
reg__3360: reg__1158
Node__496: Node
muxpart__422: muxpart
reg__541: RTL_MUX369
case__776: case__27
datapath__1262: datapath__4
case__1652: case__27
reg__2405: reg__83
reg__3784: reg__4
datapath__880: datapath__4
sum__parameterized5__2: sum__parameterized5
reg__1408: RTL_REG_SYNC473
reg__1599: reg__84
Node__170: Node
logic__1599: logic__4
Node__288: Node
Node__64: Node
datapath__134: datapath__3
case__1092: case__27
case__2060: case__138
reg__852: reg__852
dff__84: dff
case__406: case__406
datapath__1098: datapath__4
reg__20: reg__20
logic__745: logic__745
reg__937: reg__937
plus_1__parameterized1: plus_1__parameterized1
logic__1510: logic__198
reg__1343: RTL_REG_ASYNC45
logic__1325: logic__417
datapath__1673: datapath
datapath__1386: datapath__24
logic__328: RTL_REG_SYNC851
reg__1365: RTL_LT21
case__1646: case__27
datapath__789: datapath__3
reg__3325: reg__1141
case__565: case__28
mux_2_1__24: mux_2_1
Sorting_network__156: Sorting_network
case__1362: case__27
datapath__1121: datapath__3
case__783: case__28
reg__2637: reg__226
reg__2132: reg__251
datapath__98: datapath__3
reg__3483: reg__1
reg__130: reg__130
datapath__929: datapath__3
case__1541: case__28
datapath__1500: datapath
reg__2896: RTL_MULT25
reg__1763: reg__82
logic__724: logic__724
Sorting_network__96: Sorting_network
reg__1794: reg__72
case__842: case__27
Node__539: Node
plus_1__157: plus_1
reg__3304: reg__1136
datapath__1245: datapath__3
reg__334: reg__334
reg__2104: reg__82
reg__2603: reg__260
reg__1687: reg__68
reg__2353: reg__73
case__1449: case__28
reg__2099: reg__69
datapath__1542: datapath
reg__2553: reg__230
reg__326: reg__326
reg__3402: reg__1142
dsp48e1__35: dsp48e1__35
Node__97: Node
datapath__1561: datapath
plus_1__133: plus_1
case__30: case__30
reg__3138: reg__1
reg__3682: RTL_REG_SYNC849
logic__912: logic__912
Node__484: Node
reg__2771: reg__252
logic__1151: logic__1151
reg__2682: reg__261
case__2087: case__14
reg__2823: reg__83
reg__1128: reg__1128
reg__3124: reg__498
reg__1548: RTL_ADD41
datapath__50: datapath__3
datapath__39: datapath__4
case__729: case__28
dff__parameterized3: dff__parameterized3
extram__55: extram
reg__2189: reg__77
sum__parameterized3__6: sum__parameterized3
reg__2751: reg__75
Node__447: Node
Median_filter_3x3: Median_filter_3x3
reg__2879: RTL_REG_SYNC1033
reg__1361: RTL_REG_ASYNC49
datapath__796: datapath__4
reg__437: reg__437
case__1707: case__28
datapath__196: datapath__3
Interpolation_calc__parameterized3: Interpolation_calc__parameterized3
plus_1__128: plus_1
reg__812: reg__812
reg__1221: reg__1221
case__992: case__27
case__1921: case__14
reg__1050: reg__1050
reg__3776: reg
datapath__874: datapath__4
datapath__912: datapath__4
datapath__1069: datapath__3
Node__67: Node
datapath__1218: datapath__4
Node__231: Node
reg__819: reg__819
Node__535: Node
reg__1214: reg__1214
dsp48e1__75: RTL_REG_SYNC1089
Sorting_network__68: Sorting_network
reg__717: reg__717
reg__3133: reg__489
case__1298: case__27
case__726: case__27
case__885: case__28
reg__3640: reg__645
case__79: case__79
dff__parameterized1__18: dff__parameterized1
reg__2607: reg__256
Node__29: Node
reg__801: reg__801
plus_1__108: plus_1
Node__258: Node
case__1078: case__27
datapath__340: datapath__2
datapath__1391: RTL_REG_SYNC1037
case__1488: case__27
case__2153: case__14
case__960: case__27
reg__1962: reg__261
reg__748: reg__748
logic__1353: logic__5
Interpolation_calc__parameterized9: Interpolation_calc__parameterized9
reg__3463: reg__1
reg__3287: reg__1153
reg__1772: reg__73
dff__parameterized8__6: dff__parameterized8
reg__1383: RTL_MUX144
reg__3447: reg__1149
reg__2707: reg__236
case__462: case__462
datapath__111: datapath__4
reg__1646: reg__73
plus_1__parameterized0: plus_1__parameterized0
dff__parameterized0__124: dff__parameterized0
reg__1575: RTL_REG_SYNC933
Node__497: Node
dff__parameterized0__182: dff__parameterized0
reg__303: reg__303
plus_1__201: plus_1
reg__2867: reg__4
reg__3145: reg__425
datapath__1554: datapath
case__1155: case__28
datapath__143: datapath__4
datapath__633: datapath__3
dff__parameterized0__170: dff__parameterized0
reg__2977: reg
Node__103: Node
Line_buffer__5: Line_buffer
reg__2289: reg__254
Sorting_network__18: Sorting_network
reg__1455: RTL_ADD63
reg__1774: reg__71
datapath__1590: datapath__21
case__1041: case__28
case__1239: case__28
case__2017: case__14
Line_buffer_datapath__48: Line_buffer_datapath
dff__parameterized4: dff__parameterized4
reg__905: reg__905
logic__1602: logic__5
case__906: case__27
reg__2925: reg
case__1129: case__28
mux_2_1__176: mux_2_1
Node__377: Node
muxpart__233: muxpart__233
reg__2608: reg__255
reg__3135: reg__451
plus_1__24: plus_1
reg__2969: reg__649
reg__3696: RTL_REG_SYNC849
datapath__1596: datapath__7
case__1566: case__27
reg__491: reg__491
sum__parameterized1__5: sum__parameterized1
dff__parameterized0__76: dff__parameterized0
case__693: case__28
datapath__993: datapath__3
case__1776: case__14
extram__65: extram
datapath__1536: datapath
case__640: case__27
reg__1775: reg__70
plus_1__parameterized1__1: plus_1__parameterized1
reg__982: reg__982
case__2018: case__14
datapath__1667: datapath__7
Node__366: Node
Node__190: Node
case__1742: case__27
case__1347: case__28
mux_2_1__32: mux_2_1
reg__3179: reg__1157
datapath__291: datapath__4
reg__2942: reg__424
reg__1807: reg__256
Node__292: Node
NI_calc: NI_calc
reg__2284: reg__259
Sorting_network__165: Sorting_network
Node__574: Node
reg__2337: reg__71
datapath__328: datapath__3
case__717: case__28
datapath__1513: datapath
dff__parameterized0__144: dff__parameterized0
datapath__898: datapath__4
reg__3416: reg__1154
datapath__943: datapath__3
reg__2638: reg__225
datapath__504: datapath__4
mux_2_1__136: mux_2_1
reg__1109: reg__1109
datapath__564: datapath__4
reg__1295: RTL_REG_ASYNC106
reg__3056: reg__1089
dff__parameterized3__22: dff__parameterized3
case__1274: case__27
datapath__318: datapath__3
case__987: case__28
reg__3976: reg
reg__705: reg__705
mux_2_1__94: mux_2_1
Node__2: Node
Node__126: Node
dff__parameterized0__165: dff__parameterized0
reg__1551: RTL_REG_SYNC1030
dff__parameterized2__17: dff__parameterized2
reg__3015: RTL_ADD45
dsp48e1__28: dsp48e1__28
datapath__159: datapath__4
reg__2576: reg__72
case__553: case__28
reg__2960: reg
muxpart__247: muxpart__247
Median_filter_7x7_calc__GCB1: Median_filter_7x7_calc__GCB1
Node__464: Node
reg__459: reg__459
datapath__1055: datapath__3
reg__2033: reg__73
logic__1437: logic__5
case__486: case__486
case__77: case__77
case__67: case__67
logic__1303: logic__421
case__559: case__28
Node__69: Node
case__309: case__309
case__1672: case__27
case__2140: case__14
reg__1232: reg__1232
reg__1079: reg__1079
Node__6: Node
Node__163: Node
datapath__1170: datapath__4
muxpart__431: muxpart__37
case__1506: case__27
logic__63: logic__63
reg__3809: reg__424
reg__1922: reg__221
logic__840: logic__840
Node__202: Node
logic__1293: logic__422
datapath__1233: datapath__3
reg__3070: reg__425
reg__2629: reg__234
muxpart__146: muxpart__146
mux_2_1__100: mux_2_1
Node__30: Node
NI_calc__parameterized1__5: RTL_REG_SYNC1013
reg__3466: reg__1
Node__455: Node
reg__2322: reg__221
datapath__1242: datapath__4
datapath__1409: datapath__22
case__1717: case__28
datapath__1256: datapath__4
sum__15: sum
case__970: case__27
case__1442: case__27
case__1888: case__16
datapath__1585: datapath__21
reg__2548: reg__235
logic__1280: logic
case__1048: case__27
Sorting_network__125: Sorting_network
extram__9: extram
reg__353: reg__353
reg__884: reg__884
reg__1522: Interpolation_calc__parameterized3
datapath__1678: datapath
reg__3096: RTL_MUX357
case__891: case__28
case__1118: case__27
reg__3908: reg__875
case__1225: case__28
datapath__1122: datapath__4
reg__3199: reg__1137
reg__255: reg__255
reg__1776: reg__69
muxpart__8: muxpart__8
dff__parameterized5: dff__parameterized5
mux_2_1__31: mux_2_1
reg__3769: reg
case__1813: case__14
reg__3666: reg__427
datapath__581: datapath__3
datapath__474: datapath__4
case__1481: case__28
reg__2623: reg__240
case__1312: case__27
Node__481: Node
case__1145: case__28
reg__3775: reg
Node__14: Node
reg__2641: reg__222
reg__2133: reg__250
mux_2_1__119: mux_2_1
datapath__167: datapath__4
case__932: case__27
case__2128: case__14
reg__3884: reg__875
reg__3946: reg__885
reg__481: RTL_MUX194
reg__2560: reg__223
Node__199: Node
reg__1285: RTL_REG_ASYNC67
case__1315: case__28
reg__3654: reg__439
datapath__626: datapath__4
case__1175: case__28
reg__2880: RTL_MULT22
muxpart__388: muxpart
datapath__1207: datapath__3
dff__parameterized3__5: dff__parameterized3
reg__685: reg__685
datapath__310: datapath__3
case__1833: case__17
mux_2_1__73: mux_2_1
case__1462: case__27
case__748: case__27
dff__parameterized10__2: RTL_REG_SYNC1042
reg__1317: RTL_REG_ASYNC64
reg__2662: reg__84
reg__3345: reg__1147
case__505: case__28
case__1734: case__27
reg__358: reg__358
Node__589: Node
plus_1__102: plus_1
reg__2096: reg__72
reg__2198: reg__68
reg__724: reg__724
reg__2668: reg__78
plus_1__131: plus_1
reg__2927: reg
reg__1808: reg__255
reg__1616: reg__67
case__920: case__27
plus_1__110: plus_1
case__250: RTL_REG_SYNC848
reg__342: reg__342
reg__252: reg__252
reg__760: reg__760
datapath__117: datapath__4
case__1845: case__17
Sorting_network__59: Sorting_network
logic__1445: logic__5
reg__833: reg__833
datapath__446: datapath__4
case__638: case__27
reg__281: reg__281
case__1568: case__27
reg__874: reg__874
datapath__335: datapath__4
case__1310: case__27
logic__864: logic__864
mux_2_1__143: mux_2_1
Node__349: Node
datapath__1574: datapath
case__523: case__28
reg__3421: reg__1149
logic__1536: logic__424
reg__299: reg__299
reg__2448: reg__255
dsp48e1__56: dsp48e1__56
reg__746: reg__746
datapath__997: datapath__3
case__1066: case__27
mux_2_1__165: mux_2_1
logic__1581: logic__7
mux_2_1__76: mux_2_1
logic__1480: logic__5
muxpart__118: muxpart__118
reg__3273: reg__1141
counter__1: RTL_REG_SYNC837
reg__3876: reg__883
datapath__496: datapath__4
reg__2308: reg__235
Node__265: Node
datapath__1415: datapath__9
Node__424: Node
reg__1055: reg__1055
datapath__1024: datapath__4
datapath__75: datapath__4
reg__2283: reg__260
reg__2464: reg__239
Node__261: Node
reg__1769: reg__76
case__684: case__27
case__1141: case__28
Sorting_network__118: Sorting_network
dff__parameterized0__8: dff__parameterized0
reg__993: reg__993
datapath__1413: datapath__13
mux_2_1__180: mux_2_1
logic__1008: logic__1008
datapath__269: datapath__4
case__591: case__28
reg__2596: reg__70
case__1554: case__27
case__344: case__344
case__680: case__27
case__1515: case__28
reg__1428: RTL_LATCH102
Node__33: Node
case__793: case__28
case__1270: case__27
case__2007: case__14
case__1110: case__27
datapath__1544: datapath
case__2090: case__310
mux_2_1__120: mux_2_1
datapath__1227: datapath__3
reg__2351: reg__75
case__1369: case__28
reg__1093: reg__1093
dff__parameterized0__127: dff__parameterized0
muxpart__308: muxpart__308
Node__22: Node
reg__1879: reg__67
datapath__1421: datapath__8
reg__1726: reg__83
muxpart__126: muxpart__126
logic__1561: logic__419
dff__parameterized0__202: dff__parameterized0
reg__633: reg__633
reg__1631: reg__70
datapath__1109: datapath__3
sum__parameterized2: sum__parameterized2
case__1017: case__28
reg__2210: reg__253
mux_2_1__186: mux_2_1
reg__1917: reg__226
reg__1814: reg__249
case__810: case__27
reg__1764: reg__81
dsp48e1__118: dsp48e1__23
reg__311: reg__311
dff__parameterized7: dff__parameterized7
logic__455: logic__455
reg__2082: reg__221
Node__49: Node
case__1382: case__27
plus_1__1: plus_1
case__434: case__434
Sorting_network__9: Sorting_network
extram__61: extram
reg__2404: reg__84
Node__334: Node
dff__parameterized1__25: dff__parameterized1
datapath__1601: RTL_REG_SYNC838
reg__3183: reg__1153
Sorting_network__117: Sorting_network
reg__269: reg__269
case__2074: case__15
reg__1933: reg__75
muxpart__133: muxpart__133
Line_buffer__35: Line_buffer
datapath__1153: datapath__3
reg__3827: reg__647
reg__1895: reg__248
case__2047: case__14
datapath__641: datapath__3
case__1993: case__14
datapath__1050: datapath__4
case__1893: case__17
case__1224: case__27
case__461: case__461
reg__3689: RTL_REG_SYNC849
dff__parameterized2__15: dff__parameterized2
datapath__542: datapath__4
reg__75: reg__75
case__585: case__28
reg__3103: RTL_ROM250
dff__parameterized0__179: dff__parameterized0
reg__2019: reg__69
datapath__256: datapath__3
reg__2999: reg__4
dsp48e1__48: dsp48e1__48
dsp48e1__82: RTL_REG_SYNC1090
reg__2406: reg__82
case__336: case__336
datapath__118: datapath__3
reg__397: reg__397
datapath__5: datapath__5
reg__3669: reg__425
reg__1335: RTL_EQ
case__1639: case__28
reg__3585: reg__1
reg__1177: reg__1177
mux_2_1__17: mux_2_1
datapath__194: datapath__3
reg__2139: reg__244
datapath__1010: datapath__4
case__2076: case__14
case__1501: case__28
reg__3506: reg__1
reg__1766: reg__79
case__503: case__28
reg__3498: reg__1
plus_1__27: plus_1
datapath__1666: datapath__7
logic__426: logic__426
plus_1__177: plus_1
datapath__1201: datapath__3
dff__parameterized1__3: dff__parameterized1
dff__parameterized0__110: dff__parameterized0
datapath__96: datapath__3
reg__2407: reg__81
datapath__1485: datapath
case__1330: case__27
case__830: case__27
datapath__547: datapath__3
plus_1__169: plus_1
datapath__374: datapath__4
muxpart__214: muxpart__214
reg__2423: reg__83
Node__347: Node
datapath__1194: datapath__4
reg__1354: RTL_REG_ASYNC53
sum__parameterized3__40: sum__parameterized3
datapath__348: datapath__4
case__949: case__28
reg__3952: reg__879
logic__942: logic__942
Line_buffer_controller__37: Line_buffer_controller
reg__378: reg__378
case__1397: case__28
Node__312: Node
reg__2936: reg__4
datapath__985: datapath__3
Line_buffer_controller__11: Line_buffer_controller
logic__1615: logic
reg__1569: RTL_REG_SYNC978
reg__3205: reg__1157
reg__880: reg__880
Line_buffer_datapath__57: Line_buffer_datapath
datapath__699: datapath__3
logic__581: logic__581
case__1838: case__14
Sorting_network__91: Sorting_network
case__1099: case__28
reg__978: reg__978
reg__2571: reg__77
reg__2619: reg__244
logic__766: logic__766
Node__73: Node
reg__2409: reg__79
case__1320: case__27
logic__1330: logic__417
case__2184: case__14
reg__1585: reg__80
case__1287: case__28
reg__609: reg__609
logic__730: logic__730
reg__3708: reg__1
reg__3099: RTL_ROM255
case__581: case__28
datapath__647: datapath__3
dff__parameterized0__5: dff__parameterized0
reg__509: RTL_REG_SYNC839
NI_calc__parameterized1__2: RTL_REG_SYNC1013
muxpart__199: muxpart__199
Node__504: Node
muxpart__151: muxpart__151
case__427: case__427
datapath__177: datapath__4
case__766: case__27
datapath__1300: datapath__3
datapath__512: datapath__4
Node__550: Node
datapath__136: datapath__3
case__814: case__27
datapath__870: datapath__4
reg__513: RTL_ROM251
reg__2902: RTL_MULT27
plus_1__216: plus_1
Interpolation_calc__parameterized6: Interpolation_calc__parameterized6
dff__parameterized0__35: dff__parameterized0
reg__2090: reg__78
case__1411: case__28
reg__2718: reg__225
reg__12: reg__12
datapath__610: datapath__4
case__1625: case__28
reg__2784: reg__239
Node__602: Node
case__1427: case__28
case__1763: case__15
reg__1378: RTL_AND0
reg__2640: reg__223
Node__556: Node
mux_2_1__192: mux_2_1
datapath__553: datapath__3
case__598: case__27
reg__2789: reg__234
logic__1624: logic__7
case__651: case__28
reg__434: reg__434
case__102: case__102
RD_calc__20: RD_calc
datapath__1315: datapath__4
reg__100: reg__100
reg__183: reg__183
reg__2123: reg__260
case__306: case__306
dff__parameterized2__46: dff__parameterized2
datapath__886: datapath__4
reg__420: reg__420
reg__909: reg__909
case__574: case__27
case__912: case__27
plus_1__136: plus_1
case__1665: case__28
logic__1423: logic
reg__3801: reg__424
logic__1416: logic__7
case__1064: case__27
case__582: case__27
reg__2014: reg__74
reg__2430: reg__76
reg__929: reg__929
case__1994: case__14
reg__1547: RTL_MULT25
dff__parameterized0__79: dff__parameterized0
datapath__281: datapath__4
datapath__1459: datapath__7
reg__3338: reg__1154
reg__369: reg__369
case__584: case__27
reg__1647: reg__72
reg__1435: RTL_REG_SYNC474
case__1026: case__27
Node__469: Node
reg__3390: reg__1154
reg__2613: reg__250
dff__parameterized5__2: dff__parameterized5
logic__1285: logic__7
reg__1686: reg__69
muxpart__296: muxpart__296
reg__133: reg__133
Node__426: Node
case__1834: case__16
case__1461: case__28
logic__1492: logic__5
reg__2627: reg__236
Median_filter_7x7_calc__GCB2: Median_filter_7x7_calc__GCB2
Line_buffer__23: Line_buffer
plus_1__53: plus_1
case__2118: case__14
reg__3704: reg__1
datapath__951: datapath__3
reg__1998: reg__225
reg__3288: reg__1152
reg__1707: reg__84
reg__3354: reg__1138
datapath__1418: datapath__8
datapath__422: datapath__4
logic__1304: logic__420
reg__143: reg__143
datapath__696: datapath__4
reg__2743: reg__83
reg__1628: reg__73
case__1964: case__14
case__48: case__48
Interpolation_calc__parameterized1: Interpolation_calc__parameterized1
reg__2410: reg__78
case__802: case__27
datapath__1004: datapath__4
reg__89: reg__89
case__607: case__28
datapath__232: datapath__3
case__88: case__88
case__1772: case__14
datapath__1220: datapath__4
datapath__416: datapath__4
logic__1600: logic
muxpart__90: RTL_MUX353
reg__3605: reg__1
reg__848: reg__848
reg__2463: reg__240
logic__1340: logic__323
datapath__1494: datapath
case__488: case__27
case__626: case__27
reg__1199: reg__1199
logic__1464: logic__5
case__1297: case__28
datapath__397: datapath__3
reg__1869: reg__77
reg__3249: reg__1139
case__1202: case__27
reg__1351: RTL_REG_SYNC451
reg__530: RTL_REG_SYNC852
reg__1702: reg__71
logic__80: logic__80
reg__150: reg__150
reg__2298: reg__245
reg__1205: reg__1205
reg__1027: reg__1027
reg__126: reg__126
case__373: case__373
dff__parameterized9__2: dff__parameterized9
case__1559: case__28
case__1248: case__27
reg__2211: reg__252
sum__parameterized3__23: sum__parameterized3
reg__2632: reg__231
muxpart__221: muxpart__221
reg__1866: reg__80
case__1009: case__28
logic__1433: logic__5
reg__3223: reg__1139
case__796: case__27
logic__456: logic__456
logic__918: logic__918
reg__2514: reg__72
case__1926: case__14
case__1189: case__28
case__1012: case__27
dff__parameterized0__84: dff__parameterized0
datapath__1708: datapath
reg__261: reg__261
Node__60: Node
datapath__1173: datapath__3
reg__1678: reg__77
case__1206: case__27
Line_buffer_controller__64: Line_buffer_controller
reg__2630: reg__233
reg__532: RTL_REG_SYNC841
mux_2_1__60: mux_2_1
reg__1194: reg__1194
case__2048: case__14
case__2006: case__14
case__2013: case__14
logic__1508: logic__416
Node__371: Node
Node__330: Node
datapath__83: datapath__4
Node__307: Node
reg__1373: RTL_MUX145
case__1480: case__27
Node__547: Node
reg__2868: reg__1
Node__245: Node
reg__2538: reg__245
reg__1881: reg__262
reg__3718: reg__1
case__1679: case__28
case__1389: case__28
reg__3059: reg__426
reg__3894: reg__877
case__1790: case__14
reg__3170: reg__1140
dff__parameterized0__75: dff__parameterized0
case__547: case__28
dff__parameterized0__150: dff__parameterized0
reg__1603: reg__80
reg__1031: reg__1031
logic__1534: logic__426
reg__1777: reg__68
reg__1309: RTL_OR59
case__330: case__330
reg__195: reg__195
plus_1__164: plus_1
datapath__440: datapath__4
Node__127: Node
reg__1878: reg__68
reg__3999: reg__1
datapath__1648: datapath__23
case__2110: case__310
case__876: case__27
reg__1473: RTL_MULT49
Line_buffer_controller__32: Line_buffer_controller
reg__1639: reg__80
datapath__1539: datapath
reg__3457: reg__1139
reg__2275: reg__71
Node__148: Node
datapath__105: datapath__4
logic__325: logic__325
case__950: case__27
datapath__272: datapath__3
case__836: case__27
reg__3611: reg
Node__355: Node
reg__2112: reg__74
Node__472: Node
reg__2817: reg__71
datapath__1530: datapath
reg__2532: reg__251
reg__3010: RTL_REG_SYNC1014
logic__1355: logic
reg__2694: reg__249
reg__2777: reg__246
reg__551: reg__551
case__1971: case__17
datapath__1035: datapath__3
datapath__1535: datapath
datapath__1136: datapath__4
reg__2614: reg__249
case__544: case__27
logic__1430: logic__4
reg__1041: reg__1041
dff__20: dff
case__276: RTL_REG_SYNC810
logic__1026: logic__1026
reg__34: reg__34
datapath__1354: datapath__23
reg__2209: reg__254
riu2_mapping__3: riu2_mapping
reg__3346: reg__1146
Node__633: Node
logic__1412: logic__7
reg__249: reg__249
case__861: case__28
plus_1__195: plus_1
mux_2_1__155: mux_2_1
reg__1357: RTL_MUX7
Node__544: Node
reg__1023: reg__1023
muxpart__161: muxpart__161
reg__1254: reg__1254
Line_buffer_datapath__58: Line_buffer_datapath
reg__6: reg__6
dff__parameterized2__5: dff__parameterized2
plus_1__16: plus_1
Node__374: Node
Node__610: Node
reg__3082: reg__1
reg__2408: reg__80
case__633: case__28
reg__3977: reg__1
case__1056: case__27
reg__1089: reg__1089
reg__2244: reg__84
Node__470: Node
logic__124: logic__124
datapath__57: datapath__4
sum__parameterized5__5: sum__parameterized5
reg__3246: reg__1142
datapath__845: datapath__3
mux_2_1: mux_2_1
case__2197: case__14
Node__56: Node
case__1260: case__27
Line_buffer__39: Line_buffer
reg__3650: RTL_ROM327
datapath__235: datapath__4
mux_2_1__160: mux_2_1
reg__3448: reg__1148
case__1701: case__28
case__1848: case__14
reg__2864: reg__1
Node__529: Node
datapath__936: datapath__4
dff__parameterized0__30: dff__parameterized0
Node__145: Node
case__1730: case__27
logic__1562: logic__418
reg__2518: reg__68
Node__285: Node
logic__1523: logic__5
datapath__956: datapath__4
datapath__1235: datapath__3
reg__2635: reg__228
logic__549: logic__549
logic__1463: logic__7
reg__230: reg__230
plus_1: plus_1
reg__1265: RTL_REG_ASYNC87
reg__455: reg__455
datapath__78: datapath__3
logic__658: logic__658
reg__1327: RTL_REG_SYNC460
datapath__597: datapath__3
case__2059: case__141
logic__1302: logic__422
dff__parameterized0__22: dff__parameterized0
plus_1__171: plus_1
case__1011: case__28
case__1101: case__28
reg__1498: Interpolation_calc__parameterized7
reg__1300: RTL_REG_ASYNC103
Node__109: Node
reg__2699: reg__244
reg__1752: reg__75
sum__parameterized3__45: sum__parameterized3
reg__786: reg__786
reg__163: reg__163
datapath__1003: datapath__3
case__1835: case__15
Sorting_network__177: Sorting_network
sum__parameterized1: sum__parameterized1
Node__296: Node
dff__parameterized3__9: dff__parameterized3
reg__2628: reg__235
reg__21: reg__21
case__1897: case__14
case__1112: case__27
reg__1445: R4_controller
reg__1873: reg__73
reg__918: reg__918
datapath__1434: datapath
datapath__1555: datapath
case__342: case__342
datapath__327: datapath__4
Line_buffer_datapath__8: Line_buffer_datapath
reg__1868: reg__78
logic__1520: logic__4
reg__3717: reg__1
datapath__12: datapath__12
datapath__655: datapath__3
sum__parameterized4__14: sum__parameterized4
datapath__197: datapath__4
NI_calc__parameterized0__3: NI_calc__parameterized0
plus_1__183: plus_1
Node__487: Node
sum__parameterized4__19: sum__parameterized4
reg__3714: reg__1
reg__1075: reg__1075
case__274: RTL_REG_SYNC812
datapath__479: datapath__3
Line_buffer__62: Line_buffer
datapath__1702: datapath
reg__3387: reg__1157
logic__1592: logic
reg__222: reg__222
muxpart__370: RTL_REG_SYNC995
reg__2633: reg__230
logic__1322: RTL_REG_SYNC1029
muxpart__192: muxpart__192
Line_buffer__61: Line_buffer
logic__1538: logic__422
reg__983: reg__983
case__1220: case__27
datapath__88: datapath__3
dff__parameterized0__105: dff__parameterized0
case__625: case__28
reg__2338: reg__70
dff__parameterized6__1: dff__parameterized6
reg__1888: reg__255
reg__1241: reg__1241
case__939: case__28
case__2029: case__14
reg__1979: reg__244
case__1100: case__27
reg__3552: reg__1
reg__2612: reg__251
reg__3211: reg__1151
case__1791: case__17
dff__116: dff
dff__102: dff
mux_2_1__125: mux_2_1
sum__parameterized0: sum__parameterized0
reg__1392: RTL_REG_SYNC472
datapath__944: datapath__4
case__1226: case__27
Node__572: Node
dff__parameterized0__118: dff__parameterized0
sum__12: sum
Node__82: Node
case__498: case__27
reg__1908: reg__235
reg__1967: reg__256
datapath__351: datapath__3
dff__122: dff
case__1049: case__28
reg__379: reg__379
reg__1037: reg__1037
datapath__757: datapath__3
case__916: case__27
reg__2451: reg__252
case__1819: case__14
dsp48e1__84: RTL_ADD47
datapath__1712: datapath
Sorting_network__114: Sorting_network
reg__2168: reg__80
reg__1404: RTL_REG_SYNC475
case__665: case__28
logic__1431: logic
reg__3958: reg__1
reg__2483: reg__220
logic__1292: logic__423
datapath__803: datapath__3
reg__2042: reg__261
mux_2_1__81: mux_2_1
case__1273: case__28
dff__parameterized0__12: dff__parameterized0
reg__1364: RTL_REG_SYNC1139
datapath__1130: datapath__4
dff__parameterized0__227: dff__parameterized0
reg__1795: reg__71
reg__2926: reg
reg__3920: reg__875
case__1581: case__28
reg__2625: reg__238
dff__parameterized0__23: dff__parameterized0
datapath__861: datapath__3
reg__3469: reg
datapath__1016: datapath__4
case__147: case__147
muxpart__175: muxpart__175
reg__3033: reg__648
reg__3754: reg__462
reg__3276: reg__1138
reg__453: reg__453
reg__3849: reg__1
reg__2636: reg__227
Sorting_network__207: Sorting_network
case__2049: case__14
case__900: case__27
plus_1__119: plus_1
Node__573: Node
logic__1614: logic__4
muxpart__294: muxpart__294
reg__145: reg__145
reg__3898: reg__885
reg__1981: reg__242
case__654: case__27
reg__3695: RTL_MUX365
SortAscending7__8: SortAscending7
reg__1833: reg__230
datapath__400: datapath__4
reg__1349: Line_buffer_controller
reg__2631: reg__232
case__151: case__151
reg__2290: reg__253
reg__2001: reg__222
mux_2_1__68: mux_2_1
reg__2496: reg__72
Interpolation_calc__parameterized4: Interpolation_calc__parameterized4
datapath__642: datapath__4
reg__3431: reg__1139
case__867: case__28
datapath__1372: datapath__24
Window_buffer_11x11_datapath: Window_buffer_11x11_datapath
muxpart__148: muxpart__148
Node__139: Node
plus_1__21: plus_1
reg__1014: reg__1014
reg__891: reg__891
datapath__137: datapath__4
logic__1390: logic__4
dff__parameterized8__7: dff__parameterized8
reg__3024: reg
reg__584: reg__584
logic__79: logic__79
logic__1369: logic__5
dff__parameterized9__4: dff__parameterized9
logic__849: logic__849
dsp48e1__112: RTL_REG_SYNC1034
reg__901: reg__901
case__1537: case__28
Node__197: Node
Node__159: Node
datapath__1707: datapath
dff__parameterized1__16: dff__parameterized1
Sorting_network__197: Sorting_network
Node__250: Node
reg__947: reg__947
reg__443: RTL_ROM327
reg__522: RTL_MUX359
case__570: case__27
case__1779: case__17
Sorting_network__138: Sorting_network
reg__113: reg__113
reg__799: reg__799
Sorting_network__17: Sorting_network
case__275: case__275
case__1004: case__27
reg__2443: reg__260
reg__1355: RTL_INV0
datapath__56: datapath__3
SortAscending5__25: SortAscending5
reg__1723: reg__68
reg__41: reg__41
Node__492: Node
reg__2917: reg
datapath__1557: datapath
reg__3079: reg__1
reg__2300: reg__243
reg__2352: reg__74
dff__75: dff
reg__1096: reg__1096
reg__2149: reg__234
case__1192: case__27
case__1071: case__28
reg__1669: reg__68
datapath__869: datapath__3
Sorting_network__142: Sorting_network
reg__3608: reg__1
reg__3617: reg__1
datapath__1043: datapath__3
sum__9: sum
dff__parameterized2__32: dff__parameterized2
reg__3673: reg__424
datapath__1341: datapath__24
reg__1212: reg__1212
reg__393: reg__393
reg__2725: reg__83
reg__2549: reg__234
reg__3427: reg__1143
Node__317: Node
case__1381: case__28
Line_buffer_datapath__59: Line_buffer_datapath
dff__parameterized0__24: dff__parameterized0
Sorting_network__81: Sorting_network
case__566: case__27
reg__1269: RTL_REG_ASYNC72
datapath__270: datapath__3
Node__566: Node
datapath__572: datapath__4
case__1401: case__28
case__655: case__28
muxpart__263: muxpart__263
case__1358: case__27
case__64: case__64
reg__2811: reg__77
logic__1375: logic
mux_2_1__99: mux_2_1
datapath__1600: datapath__6
reg__1959: reg__67
reg__1431: RTL_ADD11
logic__1020: logic__1020
datapath__1322: datapath
reg__1561: RTL_ADD42
reg__1472: RTL_ADD60
datapath__339: datapath
case__536: case__27
Node__607: Node
case__56: case__56
reg__1899: reg__244
Line_buffer_controller__40: Line_buffer_controller
datapath__902: datapath__4
mux_2_1__75: mux_2_1
reg__2320: reg__223
datapath__684: datapath__4
reg__994: reg__994
dsp48e1__9: dsp48e1__9
case__436: RTL_MUX433
reg__2616: reg__247
case__1653: case__28
reg__3838: reg
case__777: case__28
datapath__377: datapath__3
dff__37: dff
logic__826: logic__826
shift_registers__parameterized1__4: shift_registers__parameterized1
case__1626: case__27
dff__parameterized0__172: dff__parameterized0
Node__53: Node
