Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Thu Sep  4 21:46:40 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  475         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (322)
6. checking no_output_delay (152)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (322)
--------------------------------
 There are 322 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (152)
---------------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.786   -60875.957                  11978                43182        0.122        0.000                      0                43182        4.600        0.000                       0                 21777  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk            -15.786   -60875.957                  11978                43182        0.122        0.000                      0                43182        4.600        0.000                       0                 21777  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11978  Failing Endpoints,  Worst Slack      -15.786ns,  Total Violation   -60875.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.786ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.773ns  (logic 5.055ns (19.613%)  route 20.718ns (80.387%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/Q
                         net (fo=78, routed)          6.201     6.961    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/din1[7]
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_B[7]_P[47])
                                                      2.607     9.568 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47]
                         net (fo=18, routed)          0.983    10.550    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1_n_58
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_C[42]_P[0])
                                                      1.291    11.841 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[0]
                         net (fo=2, routed)           0.732    12.573    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2_n_105
    SLICE_X32Y173        LUT2 (Prop_lut2_I0_O)        0.043    12.616 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.616    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3_n_0
    SLICE_X32Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.872 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.872    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.926 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.007    12.933    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0_n_0
    SLICE_X32Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.987 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.987    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0_n_0
    SLICE_X32Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.095 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[28]_INST_0/O[0]
                         net (fo=18, routed)         12.796    25.891    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5824_p2[28]
    SLICE_X88Y209        LUT2 (Prop_lut2_I0_O)        0.123    26.014 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6/O
                         net (fo=1, routed)           0.000    26.014    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6_n_0
    SLICE_X88Y209        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    26.310 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    26.310    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_fu_7906_p2[31]
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X88Y209        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                         -26.310    
  -------------------------------------------------------------------
                         slack                                -15.786    

Slack (VIOLATED) :        -15.756ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.743ns  (logic 5.025ns (19.520%)  route 20.718ns (80.480%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/Q
                         net (fo=78, routed)          6.201     6.961    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/din1[7]
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_B[7]_P[47])
                                                      2.607     9.568 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47]
                         net (fo=18, routed)          0.983    10.550    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1_n_58
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_C[42]_P[0])
                                                      1.291    11.841 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[0]
                         net (fo=2, routed)           0.732    12.573    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2_n_105
    SLICE_X32Y173        LUT2 (Prop_lut2_I0_O)        0.043    12.616 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.616    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3_n_0
    SLICE_X32Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.872 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.872    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.926 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.007    12.933    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0_n_0
    SLICE_X32Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.987 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.987    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0_n_0
    SLICE_X32Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.095 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[28]_INST_0/O[0]
                         net (fo=18, routed)         12.796    25.891    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5824_p2[28]
    SLICE_X88Y209        LUT2 (Prop_lut2_I0_O)        0.123    26.014 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6/O
                         net (fo=1, routed)           0.000    26.014    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6_n_0
    SLICE_X88Y209        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    26.280 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    26.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_fu_7906_p2[30]
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[30]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X88Y209        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[30]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                         -26.280    
  -------------------------------------------------------------------
                         slack                                -15.756    

Slack (VIOLATED) :        -15.708ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.695ns  (logic 4.977ns (19.369%)  route 20.718ns (80.631%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/Q
                         net (fo=78, routed)          6.201     6.961    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/din1[7]
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_B[7]_P[47])
                                                      2.607     9.568 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47]
                         net (fo=18, routed)          0.983    10.550    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1_n_58
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_C[42]_P[0])
                                                      1.291    11.841 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[0]
                         net (fo=2, routed)           0.732    12.573    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2_n_105
    SLICE_X32Y173        LUT2 (Prop_lut2_I0_O)        0.043    12.616 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.616    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3_n_0
    SLICE_X32Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.872 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.872    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.926 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.007    12.933    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0_n_0
    SLICE_X32Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.987 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.987    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0_n_0
    SLICE_X32Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.095 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[28]_INST_0/O[0]
                         net (fo=18, routed)         12.796    25.891    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5824_p2[28]
    SLICE_X88Y209        LUT2 (Prop_lut2_I0_O)        0.123    26.014 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6/O
                         net (fo=1, routed)           0.000    26.014    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6_n_0
    SLICE_X88Y209        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    26.232 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    26.232    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_fu_7906_p2[29]
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[29]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X88Y209        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[29]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                         -26.232    
  -------------------------------------------------------------------
                         slack                                -15.708    

Slack (VIOLATED) :        -15.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.601ns  (logic 4.883ns (19.073%)  route 20.718ns (80.927%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[7]/Q
                         net (fo=78, routed)          6.201     6.961    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/din1[7]
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_B[7]_P[47])
                                                      2.607     9.568 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47]
                         net (fo=18, routed)          0.983    10.550    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1_n_58
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_C[42]_P[0])
                                                      1.291    11.841 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[0]
                         net (fo=2, routed)           0.732    12.573    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2_n_105
    SLICE_X32Y173        LUT2 (Prop_lut2_I0_O)        0.043    12.616 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.616    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_i_3_n_0
    SLICE_X32Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.872 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.872    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[16]_INST_0_n_0
    SLICE_X32Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.926 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.007    12.933    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[20]_INST_0_n_0
    SLICE_X32Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.987 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.987    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[24]_INST_0_n_0
    SLICE_X32Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.095 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout[28]_INST_0/O[0]
                         net (fo=18, routed)         12.796    25.891    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5824_p2[28]
    SLICE_X88Y209        LUT2 (Prop_lut2_I0_O)        0.123    26.014 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6/O
                         net (fo=1, routed)           0.000    26.014    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979[31]_i_6_n_0
    SLICE_X88Y209        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    26.138 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    26.138    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_fu_7906_p2[28]
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X88Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[28]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X88Y209        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_192_reg_16979_reg[28]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                         -26.138    
  -------------------------------------------------------------------
                         slack                                -15.614    

Slack (VIOLATED) :        -15.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.382ns  (logic 4.656ns (18.344%)  route 20.726ns (81.656%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.754 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.754    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0_n_0
    SLICE_X182Y223       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    25.919 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[28]_INST_0/O[1]
                         net (fo=1, routed)           0.000    25.919    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[29]
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[29]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y223       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[29]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.919    
  -------------------------------------------------------------------
                         slack                                -15.368    

Slack (VIOLATED) :        -15.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.368ns  (logic 4.642ns (18.299%)  route 20.726ns (81.701%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.754 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.754    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0_n_0
    SLICE_X182Y223       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    25.905 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[28]_INST_0/O[3]
                         net (fo=1, routed)           0.000    25.905    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[31]
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[31]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y223       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[31]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.905    
  -------------------------------------------------------------------
                         slack                                -15.354    

Slack (VIOLATED) :        -15.315ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 4.603ns (18.173%)  route 20.726ns (81.827%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.754 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.754    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0_n_0
    SLICE_X182Y223       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    25.866 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[28]_INST_0/O[2]
                         net (fo=1, routed)           0.000    25.866    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[30]
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[30]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y223       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[30]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.866    
  -------------------------------------------------------------------
                         slack                                -15.315    

Slack (VIOLATED) :        -15.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.328ns  (logic 4.602ns (18.170%)  route 20.726ns (81.830%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    25.865 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/O[1]
                         net (fo=1, routed)           0.000    25.865    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[25]
    SLICE_X182Y222       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y222       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[25]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y222       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[25]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.865    
  -------------------------------------------------------------------
                         slack                                -15.314    

Slack (VIOLATED) :        -15.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.325ns  (logic 4.599ns (18.160%)  route 20.726ns (81.840%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.754 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.754    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0_n_0
    SLICE_X182Y223       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    25.862 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[28]_INST_0/O[0]
                         net (fo=1, routed)           0.000    25.862    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[28]
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y223       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[28]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y223       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[28]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.862    
  -------------------------------------------------------------------
                         slack                                -15.311    

Slack (VIOLATED) :        -15.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        25.314ns  (logic 4.588ns (18.124%)  route 20.726ns (81.876%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X106Y117       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[12]/Q
                         net (fo=124, routed)        19.490    20.286    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/din1[12]
    DSP48_X17Y88         DSP48E1 (Prop_dsp48e1_B[12]_P[47])
                                                      2.607    22.893 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47]
                         net (fo=18, routed)          0.661    23.555    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1_n_58
    DSP48_X17Y89         DSP48E1 (Prop_dsp48e1_C[41]_P[1])
                                                      1.291    24.846 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[1]
                         net (fo=2, routed)           0.574    25.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2_n_104
    SLICE_X182Y220       LUT2 (Prop_lut2_I0_O)        0.043    25.463 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.463    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_i_2_n_0
    SLICE_X182Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    25.646 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.646    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[16]_INST_0_n_0
    SLICE_X182Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.700 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    25.700    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[20]_INST_0_n_0
    SLICE_X182Y222       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    25.851 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout[24]_INST_0/O[3]
                         net (fo=1, routed)           0.000    25.851    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_fu_6806_p2[27]
    SLICE_X182Y222       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510    10.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X182Y222       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[27]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X182Y222       FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_76_reg_16234_reg[27]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                         -25.851    
  -------------------------------------------------------------------
                         slack                                -15.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X99Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[11]/Q
                         net (fo=1, routed)           0.054     0.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055[11]
    SLICE_X98Y187        LUT2 (Prop_lut2_I1_O)        0.028     0.448 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121[11]_i_2/O
                         net (fo=1, routed)           0.000     0.448    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121[11]_i_2_n_0
    SLICE_X98Y187        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.494 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.494    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_fu_8101_p2[11]
    SLICE_X98Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X98Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]/C
                         clock pessimism              0.000     0.280    
    SLICE_X98Y187        FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X61Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[11]/Q
                         net (fo=1, routed)           0.054     0.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435[11]
    SLICE_X60Y136        LUT2 (Prop_lut2_I1_O)        0.028     0.448 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501[11]_i_2/O
                         net (fo=1, routed)           0.000     0.448    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501[11]_i_2_n_0
    SLICE_X60Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.494 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.494    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_fu_8658_p2[11]
    SLICE_X60Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X60Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]/C
                         clock pessimism              0.000     0.280    
    SLICE_X60Y136        FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_85_reg_16295_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X155Y208       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_85_reg_16295_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y208       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_85_reg_16295_reg[11]/Q
                         net (fo=1, routed)           0.054     0.420    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_85_reg_16295[11]
    SLICE_X154Y208       LUT2 (Prop_lut2_I1_O)        0.028     0.448 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361[11]_i_2/O
                         net (fo=1, routed)           0.000     0.448    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361[11]_i_2_n_0
    SLICE_X154Y208       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.494 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.494    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_fu_6987_p2[11]
    SLICE_X154Y208       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X154Y208       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361_reg[11]/C
                         clock pessimism              0.000     0.280    
    SLICE_X154Y208       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_75_reg_16361_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.178ns (76.221%)  route 0.056ns (23.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X99Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055_reg[8]/Q
                         net (fo=1, routed)           0.056     0.422    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_229_reg_17055[8]
    SLICE_X98Y187        LUT2 (Prop_lut2_I1_O)        0.028     0.450 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121[11]_i_5/O
                         net (fo=1, routed)           0.000     0.450    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121[11]_i_5_n_0
    SLICE_X98Y187        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.500 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.500    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_fu_8101_p2[8]
    SLICE_X98Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X98Y187        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[8]/C
                         clock pessimism              0.000     0.280    
    SLICE_X98Y187        FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_203_reg_17121_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.178ns (76.221%)  route 0.056ns (23.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X61Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435_reg[8]/Q
                         net (fo=1, routed)           0.056     0.422    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_301_reg_17435[8]
    SLICE_X60Y136        LUT2 (Prop_lut2_I1_O)        0.028     0.450 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501[11]_i_5/O
                         net (fo=1, routed)           0.000     0.450    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501[11]_i_5_n_0
    SLICE_X60Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.500 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.500    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_fu_8658_p2[8]
    SLICE_X60Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X60Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[8]/C
                         clock pessimism              0.000     0.280    
    SLICE_X60Y136        FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_267_reg_17501_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.174ns (74.059%)  route 0.061ns (25.941%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y100       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[2]/Q
                         net (fo=4, routed)           0.061     0.427    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526[2]
    SLICE_X106Y100       LUT5 (Prop_lut5_I3_O)        0.028     0.455 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[3]_i_5/O
                         net (fo=1, routed)           0.000     0.455    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[3]_i_5_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.501 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.501    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_fu_10141_p2[3]
    SLICE_X106Y100       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y100       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.175ns (73.894%)  route 0.062ns (26.106%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X181Y181       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y181       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[25]/Q
                         net (fo=4, routed)           0.062     0.428    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067[25]
    SLICE_X180Y181       LUT5 (Prop_lut5_I4_O)        0.028     0.456 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133[27]_i_7/O
                         net (fo=1, routed)           0.000     0.456    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133[27]_i_7_n_0
    SLICE_X180Y181       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.503 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_fu_6668_p2[26]
    SLICE_X180Y181       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X180Y181       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[26]/C
                         clock pessimism              0.000     0.280    
    SLICE_X180Y181       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.175ns (73.856%)  route 0.062ns (26.144%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y102       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[8]/Q
                         net (fo=4, routed)           0.062     0.428    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526[8]
    SLICE_X106Y102       LUT5 (Prop_lut5_I3_O)        0.028     0.456 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[11]_i_8/O
                         net (fo=1, routed)           0.000     0.456    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[11]_i_8_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.503 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_fu_10141_p2[9]
    SLICE_X106Y102       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y102       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[9]/C
                         clock pessimism              0.000     0.280    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.175ns (73.799%)  route 0.062ns (26.201%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526_reg[12]/Q
                         net (fo=4, routed)           0.062     0.428    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_ln12_480_reg_18526[12]
    SLICE_X106Y103       LUT5 (Prop_lut5_I3_O)        0.028     0.456 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[15]_i_8/O
                         net (fo=1, routed)           0.000     0.456    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572[15]_i_8_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.503 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_fu_10141_p2[13]
    SLICE_X106Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y103       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[13]/C
                         clock pessimism              0.000     0.280    
    SLICE_X106Y103       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_427_reg_18572_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.175ns (73.799%)  route 0.062ns (26.201%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X181Y177       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y177       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067_reg[9]/Q
                         net (fo=4, routed)           0.062     0.428    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_40_reg_16067[9]
    SLICE_X180Y177       LUT5 (Prop_lut5_I4_O)        0.028     0.456 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133[11]_i_7/O
                         net (fo=1, routed)           0.000     0.456    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133[11]_i_7_n_0
    SLICE_X180Y177       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.503 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_fu_6668_p2[10]
    SLICE_X180Y177       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X180Y177       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[10]/C
                         clock pessimism              0.000     0.280    
    SLICE_X180Y177       FDRE (Hold_fdre_C_D)         0.092     0.372    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_43_reg_16133_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[24]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[27]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y128  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y128  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y125  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X111Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X110Y127  bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X118Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X118Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X118Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X118Y125  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X111Y123  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X111Y123  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X110Y122  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X110Y122  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X118Y123  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X118Y123  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X119Y125       LUT2 (Prop_lut2_I1_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            filter_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X118Y125       LUT6 (Prop_lut6_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/filter_ce0_INST_0/O
                         net (fo=0)                   0.537     1.117    filter_ce0
                                                                      r  filter_ce0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X119Y125       LUT2 (Prop_lut2_I1_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.561    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            filter_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X118Y125       LUT6 (Prop_lut6_I2_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/filter_ce0_INST_0/O
                         net (fo=0)                   0.266     0.561    filter_ce0
                                                                      r  filter_ce0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.816ns  (logic 1.459ns (8.676%)  route 15.357ns (91.324%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.651 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.651    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.816 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[28]_INST_0/O[1]
                         net (fo=0)                   0.537    17.353    sol_1_d0[29]
                                                                      r  sol_1_d0[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.802ns  (logic 1.445ns (8.600%)  route 15.357ns (91.400%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.651 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.651    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    16.802 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[28]_INST_0/O[3]
                         net (fo=0)                   0.537    17.339    sol_1_d0[31]
                                                                      r  sol_1_d0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.763ns  (logic 1.406ns (8.388%)  route 15.357ns (91.612%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.651 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.651    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    16.763 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[28]_INST_0/O[2]
                         net (fo=0)                   0.537    17.300    sol_1_d0[30]
                                                                      r  sol_1_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.762ns  (logic 1.405ns (8.382%)  route 15.357ns (91.618%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.762 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/O[1]
                         net (fo=0)                   0.537    17.299    sol_1_d0[25]
                                                                      r  sol_1_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.759ns  (logic 1.402ns (8.366%)  route 15.357ns (91.634%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.651 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.651    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.759 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[28]_INST_0/O[0]
                         net (fo=0)                   0.537    17.296    sol_1_d0[28]
                                                                      r  sol_1_d0[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.748ns  (logic 1.391ns (8.306%)  route 15.357ns (91.694%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    16.748 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/O[3]
                         net (fo=0)                   0.537    17.285    sol_1_d0[27]
                                                                      r  sol_1_d0[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.709ns  (logic 1.352ns (8.092%)  route 15.357ns (91.908%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    16.709 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/O[2]
                         net (fo=0)                   0.537    17.246    sol_1_d0[26]
                                                                      r  sol_1_d0[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.708ns  (logic 1.351ns (8.086%)  route 15.357ns (91.914%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.708 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/O[1]
                         net (fo=0)                   0.537    17.245    sol_1_d0[21]
                                                                      r  sol_1_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.705ns  (logic 1.348ns (8.070%)  route 15.357ns (91.930%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.597 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.597    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0_n_0
    SLICE_X128Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.705 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[24]_INST_0/O[0]
                         net (fo=0)                   0.537    17.242    sol_1_d0[24]
                                                                      r  sol_1_d0[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sol_1_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.694ns  (logic 1.337ns (8.009%)  route 15.357ns (91.991%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X119Y130       FDSE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y130       FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_reg[0]/Q
                         net (fo=181, routed)         1.415     2.156    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_CS_fsm_pp0_stage0
    SLICE_X110Y144       LUT3 (Prop_lut3_I1_O)        0.126     2.282 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[3]_INST_0_i_3/O
                         net (fo=143, routed)         1.019     3.301    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_enable_reg_pp0_iter0
    SLICE_X119Y139       LUT2 (Prop_lut2_I1_O)        0.043     3.344 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_6040[31]_i_2/O
                         net (fo=210, routed)         7.510    10.854    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/reg_58163
    SLICE_X76Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117/O
                         net (fo=1, routed)           1.993    12.890    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_117_n_0
    SLICE_X138Y197       LUT6 (Prop_lut6_I1_O)        0.043    12.933 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80/O
                         net (fo=1, routed)           1.045    13.978    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_80_n_0
    SLICE_X125Y176       LUT6 (Prop_lut6_I3_O)        0.043    14.021 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40/O
                         net (fo=2, routed)           1.295    15.317    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_40_n_0
    SLICE_X127Y140       LUT5 (Prop_lut5_I4_O)        0.043    15.360 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18/O
                         net (fo=2, routed)           0.338    15.697    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_18_n_0
    SLICE_X129Y138       LUT2 (Prop_lut2_I1_O)        0.050    15.747 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.204    15.952    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_i_4_n_0
    SLICE_X128Y140       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.375    16.327 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.327    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[0]_INST_0_n_0
    SLICE_X128Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.381 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.381    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[4]_INST_0_n_0
    SLICE_X128Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.435 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.435    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[8]_INST_0_n_0
    SLICE_X128Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.489 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.489    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[12]_INST_0_n_0
    SLICE_X128Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.543    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[16]_INST_0_n_0
    SLICE_X128Y145       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    16.694 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_1_d0[20]_INST_0/O[3]
                         net (fo=0)                   0.537    17.231    sol_1_d0[23]
                                                                      r  sol_1_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y123       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y123       FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=74, unset)           0.266     0.651    filter_address1[3]
                                                                      r  filter_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.146ns (29.275%)  route 0.353ns (70.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y125       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y125       FDSE (Prop_fdse_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.086     0.471    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X119Y125       LUT2 (Prop_lut2_I0_O)        0.028     0.499 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.765    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_0_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.128ns (24.866%)  route 0.387ns (75.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/Q
                         net (fo=15, routed)          0.120     0.487    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_2_fu_9578_p3[9]
    SLICE_X108Y138       LUT6 (Prop_lut6_I5_O)        0.028     0.515 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address1[6]_INST_0/O
                         net (fo=0)                   0.266     0.781    orig_0_address1[6]
                                                                      r  orig_0_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_1_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.128ns (24.866%)  route 0.387ns (75.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[1]/Q
                         net (fo=15, routed)          0.120     0.487    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_2_fu_9578_p3[9]
    SLICE_X108Y138       LUT6 (Prop_lut6_I5_O)        0.028     0.515 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address1[6]_INST_0/O
                         net (fo=0)                   0.266     0.781    orig_1_address1[6]
                                                                      r  orig_1_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_0_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.128ns (24.482%)  route 0.395ns (75.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X103Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/Q
                         net (fo=1, routed)           0.129     0.495    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895[5]
    SLICE_X103Y137       LUT5 (Prop_lut5_I0_O)        0.028     0.523 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address0[5]_INST_0/O
                         net (fo=0)                   0.266     0.789    orig_0_address0[5]
                                                                      r  orig_0_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_1_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.128ns (24.482%)  route 0.395ns (75.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X103Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895_reg[5]/Q
                         net (fo=1, routed)           0.129     0.495    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_64_reg_20895[5]
    SLICE_X103Y137       LUT5 (Prop_lut5_I0_O)        0.028     0.523 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address0[5]_INST_0/O
                         net (fo=0)                   0.266     0.789    orig_1_address0[5]
                                                                      r  orig_1_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.146ns (27.216%)  route 0.390ns (72.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y125       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y125       FDSE (Prop_fdse_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.124     0.508    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X118Y125       LUT6 (Prop_lut6_I3_O)        0.028     0.536 r  bd_0_i/hls_inst/inst/filter_ce0_INST_0/O
                         net (fo=0)                   0.266     0.803    filter_ce0
                                                                      r  filter_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_0_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.146ns (26.896%)  route 0.397ns (73.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/Q
                         net (fo=2, routed)           0.131     0.515    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/or_ln12_91_fu_9538_p2[6]
    SLICE_X109Y137       LUT6 (Prop_lut6_I3_O)        0.028     0.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address0[6]_INST_0/O
                         net (fo=0)                   0.266     0.809    orig_0_address0[6]
                                                                      r  orig_0_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_1_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.146ns (26.896%)  route 0.397ns (73.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y137       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_1_reg_15724_reg[6]/Q
                         net (fo=2, routed)           0.131     0.515    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/or_ln12_91_fu_9538_p2[6]
    SLICE_X109Y137       LUT6 (Prop_lut6_I3_O)        0.028     0.543 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address0[6]_INST_0/O
                         net (fo=0)                   0.266     0.809    orig_1_address0[6]
                                                                      r  orig_1_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orig_0_address1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.128ns (23.070%)  route 0.427ns (76.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.266     0.266    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X107Y135       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/trunc_ln12_reg_15612_reg[3]/Q
                         net (fo=9, routed)           0.161     0.527    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/shl_ln12_2_fu_9578_p3[11]
    SLICE_X109Y136       LUT6 (Prop_lut6_I1_O)        0.028     0.555 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/orig_0_address1[8]_INST_0/O
                         net (fo=0)                   0.266     0.821    orig_0_address1[8]
                                                                      r  orig_0_address1[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          6045 Endpoints
Min Delay          6045 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orig_0_q0[59]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_437_reg_17854_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.654ns  (logic 0.047ns (0.371%)  route 12.607ns (99.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q0[59] (IN)
                         net (fo=2, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/din0[27]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/dout[27]_INST_0/O
                         net (fo=31, routed)         12.070    12.654    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5745_p4[27]
    SLICE_X138Y77        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_437_reg_17854_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X138Y77        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_437_reg_17854_reg[27]/C

Slack:                    inf
  Source:                 orig_0_q0[59]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_453_reg_17942_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.061ns  (logic 0.047ns (0.390%)  route 12.014ns (99.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q0[59] (IN)
                         net (fo=2, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/din0[27]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/dout[27]_INST_0/O
                         net (fo=31, routed)         11.477    12.061    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5745_p4[27]
    SLICE_X130Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_453_reg_17942_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X130Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_453_reg_17942_reg[27]/C

Slack:                    inf
  Source:                 orig_0_q1[31]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.877ns  (logic 0.047ns (0.396%)  route 11.830ns (99.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[31] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[31]
    SLICE_X106Y143       LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[31]_INST_0/O
                         net (fo=30, routed)         11.293    11.877    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[31]
    SLICE_X154Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X154Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[31]/C

Slack:                    inf
  Source:                 orig_0_q1[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.043ns (0.366%)  route 11.694ns (99.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[2] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[2]
    SLICE_X103Y144       LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[2]_INST_0/O
                         net (fo=30, routed)         11.157    11.737    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[2]
    SLICE_X151Y69        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X151Y69        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[2]/C

Slack:                    inf
  Source:                 orig_0_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.717ns  (logic 0.043ns (0.367%)  route 11.674ns (99.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[0] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[0]
    SLICE_X104Y144       LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[0]_INST_0/O
                         net (fo=30, routed)         11.137    11.717    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[0]
    SLICE_X156Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X156Y67        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[0]/C

Slack:                    inf
  Source:                 orig_0_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.689ns  (logic 0.043ns (0.368%)  route 11.646ns (99.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[10] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[10]
    SLICE_X103Y143       LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[10]_INST_0/O
                         net (fo=30, routed)         11.109    11.689    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[10]
    SLICE_X154Y70        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X154Y70        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[10]/C

Slack:                    inf
  Source:                 orig_0_q1[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.685ns  (logic 0.051ns (0.436%)  route 11.634ns (99.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[23] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[23]
    SLICE_X104Y145       LUT3 (Prop_lut3_I2_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[23]_INST_0/O
                         net (fo=30, routed)         11.097    11.685    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[23]
    SLICE_X154Y63        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X154Y63        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[23]/C

Slack:                    inf
  Source:                 orig_0_q1[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.674ns  (logic 0.043ns (0.368%)  route 11.631ns (99.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q1[8] (IN)
                         net (fo=4, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/din0[8]
    SLICE_X105Y143       LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U53/dout[8]_INST_0/O
                         net (fo=30, routed)         11.094    11.674    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_29_fu_6364_p4[8]
    SLICE_X154Y69        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X154Y69        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_444_reg_17921_reg[8]/C

Slack:                    inf
  Source:                 orig_0_q0[59]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_421_reg_17778_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.644ns  (logic 0.047ns (0.404%)  route 11.597ns (99.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q0[59] (IN)
                         net (fo=2, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/din0[27]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/dout[27]_INST_0/O
                         net (fo=31, routed)         11.060    11.644    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5745_p4[27]
    SLICE_X102Y112       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_421_reg_17778_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X102Y112       FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_421_reg_17778_reg[27]/C

Slack:                    inf
  Source:                 orig_0_q0[59]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_469_reg_18013_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.642ns  (logic 0.047ns (0.404%)  route 11.595ns (99.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_0_q0[59] (IN)
                         net (fo=2, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/din0[27]
    SLICE_X110Y145       LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mux_21_32_1_1_U2/dout[27]_INST_0/O
                         net (fo=31, routed)         11.058    11.642    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/grp_fu_5745_p4[27]
    SLICE_X106Y62        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_469_reg_18013_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.510     0.510    bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/ap_clk
    SLICE_X106Y62        FDRE                                         r  bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/tmp_469_reg_18013_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X118Y125       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y125       FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X118Y125       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y125       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X111Y123       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y123       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X110Y122       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X110Y122       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X118Y123       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y123       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X136Y126       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X136Y126       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=90, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X118Y126       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X118Y126       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C

Slack:                    inf
  Source:                 filter_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  filter_q1[0] (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/filter_q1[0]
    SLICE_X113Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[0]/C

Slack:                    inf
  Source:                 filter_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  filter_q1[10] (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/filter_q1[10]
    SLICE_X113Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y128       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[10]/C

Slack:                    inf
  Source:                 filter_q1[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  filter_q1[11] (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/filter_q1[11]
    SLICE_X110Y125       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21776, unset)        0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X110Y125       FDRE                                         r  bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[11]/C





