Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Feb  3 23:42:50 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file noelvmp_control_sets_placed.rpt
| Design       : noelvmp
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   704 |
|    Minimum number of control sets                        |   704 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1817 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   704 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |   322 |
| >= 6 to < 8        |    89 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |    10 |
| >= 16              |   222 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             205 |          108 |
| No           | No                    | Yes                    |              25 |           10 |
| No           | Yes                   | No                     |            2495 |         1053 |
| Yes          | No                    | No                     |            2109 |         1119 |
| Yes          | No                    | Yes                    |             149 |           48 |
| Yes          | Yes                   | No                     |           13944 |         6261 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                        Enable Signal                                       |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[mdioen]                                                      | core0/noelv0/grplic0/SS[0]                                                      |                1 |              1 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK |                                                                                            |                                                                                 |                1 |              1 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1_n_0                        | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                1 |              1 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK |                                                                                            | core0/noelv0/grplic0/SS[0]                                                      |                2 |              3 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                |                                                                                 |                1 |              3 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/FSM_sequential_r[mdio_state][3]_i_1_n_0                        | core0/noelv0/grplic0/SS[0]                                                      |                2 |              4 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[s2read][0]_i_1_n_0             |                1 |              4 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][idata][383]_i_1_n_0 |                1 |              4 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[m][trig][valid][1]_i_1_n_0      |                2 |              4 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/dm0/x0/r[control][clrresethaltreq]                                 |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mstatus][mxr]                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[i2validv]                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2validv]                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              4 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/FSM_sequential_r[edclrstate][3]_i_1_n_0                        | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][27]_i_1_n_0                     |                                                                                 |                1 |              4 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[capbil][4]_i_1_n_0                                           | core0/noelv0/grplic0/SS[0]                                                      |                2 |              4 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[ecnt][3]_i_1_n_0                                             | core0/noelv0/grplic0/SS[0]                                                      |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtaccways][0]_i_1_n_0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[csr][dcsr][stepie]                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[i2tlbid][2]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[i2hitv][0]_i_1_n_0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[i1][nostream]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2hitv][0]_i_1_n_0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2stbd][1]_i_1_n_0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][3]_i_1_n_0   | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                           |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][19]_i_1_n_0                     |                                                                                 |                2 |              4 |
|  eth0.etxc_pad/xcv2.u0/o                                |                                                                                            | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][30]_i_1_n_0           |                2 |              4 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][3]_i_1_n_0                      |                                                                                 |                2 |              4 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0 | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                3 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][7]_i_1_n_0                      |                                                                                 |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][23]_i_1_n_0                     |                                                                                 |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][15]_i_1_n_0                     |                                                                                 |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[mulctr1]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              4 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/r[hrdata][3]_i_1_n_0                                                  |                                                                                 |                2 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[en]__0                            |                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][31]_i_1__0_n_0                  |                                                                                 |                1 |              4 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][11]_i_1_n_0                     |                                                                                 |                1 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[op1][class]0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              4 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK |                                                                                            | core0/noelv0/grplic0/SS[0]                                                      |                2 |              4 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][103][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][0][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][104][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][105][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][106][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][107][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][108][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][102][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][101][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][100][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][113][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][trace][ctrl][12]_i_1_n_0              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][9][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][99][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][98][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][19][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][97][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][96][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][95][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][94][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][93][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][92][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][91][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][121][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][16][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][15][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][14][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][17][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][13][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][12][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][18][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][127][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][126][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][125][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][124][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][123][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][122][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][109][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][120][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][11][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][119][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][118][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][40][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][117][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][116][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][115][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][114][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][111][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][110][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][10][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][52][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][64][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][63][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][62][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][61][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][60][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][5][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][59][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][58][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][57][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][56][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][55][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][54][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][53][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][65][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][51][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][50][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][4][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][49][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][48][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][47][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][46][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][45][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][44][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][43][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][42][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][41][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][112][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][78][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][8][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][89][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][88][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][87][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][86][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][85][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][84][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][83][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][82][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][81][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][80][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][7][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][79][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][90][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][77][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][76][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][75][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][74][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][73][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][72][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][71][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][70][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][6][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][69][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][68][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][67][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][66][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][82][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][94][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][93][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][92][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][91][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][90][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][8][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][89][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][88][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][87][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][86][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][85][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][84][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][83][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][95][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][81][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][80][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][7][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][79][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][78][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][77][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][76][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][75][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][74][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][73][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][72][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][71][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][70][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_54[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[control][haltreq]                                                    | core0/noelv0/dm0/x0/r[havereset]                                                |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][5]_rep__2_0[0]              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[exc2int]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[flop]0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][rstate][0]_1[0]                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][6]_0[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][3]_1[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][3]_0[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_1[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][1]_0[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[e][ctrl][0][inst][30]_0[0]             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[d][mexc]_0[0]                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_55[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][6][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_38[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_29[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_18[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mcountinhibit][5]                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][scause][63]_i_1_n_0                   |                                                                                 |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcause][63]_i_1_n_0                   |                                                                                 |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][cctrl][dcs]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[a][ctrl][0][fpu]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][9][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][99][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][98][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][97][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][96][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][32][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][44][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][43][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][42][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][41][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][40][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][3][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][39][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][38][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][37][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][36][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][35][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][34][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][33][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][45][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][31][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][30][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][2][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][29][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][28][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][27][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][26][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][25][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][24][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][23][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][22][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][21][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][20][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][57][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][69][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][68][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][67][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][66][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][65][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][64][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][63][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][62][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][61][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][60][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][5][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][59][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][58][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][1][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][56][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][55][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][54][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][53][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][52][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][51][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][50][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][4][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][49][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][48][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][47][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][46][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][115][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][108][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][109][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][10][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][110][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][111][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][112][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][113][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][114][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][107][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][116][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][117][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][118][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][119][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][11][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][120][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][121][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][122][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][3][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/bht0/r_reg[ren]__0                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[ctrl][txen]                                        | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_2                    | core0/noelv0/grplic0/SS[0]                                                      |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[cnt]                                                         | core0/noelv0/grplic0/SS[0]                                                      |                4 |              5 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[mdio_ctrl][regadr][4]_i_1_n_0                                | core0/eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                           |                1 |              5 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[retry_cnt][4]_i_1_n_0                 | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                2 |              5 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[ifg_cycls][4]_i_1_n_0                 | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][39][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][0][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][100][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][101][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][102][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][103][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][104][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][105][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][106][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][31][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][24][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][25][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][26][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][27][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][28][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][29][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][2][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][30][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][32][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][123][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][33][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][38][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][37][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][36][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][35][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][34][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][22][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][124][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][125][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][126][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][127][4]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][12][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][13][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][14][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][15][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][1][4]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][23][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][21][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][20][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][16][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][19][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][17][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][18][4]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              5 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_45[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_35[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_36[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_8[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_37[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_39[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_4[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_9[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_40[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_41[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_42[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_43[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_44[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_52[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/vf[pf]                                                              |                                                                                 |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_46[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_6[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_47[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_48[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_49[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_5[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_50[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_7[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                6 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_51[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[irqcnt]                                                               | core0/noelv0/grplic0/SS[0]                                                      |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_20[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[dm][tbufaddr]                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                1 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mcounteren][1]                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][scounteren][5]                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_1[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_10[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_11[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_12[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_13[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_14[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_15[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_16[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_17[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_19[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_2[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_34[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_21[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_22[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_23[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_24[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_25[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_26[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_27[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_28[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/dcomgen.dcom0/dcom_uart0/r_reg[tick]__0                                              | core0/noelv0/grplic0/SS[0]                                                      |                1 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_3[0]       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_30[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_31[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_32[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_33[0]      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[sqrtctr]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  eth0.erxc_pad/xcv2.u0/o                                |                                                                                            | core0/rst0/async.rstoutl_reg_0                                                  |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][63]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         |                                                                                            | rst_pad/xcv.x0/o                                                                |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_37[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_40[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___615_n_0                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[4]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[3]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[2]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[1]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  eth0.etxc_pad/xcv2.u0/o                                |                                                                                            | core0/rst0/async.rstoutl_reg_0                                                  |                2 |              6 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[0]               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              6 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[rcntm][6]_i_1_n_0                                            | core0/noelv0/grplic0/SS[0]                                                      |                4 |              7 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[rcntl][6]_i_1_n_0                                            | core0/noelv0/grplic0/SS[0]                                                      |                7 |              7 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[slot_count][6]_i_1_n_0                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                3 |              7 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_0[0]                  | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                3 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtaccidx][6]_i_1_n_0                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              7 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_2[0]                  | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                3 |              7 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[tfrpnt][6]_i_1_n_0                                           | core0/noelv0/grplic0/SS[0]                                                      |                3 |              7 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/r[aindex][6]_i_1_n_0                                                |                                                                                 |                3 |              7 |
|  eth0.erxc_pad/xcv2.u0/o                                |                                                                                            |                                                                                 |                3 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_3[0]                     |                                                                                 |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[flushctr][6]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              7 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/r[delaycnt][6]_i_1_n_0                                              |                                                                                 |                4 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][0]                                     |                                                                                 |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][1]                                     |                                                                                 |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][2]                                     |                                                                                 |                3 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][3]                                     |                                                                                 |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_33[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              7 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                      | core0/noelv0/grplic0/SS[0]                                                      |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_6[0]                     |                                                                                 |                1 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_5[0]                     |                                                                                 |                2 |              7 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_4[0]                     |                                                                                 |                2 |              7 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tpr1_reg[prun][0]                                  | core0/noelv0/grplic0/SS[0]                                                      |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/p_1_in0                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |              8 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/ac0/r[hrdatam]                                                     |                5 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdberr][7]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                 | core0/noelv0/ac0/SR[0]                                                          |                3 |              8 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                         | core0/noelv0/grplic0/SS[0]                                                      |                2 |              8 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[txd][3]_i_1_n_0                       |                                                                                 |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[f][pc][29]_i_1_n_0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              8 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_1_n_0     |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2][asi][7]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][5][event][7]_i_1_n_0        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][4][event][7]_i_1_n_0        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][3][event][7]_i_1_n_0        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[d][prediction][0][taken]                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[thold][5]_819                                                         | core0/noelv0/grplic0/SS[0]                                                      |                1 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][4]_829                                                         | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][3]_828                                                         | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_7[0]                 | core0/noelv0/grplic0/SS[0]                                                      |                1 |              8 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_6[0]                 | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][2]_827                                                         | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][1]_826                                                         | core0/noelv0/grplic0/SS[0]                                                      |                5 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][5]_830                                                         | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_5[0]                 | core0/noelv0/grplic0/SS[0]                                                      |                1 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][6]_831                                                         | core0/noelv0/grplic0/SS[0]                                                      |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][7]_832                                                         | core0/noelv0/grplic0/SS[0]                                                      |                4 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[thold][7]_817                                                         | core0/noelv0/grplic0/SS[0]                                                      |                5 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[thold][6]_818                                                         | core0/noelv0/grplic0/SS[0]                                                      |                1 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rshift]                                                               | core0/noelv0/grplic0/SS[0]                                                      |                4 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[thold][3]_824                                                         | core0/noelv0/grplic0/SS[0]                                                      |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[thold][4]_822                                                         | core0/noelv0/grplic0/SS[0]                                                      |                2 |              8 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[rhold][0]_825                                                         | core0/noelv0/grplic0/SS[0]                                                      |                3 |              8 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][0][tval][63]_i_1_n_0   |                2 |              9 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtacctaglsb][0]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |              9 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_30                   |                3 |              9 |
|  clockers0/clkm                                         | core0/noelv0/uart0/v[tshift]                                                               | core0/noelv0/grplic0/SS[0]                                                      |                4 |             10 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/renable73_out                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                4 |             10 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s2][63]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             10 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_1_n_0                 | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                4 |             10 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_0[0]                               | core0/noelv0/grplic0/SS[0]                                                      |                8 |             11 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][2][0]                      | core0/noelv0/grplic0/SS[0]                                                      |                6 |             11 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[byte_count]                                     | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                           |                6 |             11 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r_reg[txlength]0                                               | core0/noelv0/grplic0/SS[0]                                                      |                8 |             11 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[staccways][0]_i_1_n_0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                6 |             11 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][tcnt][0]_i_1_n_0               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                3 |             12 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[autoexec][data]                                                      | core0/noelv0/grplic0/SS[0]                                                      |                2 |             12 |
|  clockers0/clkm                                         | core0/noelv0/uart0/r[scaler][11]_i_1__0_n_0                                                | core0/noelv0/grplic0/SS[0]                                                      |                4 |             12 |
|  eth0.etxc_pad/xcv2.u0/o                                |                                                                                            |                                                                                 |                6 |             12 |
|  clockers0/clkm                                         | core0/noelv0/ac0/r_reg[tmsto2][req]_0[0]                                                   | core0/noelv0/grplic0/SS[0]                                                      |                4 |             12 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval][31]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                7 |             12 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op2][exp][11]_i_1_n_0              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               12 |             12 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[brate]                                             | core0/noelv0/grplic0/SS[0]                                                      |                2 |             12 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[op1][exp]0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             13 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][medeleg]                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |             13 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[rm]                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                6 |             13 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[expadj]0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               12 |             13 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___612_n_0                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               12 |             13 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dfeaturesen][tpbuf_en]                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                7 |             14 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___79_n_0                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               13 |             14 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[seq]                                                         | core0/noelv0/grplic0/SS[0]                                                      |                4 |             14 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_1[0]             | core0/noelv0/grplic0/SS[0]                                                      |                5 |             15 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][0][cinst][15]_i_1_n_0  |                3 |             15 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_4[0]             | core0/noelv0/grplic0/SS[0]                                                      |                3 |             15 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep_1[0]             | core0/noelv0/grplic0/SS[0]                                                      |                5 |             15 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/grplic0/i___474_n_0                                                |                4 |             15 |
|  eth0.erxc_pad/xcv2.u0/o                                |                                                                                            | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                           |                6 |             15 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/grplic0/i___77_n_0                                                 |                3 |             15 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[udpsrc]                                                      | core0/noelv0/grplic0/SS[0]                                                      |               11 |             16 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[rxen]                                              | core0/noelv0/grplic0/SS[0]                                                      |                7 |             16 |
|  clockers0/clkm                                         | core0/noelv0/gpt0/r[scaler][15]_i_1_n_0                                                    | core0/noelv0/grplic0/SS[0]                                                      |                9 |             16 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[lentype]                                        | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                           |                4 |             16 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][buff][inst][d][15]_i_1_n_0              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               12 |             16 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][buff][inst][d][31]_i_1_n_0              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                6 |             16 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_2[1]                 | core0/noelv0/grplic0/SS[0]                                                      |                4 |             16 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/rst_reg                                     |                4 |             16 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_1[1]                 | core0/noelv0/grplic0/SS[0]                                                      |                4 |             16 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_0                       |                                                                                 |                5 |             16 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][hwrite]_3[0]                   | core0/noelv0/grplic0/SS[0]                                                      |                4 |             16 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_0                       | core0/eth0.e1/m100.u0/ethc0/r[rmsto][data][31]_i_1_n_0                          |                3 |             16 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/ac0/syncrregs.r[hrdatas][31]_i_1_n_0                               |                8 |             17 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][1][csrv]_i_1_n_0       |                5 |             17 |
|  clockers0/clkm                                         | core0/noelv0/ac0/syncrregs.r_reg[defslv]_1[0]                                              | core0/noelv0/grplic0/SS[0]                                                      |                6 |             18 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_1_n_0                                           | core0/noelv0/grplic0/SS[0]                                                      |                8 |             18 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[cmd][regno]                                                          | core0/noelv0/dm0/x0/r[havereset]                                                |                6 |             18 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_3[0]             | core0/noelv0/grplic0/SS[0]                                                      |               10 |             18 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[holdn]_5[0]                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                5 |             18 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][hwrite]_0                      | core0/noelv0/grplic0/SS[0]                                                      |                5 |             18 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/E[0]                                                 | core0/noelv0/grplic0/SS[0]                                                      |               11 |             20 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval][27]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               15 |             20 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[stacctag][20]_i_1_n_0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                6 |             20 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[irdbufpaddr][31]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               16 |             20 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_2[0]             | core0/noelv0/grplic0/SS[0]                                                      |                6 |             20 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/E[0]                                                  |                                                                                 |                8 |             22 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_3[0]                  | core0/noelv0/grplic0/SS[0]                                                      |                9 |             22 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_1[0]                  | core0/noelv0/grplic0/SS[0]                                                      |               15 |             22 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_0[0]                     |                                                                                 |                7 |             22 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_1[0]                     |                                                                                 |                5 |             22 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[applength]                                                   | core0/noelv0/grplic0/SS[0]                                                      |               12 |             22 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[rxbytecount]                                                 | core0/noelv0/grplic0/SS[0]                                                      |                7 |             22 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[flushpart][0]_2[0]                     |                                                                                 |                6 |             22 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/dm0/x0/r[havereset]                                                |               11 |             22 |
|  clockers0/clkm                                         |                                                                                            | core0/eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                           |               16 |             23 |
|  clockers0/clkm                                         | core0/noelv0/ac0/p_1_out[0]                                                                | core0/noelv0/grplic0/SS[0]                                                      |                5 |             23 |
|  eth0.etxc_pad/xcv2.u0/o                                |                                                                                            | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                |                8 |             24 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][satp]                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               11 |             24 |
|  clockers0/clkm                                         | core0/noelv0/ac0/E[0]                                                                      | core0/noelv0/grplic0/SS[0]                                                      |                9 |             24 |
|  eth0.etxc_pad/xcv2.u0/o                                |                                                                                            | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][26]_i_1_n_0           |               10 |             26 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tpr1_reg[prun][1]                                  | core0/noelv0/grplic0/SS[0]                                                      |               10 |             27 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op2][mant][27]_i_1_n_0             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               25 |             27 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/r_reg[hsel_n_0_][0]                                                   | core0/noelv0/grplic0/i___73_n_0                                                 |               12 |             28 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___614_n_0                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             28 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[acclo]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             28 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][60]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               14 |             29 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][28]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               17 |             29 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/r[tbreg1][addr][31]_i_1_n_0                                         |                                                                                 |                6 |             30 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/v[tbreg1][mask]                                                     |                                                                                 |                5 |             30 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/v[tbreg2][addr]                                                     |                                                                                 |                6 |             30 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/v[tbreg2][mask]                                                     |                                                                                 |                8 |             30 |
|  clockers0/clkm                                         | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                 | core0/noelv0/grplic0/SS[0]                                                      |               15 |             30 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[txaddr][31]_i_1_n_0                                          | core0/noelv0/grplic0/SS[0]                                                      |               15 |             30 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_1[0]                    | core0/noelv0/grplic0/SS[0]                                                      |                7 |             30 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_4                                  | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                8 |             31 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/r[enable][1][31]_i_1_n_0                                              | core0/noelv0/grplic0/SS[0]                                                      |               13 |             31 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]_0                       | core0/noelv0/grplic0/SS[0]                                                      |                8 |             31 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/r[enable][2][31]_i_1_n_0                                              | core0/noelv0/grplic0/SS[0]                                                      |               11 |             31 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[regflpipe][0][valid]                                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             31 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/p_5_out[31]                                                           | core0/noelv0/grplic0/SS[0]                                                      |               12 |             31 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/p_6_out[31]                                                           | core0/noelv0/grplic0/SS[0]                                                      |               13 |             31 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               20 |             31 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/edclmst.ahb1/r_reg[txdstate][3]                                | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |                8 |             31 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r[mtime][31]_i_1_n_0                                                   | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r[p][0][prdata][31]_i_1_n_0     |               22 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[res2int][63]                                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               25 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[res2int][31]                                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               21 |             32 |
|  clockers0/clkm                                         | core0/noelv0/gpt0/r[timers][1][value][31]_i_1_n_0                                          | core0/noelv0/grplic0/SS[0]                                                      |               15 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[acc]                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                8 |             32 |
|  clockers0/clkm                                         | core0/noelv0/gpt0/r[timers][2][value][31]_i_1_n_0                                          | core0/noelv0/grplic0/SS[0]                                                      |               21 |             32 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r[mtimecmp][0][63]_i_1_n_0                                             | core0/noelv0/grplic0/SS[0]                                                      |                6 |             32 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r[mtimecmp][0][31]_i_1_n_0                                             | core0/noelv0/grplic0/SS[0]                                                      |               12 |             32 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r[mtime][63]_i_1_n_0                                                   | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_3[0]                               | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |               15 |             32 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/mem64.ram0/xc2v.x0/v[aindex]1105_out                                |                                                                                 |               30 |             32 |
|  clockers0/clkm                                         | core0/noelv0/grplic0/r_reg[hwdata]0                                                        | core0/noelv0/grplic0/SS[0]                                                      |               12 |             32 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]                         | core0/noelv0/grplic0/SS[0]                                                      |                8 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_4[0]                  | core0/noelv0/grplic0/SS[0]                                                      |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][hwrite]_4[0]                   | core0/noelv0/grplic0/SS[0]                                                      |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_3[0]                 | core0/noelv0/grplic0/SS[0]                                                      |                7 |             32 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/r[tmsto2][data][31]_i_1_n_0                                    | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_1[0]                 | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_2[0]                 | core0/noelv0/grplic0/SS[0]                                                      |               12 |             32 |
|  clockers0/clkm                                         | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[p][0][pwdata]                                      | core0/noelv0/grplic0/SS[0]                                                      |                6 |             32 |
|  clockers0/clkm                                         | core0/noelv0/ahbtrace0/vf[smask]                                                           | core0/noelv0/grplic0/SS[0]                                                      |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][95]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               20 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[cmd][valid]147_out                                                   | core0/noelv0/grplic0/SS[0]                                                      |               15 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[data][2]_839                                                         | core0/noelv0/dm0/x0/r[havereset]                                                |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/v[data][3]_840                                                         | core0/noelv0/dm0/x0/r[havereset]                                                |               12 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][191]_i_1_n_0                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               16 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][223]_i_1_n_0                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               19 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][255]_i_1_n_0                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               23 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][31]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               23 |             32 |
|  clockers0/clkm                                         | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                            | core0/noelv0/grplic0/SS[0]                                                      |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][63]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               17 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[0][63]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |               12 |             32 |
|  eth0.etxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]                                           |                                                                                 |                8 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][5][31]_i_1_n_0            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                7 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][4][31]_i_1_n_0            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][3][31]_i_1_n_0            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                9 |             32 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]                                        |                                                                                 |                6 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[amo][addr][31]_i_1_n_0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |                7 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval64][31]_i_1_n_0                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               25 |             32 |
|  eth0.erxc_pad/xcv2.u0/o                                | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][31]_i_1__0_n_0                   |                                                                                 |                8 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2data][31]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               30 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][127]_i_1_n_0                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               19 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[0][31]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |               10 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[1][31]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |               12 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[1][63]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |               16 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[2][31]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[2][63]_i_1_n_0                                        | core0/noelv0/grplic0/SS[0]                                                      |                7 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/p_1_in_0[31]                                            | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/pbgen.x[0].pb0/p_1_in_0[63]                                            | core0/noelv0/grplic0/SS[0]                                                      |                9 |             32 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][159]_i_1_n_0                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               21 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/r[data][0][31]_i_1_n_0                                                 | core0/noelv0/dm0/x0/r[havereset]                                                |               18 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/r[data][1][31]_i_1_n_0                                                 | core0/noelv0/dm0/x0/r[havereset]                                                |               19 |             32 |
|  clockers0/clkm                                         | core0/noelv0/dm0/x0/r_reg[hwdata]0                                                         | core0/noelv0/grplic0/SS[0]                                                      |               11 |             32 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                     | core0/noelv0/grplic0/SS[0]                                                      |                7 |             33 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                               | core0/noelv0/grplic0/SS[0]                                                      |               11 |             33 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/y1.q_reg[0]                                        | core0/noelv0/grplic0/SS[0]                                                      |                6 |             33 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[irdbufvaddr][38]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               24 |             34 |
|  clockers0/clkm                                         | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                          | core0/noelv0/grplic0/SS[0]                                                      |               18 |             35 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[f][pc][29]_i_1_n_0                         |                                                                                 |               12 |             36 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op1][mant][37]_i_1_n_0             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               38 |             38 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][pc][40]_i_1_n_0                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               11 |             38 |
|  clockers0/clkm                                         | core0/ahbs.ahbstat0/v[addr][0]_20                                                          |                                                                                 |               12 |             39 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                             | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[x][ctrl][1][cause][2]_i_1_n_0   |               13 |             42 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2data][63]_i_1_n_0                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               20 |             43 |
|  clockers0/clkm                                         | core0/eth0.e1/m100.u0/ethc0/rxwrite                                                        |                                                                                 |                6 |             48 |
|  clockers0/clkm                                         | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                 |                                                                                 |               19 |             49 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s2][51]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               39 |             52 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[accbot]0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               29 |             52 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s3][55]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               21 |             56 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcause][63]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               30 |             59 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[i2][nostream]                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               24 |             59 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][scause][63]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               15 |             59 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[newent][cached]_i_1_n_0                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               32 |             60 |
|  clockers0/clkm                                         |                                                                                            | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                     |               38 |             61 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hwdata][63]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               21 |             62 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][sepc]                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             63 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][stvec]                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               27 |             63 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mtvec]                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               24 |             63 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mepc]                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               29 |             63 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r_reg[hsel_n_0_][0]                                                    | core0/noelv0/grplic0/SS[0]                                                      |               36 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                             | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[x][ctrl][0][tval][63]_i_1_n_0   |               27 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mscratch][63]_i_1_n_0                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               30 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcycle][63]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mgen.div0/syncrregs.r[quotient][63]_i_1_n_0                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               43 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][csr][v][63]_i_1_n_0          |               42 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_41[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               16 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dscratch0]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               25 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dscratch1]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/E[0]                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               36 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr1][1][0]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               32 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][minstret]                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               21 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_34[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               30 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mtval]                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               34 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr2][1][0]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               25 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][tcsr][tdata2][1]_13                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               31 |             64 |
|  clockers0/clkm                                         | core0/noelv0/clint0/r_reg[hwdata]0                                                         | core0/noelv0/grplic0/SS[0]                                                      |               28 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr3][1][0]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               38 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][tcsr][tdata2][0]_12                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               29 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr4][1][0]                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               26 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mgen.div0/r[dividend]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               29 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][stval]                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               32 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][sscratch]                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             64 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][7][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][6][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][5][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               24 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][1][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               22 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][4][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               23 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][2][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               20 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][0][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               22 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][1][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               22 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][2][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               23 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][3][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][4][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               20 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][5][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               28 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][6][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               26 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][7][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               26 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][0][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               22 |             66 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][3][mode]                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               26 |             66 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][idata][319]_i_1_n_0 |               28 |             74 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/itrace/rin[fptbuf][hold]                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               31 |             74 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_8[0]        |                                                                                 |               60 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_0[0]        |                                                                                 |               46 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_1[0]        |                                                                                 |               39 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_10[0]       |                                                                                 |               42 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_11[0]       |                                                                                 |               47 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_12[0]       |                                                                                 |               46 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_14[0]       |                                                                                 |               40 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_15[0]       |                                                                                 |               43 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_2[0]        |                                                                                 |               40 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_3[0]        |                                                                                 |               47 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_4[0]        |                                                                                 |               40 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_5[0]        |                                                                                 |               40 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_6[0]        |                                                                                 |               45 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_7[0]        |                                                                                 |               51 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_9[0]        |                                                                                 |               64 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_13[0]       |                                                                                 |               41 |             76 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_33[0]                           |                                                                                 |               53 |             77 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2vaddr][39]_i_1_n_0                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               42 |             78 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dtagpipe][1][20]_i_1_n_0                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               51 |             84 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_35[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               86 |             95 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mgen.div0/r[divisor]                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               41 |             96 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][1][addr]                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               34 |             98 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2stbuf][0][addr][31]_i_1_n_0              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               53 |             98 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][2][addr]                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               29 |             98 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][3][addr]                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               34 |             98 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_35[0]                           |                                                                                 |               83 |            101 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                             |                                                                                 |               49 |            102 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                             | core0/noelv0/cpuloop[0].core/u0/iu0/r[wb][bht_phistory]                         |               56 |            110 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_36[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               65 |            128 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[ctrl]                                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |               57 |            134 |
|  clockers0/clkm                                         |                                                                                            |                                                                                 |               98 |            185 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_32[0]                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              165 |            273 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/v[irep][hitv]                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              128 |            297 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/grplic0/SS[0]                                                      |              200 |            492 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/iu0/r[d][buff][pc]                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              136 |            519 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              220 |            540 |
|  clockers0/clkm                                         |                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              679 |           1626 |
|  clockers0/clkm                                         | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                       |              985 |           2475 |
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


