--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml Zsy_OLEDModule.twx Zsy_OLEDModule.ncd -o
Zsy_OLEDModule.twr Zsy_OLEDModule.pcf

Design file:              Zsy_OLEDModule.ncd
Physical constraint file: Zsy_OLEDModule.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
char_addr<0>|    1.163(R)|    0.072(R)|clk_BUFGP         |   0.000|
char_addr<1>|    1.595(R)|    0.078(R)|clk_BUFGP         |   0.000|
char_addr<2>|    1.756(R)|    0.081(R)|clk_BUFGP         |   0.000|
char_addr<3>|    1.736(R)|   -0.060(R)|clk_BUFGP         |   0.000|
en          |    5.842(R)|   -0.080(R)|clk_BUFGP         |   0.000|
rst_n       |    4.695(R)|   -0.420(R)|clk_BUFGP         |   0.000|
x<1>        |    4.771(R)|   -3.095(R)|clk_BUFGP         |   0.000|
x<2>        |    4.153(R)|   -2.609(R)|clk_BUFGP         |   0.000|
x<3>        |    3.546(R)|   -2.124(R)|clk_BUFGP         |   0.000|
x<4>        |    3.151(R)|   -1.808(R)|clk_BUFGP         |   0.000|
x<5>        |    2.550(R)|   -1.317(R)|clk_BUFGP         |   0.000|
x<6>        |    2.974(R)|   -1.665(R)|clk_BUFGP         |   0.000|
x<7>        |    2.279(R)|   -1.110(R)|clk_BUFGP         |   0.000|
y<0>        |    3.293(R)|   -1.258(R)|clk_BUFGP         |   0.000|
y<1>        |    3.576(R)|   -1.533(R)|clk_BUFGP         |   0.000|
y<2>        |    3.712(R)|   -1.327(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cs_n        |    7.053(R)|clk_BUFGP         |   0.000|
dc          |    7.445(R)|clk_BUFGP         |   0.000|
done        |    6.894(R)|clk_BUFGP         |   0.000|
oled_rst    |    9.214(R)|clk_BUFGP         |   0.000|
sclk        |    6.776(R)|clk_BUFGP         |   0.000|
sdin        |    6.917(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.582|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 01 09:47:07 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4521 MB



