# compile vhdl design source files
vhdl xil_defaultlib  "../../../inner_product_fifo.srcs/sources_1/ip/ram2/ram2_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../inner_product_fifo.srcs/sources_1/ip/ram1/ram1_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../inner_product_fifo.srcs/sources_1/new/dot.vhd"
vhdl xil_defaultlib  "../../../inner_product_fifo.srcs/sources_1/new/dot_tb.vhd"

# Do not sort compile order
nosort
