#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Oct 09 11:10:14 2024
# Process ID: 14012
# Log file: C:/Users/70139528/Downloads/Processor-20241009T060854Z-001/Processor/Processor/vivado.log
# Journal file: C:/Users/70139528/Downloads/Processor-20241009T060854Z-001/Processor/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\70139528\Downloads\Processor-20241009T060854Z-001\Processor\Processor\Processor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/70139528/Downloads/Processor-20241009T060854Z-001/Processor/Processor/Processor.srcs/sources_1/new/RegisterFile.v]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 09 11:41:12 2024...
