
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:     9M     9M     9M     9M ]
	progress: ..................................................
CYCLE =  100M [ INST:    19M    19M    19M    19M ]
	progress: ..................................................
CYCLE =  150M [ INST:    29M    29M    29M    29M ]
	progress: ..................................................
CYCLE =  200M [ INST:    38M    38M    38M    38M ]
	progress: ..................................................
CYCLE =  250M [ INST:    48M    48M    48M    48M ]
	progress: ..................................................
CYCLE =  300M [ INST:    58M    57M    57M    57M ]
	progress: ..................................................
CYCLE =  350M [ INST:    67M    67M    67M    67M ]
	progress: ..................................................
CYCLE =  400M [ INST:    77M    77M    77M    77M ]
	progress: ..................................................
CYCLE =  450M [ INST:    87M    86M    86M    86M ]
	progress: ........................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	231.34
SIM_TIME_IN_MEM         	1488.23
SYS_CYCLES              	489807657

CORE_0_INST             	100373926
CORE_0_IPC              	0.204925
CORE_0_MISSES           	29218464
CORE_0_ACCESSES         	31434335
CORE_0_MPKI             	291.096
CORE_0_APKI             	313.172

CORE_1_INST             	100108342
CORE_1_IPC              	0.204383
CORE_1_MISSES           	29204352
CORE_1_ACCESSES         	31412203
CORE_1_MPKI             	291.727
CORE_1_APKI             	313.782

CORE_2_INST             	100031374
CORE_2_IPC              	0.204226
CORE_2_MISSES           	29200735
CORE_2_ACCESSES         	31405789
CORE_2_MPKI             	291.916
CORE_2_APKI             	313.959

CORE_3_INST             	100000002
CORE_3_IPC              	0.204162
CORE_3_MISSES           	29215170
CORE_3_ACCESSES         	31403175
CORE_3_MPKI             	292.152
CORE_3_APKI             	314.032

LLC_MISSES              	116838721
LLC_ACCESSES            	125655502
LLC_MISS_RATE           	92.9834
LLC_LRU_WB_AVOIDED      	54008766

LLC_MISS_PENALTY        	827.853

OS_MAPPED_PAGES         	968140
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	1848

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       277124   # ACTs Counter
acts.0.7.1                     =       270233   # ACTs Counter
acts.0.7.0                     =       268863   # ACTs Counter
acts.0.6.2                     =       273178   # ACTs Counter
acts.0.6.1                     =       270106   # ACTs Counter
acts.0.5.2                     =       276263   # ACTs Counter
acts.0.5.1                     =       272504   # ACTs Counter
acts.0.4.3                     =       276327   # ACTs Counter
acts.0.4.2                     =       274131   # ACTs Counter
acts.0.4.1                     =       272055   # ACTs Counter
acts.0.4.0                     =       271347   # ACTs Counter
acts.0.3.3                     =       276930   # ACTs Counter
acts.0.3.1                     =       272451   # ACTs Counter
acts.0.3.0                     =       271926   # ACTs Counter
acts.0.2.3                     =       275757   # ACTs Counter
acts.0.2.2                     =       273445   # ACTs Counter
num_ondemand_pres              =      7783963   # Number of ondemend PRE commands
num_pre_cmds                   =      8742275   # Number of PRE commands
num_act_cmds                   =      8742305   # Number of ACT commands
num_write_row_hits             =        97928   # Number of write row buffer hits
num_writes_done                =     31336704   # Number of read requests issued
acts.0.5.0                     =       270696   # ACTs Counter
num_read_cmds                  =     31419523   # Number of READ/READP commands
num_refab_cmds                 =        31297   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       276869   # ACTs Counter
acts.0.1.2                     =       273455   # ACTs Counter
num_read_row_hits              =     23243383   # Number of read row buffer hits
num_reads_done                 =     31419522   # Number of read requests issued
acts.0.7.2                     =       273131   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       268752   # ACTs Counter
acts.0.2.1                     =       271317   # ACTs Counter
num_write_cmds                 =       500644   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       270774   # ACTs Counter
num_cycles                     =    293884595   # Number of DRAM cycles
acts.0.5.3                     =       281919   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       274423   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       275303   # ACTs Counter
acts.0.0.2                     =       273043   # ACTs Counter
acts.0.1.0                     =       270977   # ACTs Counter
acts.0.0.1                     =       270988   # ACTs Counter
acts.0.1.1                     =       271515   # ACTs Counter
acts.0.2.0                     =       270847   # ACTs Counter
acts.0.1.3                     =       275656   # ACTs Counter
rank_active_cycles.0           =    261831476   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     32053119   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =     10491488   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      4134444   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =      1125865   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       265479   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         6012   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            8   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     56356163   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2746599   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1368281   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       968566   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       520785   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       238759   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       195097   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        91172   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        64536   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        35961   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       170326   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            2   # Write cmd latency (cycles)
write_latency[180-199]         =            1   # Write cmd latency (cycles)
write_latency[200-]            =       500639   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        51549   # Read request latency (cycles)
read_latency[60-79]            =        83657   # Read request latency (cycles)
read_latency[80-99]            =       186554   # Read request latency (cycles)
read_latency[100-119]          =       257007   # Read request latency (cycles)
read_latency[120-139]          =       802564   # Read request latency (cycles)
read_latency[140-159]          =      1411223   # Read request latency (cycles)
read_latency[160-179]          =      1431662   # Read request latency (cycles)
read_latency[180-199]          =      1059071   # Read request latency (cycles)
read_latency[200-]             =     26136232   # Read request latency (cycles)
refab_energy                   =  5.85375e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.76805e+09   # Write energy
read_energy                    =   2.7991e+11   # Read energy
act_energy                     =  9.94525e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.13853e+10   # Precharge standby energy rank.0
act_stb_energy.0               =  1.30706e+11   # Active standby energy rank.0
average_read_latency           =      496.583   # Average read request latency (cycles)
average_interarrival           =      4.68295   # Average request interarrival latency (cycles)
total_energy                   =  5.25222e+11   # Total energy (pJ)
average_power                  =      1787.17   # Average power (mW)
average_bandwidth              =      32.8524   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       277346   # ACTs Counter
acts.0.7.1                     =       270184   # ACTs Counter
acts.0.7.0                     =       269285   # ACTs Counter
acts.0.6.2                     =       272915   # ACTs Counter
acts.0.6.1                     =       269974   # ACTs Counter
acts.0.5.2                     =       273791   # ACTs Counter
acts.0.5.1                     =       270212   # ACTs Counter
acts.0.4.3                     =       275798   # ACTs Counter
acts.0.4.2                     =       273827   # ACTs Counter
acts.0.4.1                     =       271853   # ACTs Counter
acts.0.4.0                     =       271127   # ACTs Counter
acts.0.3.3                     =       276662   # ACTs Counter
acts.0.3.1                     =       272703   # ACTs Counter
acts.0.3.0                     =       271943   # ACTs Counter
acts.0.2.3                     =       276620   # ACTs Counter
acts.0.2.2                     =       274174   # ACTs Counter
num_ondemand_pres              =      7777717   # Number of ondemend PRE commands
num_pre_cmds                   =      8735850   # Number of PRE commands
num_act_cmds                   =      8735881   # Number of ACT commands
num_write_row_hits             =        97797   # Number of write row buffer hits
num_writes_done                =     31355462   # Number of read requests issued
acts.0.5.0                     =       268628   # ACTs Counter
num_read_cmds                  =     31419568   # Number of READ/READP commands
num_refab_cmds                 =        31297   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       276650   # ACTs Counter
acts.0.1.2                     =       273567   # ACTs Counter
num_read_row_hits              =     23251927   # Number of read row buffer hits
num_reads_done                 =     31419571   # Number of read requests issued
acts.0.7.2                     =       273434   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       268838   # ACTs Counter
acts.0.2.1                     =       272215   # ACTs Counter
num_write_cmds                 =       501222   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       270761   # ACTs Counter
num_cycles                     =    293884595   # Number of DRAM cycles
acts.0.5.3                     =       278313   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       274693   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       275638   # ACTs Counter
acts.0.0.2                     =       273429   # ACTs Counter
acts.0.1.0                     =       271128   # ACTs Counter
acts.0.0.1                     =       271483   # ACTs Counter
acts.0.1.1                     =       271382   # ACTs Counter
acts.0.2.0                     =       271597   # ACTs Counter
acts.0.1.3                     =       275711   # ACTs Counter
rank_active_cycles.0           =    261830821   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     32053774   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =     10491474   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      4138821   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =      1123129   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       263860   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         6003   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            9   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     56357238   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2759442   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1373906   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       972412   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       522681   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       238302   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       193754   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        90643   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        63769   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        35768   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       167136   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =       501221   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        55796   # Read request latency (cycles)
read_latency[60-79]            =        88688   # Read request latency (cycles)
read_latency[80-99]            =       193241   # Read request latency (cycles)
read_latency[100-119]          =       263692   # Read request latency (cycles)
read_latency[120-139]          =       815307   # Read request latency (cycles)
read_latency[140-159]          =      1416677   # Read request latency (cycles)
read_latency[160-179]          =      1434102   # Read request latency (cycles)
read_latency[180-199]          =      1042864   # Read request latency (cycles)
read_latency[200-]             =     26109197   # Read request latency (cycles)
refab_energy                   =  5.85375e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.7724e+09   # Write energy
read_energy                    =  2.79911e+11   # Read energy
act_energy                     =  9.93794e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.13855e+10   # Precharge standby energy rank.0
act_stb_energy.0               =  1.30706e+11   # Active standby energy rank.0
average_read_latency           =      495.273   # Average read request latency (cycles)
average_interarrival           =      4.68155   # Average request interarrival latency (cycles)
total_energy                   =  5.25154e+11   # Total energy (pJ)
average_power                  =      1786.94   # Average power (mW)
average_bandwidth              =      32.8622   # Average bandwidth
