// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln45,
        A_address0,
        A_ce0,
        A_q0,
        row_buf_63_out,
        row_buf_63_out_ap_vld,
        row_buf_62_out,
        row_buf_62_out_ap_vld,
        row_buf_61_out,
        row_buf_61_out_ap_vld,
        row_buf_60_out,
        row_buf_60_out_ap_vld,
        row_buf_59_out,
        row_buf_59_out_ap_vld,
        row_buf_58_out,
        row_buf_58_out_ap_vld,
        row_buf_57_out,
        row_buf_57_out_ap_vld,
        row_buf_56_out,
        row_buf_56_out_ap_vld,
        row_buf_55_out,
        row_buf_55_out_ap_vld,
        row_buf_54_out,
        row_buf_54_out_ap_vld,
        row_buf_53_out,
        row_buf_53_out_ap_vld,
        row_buf_52_out,
        row_buf_52_out_ap_vld,
        row_buf_51_out,
        row_buf_51_out_ap_vld,
        row_buf_50_out,
        row_buf_50_out_ap_vld,
        row_buf_49_out,
        row_buf_49_out_ap_vld,
        row_buf_48_out,
        row_buf_48_out_ap_vld,
        row_buf_47_out,
        row_buf_47_out_ap_vld,
        row_buf_46_out,
        row_buf_46_out_ap_vld,
        row_buf_45_out,
        row_buf_45_out_ap_vld,
        row_buf_44_out,
        row_buf_44_out_ap_vld,
        row_buf_43_out,
        row_buf_43_out_ap_vld,
        row_buf_42_out,
        row_buf_42_out_ap_vld,
        row_buf_41_out,
        row_buf_41_out_ap_vld,
        row_buf_40_out,
        row_buf_40_out_ap_vld,
        row_buf_39_out,
        row_buf_39_out_ap_vld,
        row_buf_38_out,
        row_buf_38_out_ap_vld,
        row_buf_37_out,
        row_buf_37_out_ap_vld,
        row_buf_36_out,
        row_buf_36_out_ap_vld,
        row_buf_35_out,
        row_buf_35_out_ap_vld,
        row_buf_34_out,
        row_buf_34_out_ap_vld,
        row_buf_33_out,
        row_buf_33_out_ap_vld,
        row_buf_32_out,
        row_buf_32_out_ap_vld,
        row_buf_31_out,
        row_buf_31_out_ap_vld,
        row_buf_30_out,
        row_buf_30_out_ap_vld,
        row_buf_29_out,
        row_buf_29_out_ap_vld,
        row_buf_28_out,
        row_buf_28_out_ap_vld,
        row_buf_27_out,
        row_buf_27_out_ap_vld,
        row_buf_26_out,
        row_buf_26_out_ap_vld,
        row_buf_25_out,
        row_buf_25_out_ap_vld,
        row_buf_24_out,
        row_buf_24_out_ap_vld,
        row_buf_23_out,
        row_buf_23_out_ap_vld,
        row_buf_22_out,
        row_buf_22_out_ap_vld,
        row_buf_21_out,
        row_buf_21_out_ap_vld,
        row_buf_20_out,
        row_buf_20_out_ap_vld,
        row_buf_19_out,
        row_buf_19_out_ap_vld,
        row_buf_18_out,
        row_buf_18_out_ap_vld,
        row_buf_17_out,
        row_buf_17_out_ap_vld,
        row_buf_16_out,
        row_buf_16_out_ap_vld,
        row_buf_15_out,
        row_buf_15_out_ap_vld,
        row_buf_14_out,
        row_buf_14_out_ap_vld,
        row_buf_13_out,
        row_buf_13_out_ap_vld,
        row_buf_12_out,
        row_buf_12_out_ap_vld,
        row_buf_11_out,
        row_buf_11_out_ap_vld,
        row_buf_10_out,
        row_buf_10_out_ap_vld,
        row_buf_9_out,
        row_buf_9_out_ap_vld,
        row_buf_8_out,
        row_buf_8_out_ap_vld,
        row_buf_7_out,
        row_buf_7_out_ap_vld,
        row_buf_6_out,
        row_buf_6_out_ap_vld,
        row_buf_5_out,
        row_buf_5_out_ap_vld,
        row_buf_4_out,
        row_buf_4_out_ap_vld,
        row_buf_3_out,
        row_buf_3_out_ap_vld,
        row_buf_2_out,
        row_buf_2_out_ap_vld,
        row_buf_1_out,
        row_buf_1_out_ap_vld,
        row_buf_out,
        row_buf_out_ap_vld,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] zext_ln45;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [23:0] row_buf_63_out;
output   row_buf_63_out_ap_vld;
output  [23:0] row_buf_62_out;
output   row_buf_62_out_ap_vld;
output  [23:0] row_buf_61_out;
output   row_buf_61_out_ap_vld;
output  [23:0] row_buf_60_out;
output   row_buf_60_out_ap_vld;
output  [23:0] row_buf_59_out;
output   row_buf_59_out_ap_vld;
output  [23:0] row_buf_58_out;
output   row_buf_58_out_ap_vld;
output  [23:0] row_buf_57_out;
output   row_buf_57_out_ap_vld;
output  [23:0] row_buf_56_out;
output   row_buf_56_out_ap_vld;
output  [23:0] row_buf_55_out;
output   row_buf_55_out_ap_vld;
output  [23:0] row_buf_54_out;
output   row_buf_54_out_ap_vld;
output  [23:0] row_buf_53_out;
output   row_buf_53_out_ap_vld;
output  [23:0] row_buf_52_out;
output   row_buf_52_out_ap_vld;
output  [23:0] row_buf_51_out;
output   row_buf_51_out_ap_vld;
output  [23:0] row_buf_50_out;
output   row_buf_50_out_ap_vld;
output  [23:0] row_buf_49_out;
output   row_buf_49_out_ap_vld;
output  [23:0] row_buf_48_out;
output   row_buf_48_out_ap_vld;
output  [23:0] row_buf_47_out;
output   row_buf_47_out_ap_vld;
output  [23:0] row_buf_46_out;
output   row_buf_46_out_ap_vld;
output  [23:0] row_buf_45_out;
output   row_buf_45_out_ap_vld;
output  [23:0] row_buf_44_out;
output   row_buf_44_out_ap_vld;
output  [23:0] row_buf_43_out;
output   row_buf_43_out_ap_vld;
output  [23:0] row_buf_42_out;
output   row_buf_42_out_ap_vld;
output  [23:0] row_buf_41_out;
output   row_buf_41_out_ap_vld;
output  [23:0] row_buf_40_out;
output   row_buf_40_out_ap_vld;
output  [23:0] row_buf_39_out;
output   row_buf_39_out_ap_vld;
output  [23:0] row_buf_38_out;
output   row_buf_38_out_ap_vld;
output  [23:0] row_buf_37_out;
output   row_buf_37_out_ap_vld;
output  [23:0] row_buf_36_out;
output   row_buf_36_out_ap_vld;
output  [23:0] row_buf_35_out;
output   row_buf_35_out_ap_vld;
output  [23:0] row_buf_34_out;
output   row_buf_34_out_ap_vld;
output  [23:0] row_buf_33_out;
output   row_buf_33_out_ap_vld;
output  [23:0] row_buf_32_out;
output   row_buf_32_out_ap_vld;
output  [23:0] row_buf_31_out;
output   row_buf_31_out_ap_vld;
output  [23:0] row_buf_30_out;
output   row_buf_30_out_ap_vld;
output  [23:0] row_buf_29_out;
output   row_buf_29_out_ap_vld;
output  [23:0] row_buf_28_out;
output   row_buf_28_out_ap_vld;
output  [23:0] row_buf_27_out;
output   row_buf_27_out_ap_vld;
output  [23:0] row_buf_26_out;
output   row_buf_26_out_ap_vld;
output  [23:0] row_buf_25_out;
output   row_buf_25_out_ap_vld;
output  [23:0] row_buf_24_out;
output   row_buf_24_out_ap_vld;
output  [23:0] row_buf_23_out;
output   row_buf_23_out_ap_vld;
output  [23:0] row_buf_22_out;
output   row_buf_22_out_ap_vld;
output  [23:0] row_buf_21_out;
output   row_buf_21_out_ap_vld;
output  [23:0] row_buf_20_out;
output   row_buf_20_out_ap_vld;
output  [23:0] row_buf_19_out;
output   row_buf_19_out_ap_vld;
output  [23:0] row_buf_18_out;
output   row_buf_18_out_ap_vld;
output  [23:0] row_buf_17_out;
output   row_buf_17_out_ap_vld;
output  [23:0] row_buf_16_out;
output   row_buf_16_out_ap_vld;
output  [23:0] row_buf_15_out;
output   row_buf_15_out_ap_vld;
output  [23:0] row_buf_14_out;
output   row_buf_14_out_ap_vld;
output  [23:0] row_buf_13_out;
output   row_buf_13_out_ap_vld;
output  [23:0] row_buf_12_out;
output   row_buf_12_out_ap_vld;
output  [23:0] row_buf_11_out;
output   row_buf_11_out_ap_vld;
output  [23:0] row_buf_10_out;
output   row_buf_10_out_ap_vld;
output  [23:0] row_buf_9_out;
output   row_buf_9_out_ap_vld;
output  [23:0] row_buf_8_out;
output   row_buf_8_out_ap_vld;
output  [23:0] row_buf_7_out;
output   row_buf_7_out_ap_vld;
output  [23:0] row_buf_6_out;
output   row_buf_6_out_ap_vld;
output  [23:0] row_buf_5_out;
output   row_buf_5_out_ap_vld;
output  [23:0] row_buf_4_out;
output   row_buf_4_out_ap_vld;
output  [23:0] row_buf_3_out;
output   row_buf_3_out_ap_vld;
output  [23:0] row_buf_2_out;
output   row_buf_2_out_ap_vld;
output  [23:0] row_buf_1_out;
output   row_buf_1_out_ap_vld;
output  [23:0] row_buf_out;
output   row_buf_out_ap_vld;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg row_buf_63_out_ap_vld;
reg row_buf_62_out_ap_vld;
reg row_buf_61_out_ap_vld;
reg row_buf_60_out_ap_vld;
reg row_buf_59_out_ap_vld;
reg row_buf_58_out_ap_vld;
reg row_buf_57_out_ap_vld;
reg row_buf_56_out_ap_vld;
reg row_buf_55_out_ap_vld;
reg row_buf_54_out_ap_vld;
reg row_buf_53_out_ap_vld;
reg row_buf_52_out_ap_vld;
reg row_buf_51_out_ap_vld;
reg row_buf_50_out_ap_vld;
reg row_buf_49_out_ap_vld;
reg row_buf_48_out_ap_vld;
reg row_buf_47_out_ap_vld;
reg row_buf_46_out_ap_vld;
reg row_buf_45_out_ap_vld;
reg row_buf_44_out_ap_vld;
reg row_buf_43_out_ap_vld;
reg row_buf_42_out_ap_vld;
reg row_buf_41_out_ap_vld;
reg row_buf_40_out_ap_vld;
reg row_buf_39_out_ap_vld;
reg row_buf_38_out_ap_vld;
reg row_buf_37_out_ap_vld;
reg row_buf_36_out_ap_vld;
reg row_buf_35_out_ap_vld;
reg row_buf_34_out_ap_vld;
reg row_buf_33_out_ap_vld;
reg row_buf_32_out_ap_vld;
reg row_buf_31_out_ap_vld;
reg row_buf_30_out_ap_vld;
reg row_buf_29_out_ap_vld;
reg row_buf_28_out_ap_vld;
reg row_buf_27_out_ap_vld;
reg row_buf_26_out_ap_vld;
reg row_buf_25_out_ap_vld;
reg row_buf_24_out_ap_vld;
reg row_buf_23_out_ap_vld;
reg row_buf_22_out_ap_vld;
reg row_buf_21_out_ap_vld;
reg row_buf_20_out_ap_vld;
reg row_buf_19_out_ap_vld;
reg row_buf_18_out_ap_vld;
reg row_buf_17_out_ap_vld;
reg row_buf_16_out_ap_vld;
reg row_buf_15_out_ap_vld;
reg row_buf_14_out_ap_vld;
reg row_buf_13_out_ap_vld;
reg row_buf_12_out_ap_vld;
reg row_buf_11_out_ap_vld;
reg row_buf_10_out_ap_vld;
reg row_buf_9_out_ap_vld;
reg row_buf_8_out_ap_vld;
reg row_buf_7_out_ap_vld;
reg row_buf_6_out_ap_vld;
reg row_buf_5_out_ap_vld;
reg row_buf_4_out_ap_vld;
reg row_buf_3_out_ap_vld;
reg row_buf_2_out_ap_vld;
reg row_buf_1_out_ap_vld;
reg row_buf_out_ap_vld;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln43_fu_1061_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln43_fu_1088_p1;
reg   [5:0] trunc_ln43_reg_2292;
wire   [63:0] zext_ln45_2_fu_1083_p1;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_310;
wire   [23:0] select_ln47_1_fu_1612_p3;
wire    ap_loop_init;
reg   [6:0] j_1_fu_314;
wire   [6:0] add_ln43_fu_1067_p2;
reg   [6:0] ap_sig_allocacmp_j;
reg   [23:0] row_buf_fu_318;
reg   [23:0] row_buf_1_fu_322;
reg   [23:0] row_buf_2_fu_326;
reg   [23:0] row_buf_3_fu_330;
reg   [23:0] row_buf_4_fu_334;
reg   [23:0] row_buf_5_fu_338;
reg   [23:0] row_buf_6_fu_342;
reg   [23:0] row_buf_7_fu_346;
reg   [23:0] row_buf_8_fu_350;
reg   [23:0] row_buf_9_fu_354;
reg   [23:0] row_buf_10_fu_358;
reg   [23:0] row_buf_11_fu_362;
reg   [23:0] row_buf_12_fu_366;
reg   [23:0] row_buf_13_fu_370;
reg   [23:0] row_buf_14_fu_374;
reg   [23:0] row_buf_15_fu_378;
reg   [23:0] row_buf_16_fu_382;
reg   [23:0] row_buf_17_fu_386;
reg   [23:0] row_buf_18_fu_390;
reg   [23:0] row_buf_19_fu_394;
reg   [23:0] row_buf_20_fu_398;
reg   [23:0] row_buf_21_fu_402;
reg   [23:0] row_buf_22_fu_406;
reg   [23:0] row_buf_23_fu_410;
reg   [23:0] row_buf_24_fu_414;
reg   [23:0] row_buf_25_fu_418;
reg   [23:0] row_buf_26_fu_422;
reg   [23:0] row_buf_27_fu_426;
reg   [23:0] row_buf_28_fu_430;
reg   [23:0] row_buf_29_fu_434;
reg   [23:0] row_buf_30_fu_438;
reg   [23:0] row_buf_31_fu_442;
reg   [23:0] row_buf_32_fu_446;
reg   [23:0] row_buf_33_fu_450;
reg   [23:0] row_buf_34_fu_454;
reg   [23:0] row_buf_35_fu_458;
reg   [23:0] row_buf_36_fu_462;
reg   [23:0] row_buf_37_fu_466;
reg   [23:0] row_buf_38_fu_470;
reg   [23:0] row_buf_39_fu_474;
reg   [23:0] row_buf_40_fu_478;
reg   [23:0] row_buf_41_fu_482;
reg   [23:0] row_buf_42_fu_486;
reg   [23:0] row_buf_43_fu_490;
reg   [23:0] row_buf_44_fu_494;
reg   [23:0] row_buf_45_fu_498;
reg   [23:0] row_buf_46_fu_502;
reg   [23:0] row_buf_47_fu_506;
reg   [23:0] row_buf_48_fu_510;
reg   [23:0] row_buf_49_fu_514;
reg   [23:0] row_buf_50_fu_518;
reg   [23:0] row_buf_51_fu_522;
reg   [23:0] row_buf_52_fu_526;
reg   [23:0] row_buf_53_fu_530;
reg   [23:0] row_buf_54_fu_534;
reg   [23:0] row_buf_55_fu_538;
reg   [23:0] row_buf_56_fu_542;
reg   [23:0] row_buf_57_fu_546;
reg   [23:0] row_buf_58_fu_550;
reg   [23:0] row_buf_59_fu_554;
reg   [23:0] row_buf_60_fu_558;
reg   [23:0] row_buf_61_fu_562;
reg   [23:0] row_buf_62_fu_566;
reg   [23:0] row_buf_63_fu_570;
wire    ap_block_pp0_stage0_01001;
reg    A_ce0_local;
wire   [13:0] zext_ln45_1_fu_1073_p1;
wire   [13:0] add_ln45_fu_1077_p2;
wire  signed [23:0] sext_ln47_fu_1550_p0;
wire  signed [23:0] sext_ln47_1_fu_1554_p0;
wire  signed [23:0] add_ln47_fu_1558_p0;
wire  signed [23:0] add_ln47_fu_1558_p1;
wire  signed [24:0] sext_ln47_1_fu_1554_p1;
wire  signed [24:0] sext_ln47_fu_1550_p1;
wire   [24:0] add_ln47_1_fu_1564_p2;
wire   [23:0] add_ln47_fu_1558_p2;
wire   [0:0] tmp_fu_1570_p3;
wire   [0:0] tmp_130_fu_1578_p3;
wire   [0:0] xor_ln47_fu_1586_p2;
wire   [0:0] and_ln47_fu_1592_p2;
wire   [0:0] xor_ln47_1_fu_1598_p2;
wire   [23:0] select_ln47_fu_1604_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 empty_fu_310 = 24'd0;
#0 j_1_fu_314 = 7'd0;
#0 row_buf_fu_318 = 24'd0;
#0 row_buf_1_fu_322 = 24'd0;
#0 row_buf_2_fu_326 = 24'd0;
#0 row_buf_3_fu_330 = 24'd0;
#0 row_buf_4_fu_334 = 24'd0;
#0 row_buf_5_fu_338 = 24'd0;
#0 row_buf_6_fu_342 = 24'd0;
#0 row_buf_7_fu_346 = 24'd0;
#0 row_buf_8_fu_350 = 24'd0;
#0 row_buf_9_fu_354 = 24'd0;
#0 row_buf_10_fu_358 = 24'd0;
#0 row_buf_11_fu_362 = 24'd0;
#0 row_buf_12_fu_366 = 24'd0;
#0 row_buf_13_fu_370 = 24'd0;
#0 row_buf_14_fu_374 = 24'd0;
#0 row_buf_15_fu_378 = 24'd0;
#0 row_buf_16_fu_382 = 24'd0;
#0 row_buf_17_fu_386 = 24'd0;
#0 row_buf_18_fu_390 = 24'd0;
#0 row_buf_19_fu_394 = 24'd0;
#0 row_buf_20_fu_398 = 24'd0;
#0 row_buf_21_fu_402 = 24'd0;
#0 row_buf_22_fu_406 = 24'd0;
#0 row_buf_23_fu_410 = 24'd0;
#0 row_buf_24_fu_414 = 24'd0;
#0 row_buf_25_fu_418 = 24'd0;
#0 row_buf_26_fu_422 = 24'd0;
#0 row_buf_27_fu_426 = 24'd0;
#0 row_buf_28_fu_430 = 24'd0;
#0 row_buf_29_fu_434 = 24'd0;
#0 row_buf_30_fu_438 = 24'd0;
#0 row_buf_31_fu_442 = 24'd0;
#0 row_buf_32_fu_446 = 24'd0;
#0 row_buf_33_fu_450 = 24'd0;
#0 row_buf_34_fu_454 = 24'd0;
#0 row_buf_35_fu_458 = 24'd0;
#0 row_buf_36_fu_462 = 24'd0;
#0 row_buf_37_fu_466 = 24'd0;
#0 row_buf_38_fu_470 = 24'd0;
#0 row_buf_39_fu_474 = 24'd0;
#0 row_buf_40_fu_478 = 24'd0;
#0 row_buf_41_fu_482 = 24'd0;
#0 row_buf_42_fu_486 = 24'd0;
#0 row_buf_43_fu_490 = 24'd0;
#0 row_buf_44_fu_494 = 24'd0;
#0 row_buf_45_fu_498 = 24'd0;
#0 row_buf_46_fu_502 = 24'd0;
#0 row_buf_47_fu_506 = 24'd0;
#0 row_buf_48_fu_510 = 24'd0;
#0 row_buf_49_fu_514 = 24'd0;
#0 row_buf_50_fu_518 = 24'd0;
#0 row_buf_51_fu_522 = 24'd0;
#0 row_buf_52_fu_526 = 24'd0;
#0 row_buf_53_fu_530 = 24'd0;
#0 row_buf_54_fu_534 = 24'd0;
#0 row_buf_55_fu_538 = 24'd0;
#0 row_buf_56_fu_542 = 24'd0;
#0 row_buf_57_fu_546 = 24'd0;
#0 row_buf_58_fu_550 = 24'd0;
#0 row_buf_59_fu_554 = 24'd0;
#0 row_buf_60_fu_558 = 24'd0;
#0 row_buf_61_fu_562 = 24'd0;
#0 row_buf_62_fu_566 = 24'd0;
#0 row_buf_63_fu_570 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_310 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_310 <= select_ln47_1_fu_1612_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln43_fu_1061_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_1_fu_314 <= add_ln43_fu_1067_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_1_fu_314 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd10))) begin
        row_buf_10_fu_358 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd11))) begin
        row_buf_11_fu_362 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd12))) begin
        row_buf_12_fu_366 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd13))) begin
        row_buf_13_fu_370 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd14))) begin
        row_buf_14_fu_374 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd15))) begin
        row_buf_15_fu_378 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd16))) begin
        row_buf_16_fu_382 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd17))) begin
        row_buf_17_fu_386 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd18))) begin
        row_buf_18_fu_390 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd19))) begin
        row_buf_19_fu_394 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd1))) begin
        row_buf_1_fu_322 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd20))) begin
        row_buf_20_fu_398 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd21))) begin
        row_buf_21_fu_402 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd22))) begin
        row_buf_22_fu_406 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd23))) begin
        row_buf_23_fu_410 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd24))) begin
        row_buf_24_fu_414 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd25))) begin
        row_buf_25_fu_418 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd26))) begin
        row_buf_26_fu_422 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd27))) begin
        row_buf_27_fu_426 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd28))) begin
        row_buf_28_fu_430 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd29))) begin
        row_buf_29_fu_434 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd2))) begin
        row_buf_2_fu_326 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd30))) begin
        row_buf_30_fu_438 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd31))) begin
        row_buf_31_fu_442 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd32))) begin
        row_buf_32_fu_446 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd33))) begin
        row_buf_33_fu_450 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd34))) begin
        row_buf_34_fu_454 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd35))) begin
        row_buf_35_fu_458 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd36))) begin
        row_buf_36_fu_462 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd37))) begin
        row_buf_37_fu_466 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd38))) begin
        row_buf_38_fu_470 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd39))) begin
        row_buf_39_fu_474 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd3))) begin
        row_buf_3_fu_330 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd40))) begin
        row_buf_40_fu_478 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd41))) begin
        row_buf_41_fu_482 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd42))) begin
        row_buf_42_fu_486 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd43))) begin
        row_buf_43_fu_490 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd44))) begin
        row_buf_44_fu_494 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd45))) begin
        row_buf_45_fu_498 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd46))) begin
        row_buf_46_fu_502 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd47))) begin
        row_buf_47_fu_506 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd48))) begin
        row_buf_48_fu_510 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd49))) begin
        row_buf_49_fu_514 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd4))) begin
        row_buf_4_fu_334 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd50))) begin
        row_buf_50_fu_518 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd51))) begin
        row_buf_51_fu_522 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd52))) begin
        row_buf_52_fu_526 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd53))) begin
        row_buf_53_fu_530 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd54))) begin
        row_buf_54_fu_534 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd55))) begin
        row_buf_55_fu_538 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd56))) begin
        row_buf_56_fu_542 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd57))) begin
        row_buf_57_fu_546 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd58))) begin
        row_buf_58_fu_550 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd59))) begin
        row_buf_59_fu_554 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd5))) begin
        row_buf_5_fu_338 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd60))) begin
        row_buf_60_fu_558 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd61))) begin
        row_buf_61_fu_562 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd62))) begin
        row_buf_62_fu_566 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd63))) begin
        row_buf_63_fu_570 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd6))) begin
        row_buf_6_fu_342 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd7))) begin
        row_buf_7_fu_346 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd8))) begin
        row_buf_8_fu_350 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd9))) begin
        row_buf_9_fu_354 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln43_reg_2292 == 6'd0))) begin
        row_buf_fu_318 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln43_reg_2292 <= trunc_ln43_fu_1088_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_ce0_local = 1'b1;
    end else begin
        A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_314;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_10_out_ap_vld = 1'b1;
    end else begin
        row_buf_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_11_out_ap_vld = 1'b1;
    end else begin
        row_buf_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_12_out_ap_vld = 1'b1;
    end else begin
        row_buf_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_13_out_ap_vld = 1'b1;
    end else begin
        row_buf_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_14_out_ap_vld = 1'b1;
    end else begin
        row_buf_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_15_out_ap_vld = 1'b1;
    end else begin
        row_buf_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_16_out_ap_vld = 1'b1;
    end else begin
        row_buf_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_17_out_ap_vld = 1'b1;
    end else begin
        row_buf_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_18_out_ap_vld = 1'b1;
    end else begin
        row_buf_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_19_out_ap_vld = 1'b1;
    end else begin
        row_buf_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_1_out_ap_vld = 1'b1;
    end else begin
        row_buf_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_20_out_ap_vld = 1'b1;
    end else begin
        row_buf_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_21_out_ap_vld = 1'b1;
    end else begin
        row_buf_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_22_out_ap_vld = 1'b1;
    end else begin
        row_buf_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_23_out_ap_vld = 1'b1;
    end else begin
        row_buf_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_24_out_ap_vld = 1'b1;
    end else begin
        row_buf_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_25_out_ap_vld = 1'b1;
    end else begin
        row_buf_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_26_out_ap_vld = 1'b1;
    end else begin
        row_buf_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_27_out_ap_vld = 1'b1;
    end else begin
        row_buf_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_28_out_ap_vld = 1'b1;
    end else begin
        row_buf_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_29_out_ap_vld = 1'b1;
    end else begin
        row_buf_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_2_out_ap_vld = 1'b1;
    end else begin
        row_buf_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_30_out_ap_vld = 1'b1;
    end else begin
        row_buf_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_31_out_ap_vld = 1'b1;
    end else begin
        row_buf_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_32_out_ap_vld = 1'b1;
    end else begin
        row_buf_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_33_out_ap_vld = 1'b1;
    end else begin
        row_buf_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_34_out_ap_vld = 1'b1;
    end else begin
        row_buf_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_35_out_ap_vld = 1'b1;
    end else begin
        row_buf_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_36_out_ap_vld = 1'b1;
    end else begin
        row_buf_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_37_out_ap_vld = 1'b1;
    end else begin
        row_buf_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_38_out_ap_vld = 1'b1;
    end else begin
        row_buf_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_39_out_ap_vld = 1'b1;
    end else begin
        row_buf_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_3_out_ap_vld = 1'b1;
    end else begin
        row_buf_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_40_out_ap_vld = 1'b1;
    end else begin
        row_buf_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_41_out_ap_vld = 1'b1;
    end else begin
        row_buf_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_42_out_ap_vld = 1'b1;
    end else begin
        row_buf_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_43_out_ap_vld = 1'b1;
    end else begin
        row_buf_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_44_out_ap_vld = 1'b1;
    end else begin
        row_buf_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_45_out_ap_vld = 1'b1;
    end else begin
        row_buf_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_46_out_ap_vld = 1'b1;
    end else begin
        row_buf_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_47_out_ap_vld = 1'b1;
    end else begin
        row_buf_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_48_out_ap_vld = 1'b1;
    end else begin
        row_buf_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_49_out_ap_vld = 1'b1;
    end else begin
        row_buf_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_4_out_ap_vld = 1'b1;
    end else begin
        row_buf_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_50_out_ap_vld = 1'b1;
    end else begin
        row_buf_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_51_out_ap_vld = 1'b1;
    end else begin
        row_buf_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_52_out_ap_vld = 1'b1;
    end else begin
        row_buf_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_53_out_ap_vld = 1'b1;
    end else begin
        row_buf_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_54_out_ap_vld = 1'b1;
    end else begin
        row_buf_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_55_out_ap_vld = 1'b1;
    end else begin
        row_buf_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_56_out_ap_vld = 1'b1;
    end else begin
        row_buf_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_57_out_ap_vld = 1'b1;
    end else begin
        row_buf_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_58_out_ap_vld = 1'b1;
    end else begin
        row_buf_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_59_out_ap_vld = 1'b1;
    end else begin
        row_buf_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_5_out_ap_vld = 1'b1;
    end else begin
        row_buf_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_60_out_ap_vld = 1'b1;
    end else begin
        row_buf_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_61_out_ap_vld = 1'b1;
    end else begin
        row_buf_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_62_out_ap_vld = 1'b1;
    end else begin
        row_buf_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_63_out_ap_vld = 1'b1;
    end else begin
        row_buf_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_6_out_ap_vld = 1'b1;
    end else begin
        row_buf_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_7_out_ap_vld = 1'b1;
    end else begin
        row_buf_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_8_out_ap_vld = 1'b1;
    end else begin
        row_buf_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_9_out_ap_vld = 1'b1;
    end else begin
        row_buf_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln43_fu_1061_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        row_buf_out_ap_vld = 1'b1;
    end else begin
        row_buf_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln45_2_fu_1083_p1;

assign A_ce0 = A_ce0_local;

assign add_ln43_fu_1067_p2 = (ap_sig_allocacmp_j + 7'd1);

assign add_ln45_fu_1077_p2 = (zext_ln45 + zext_ln45_1_fu_1073_p1);

assign add_ln47_1_fu_1564_p2 = ($signed(sext_ln47_1_fu_1554_p1) + $signed(sext_ln47_fu_1550_p1));

assign add_ln47_fu_1558_p0 = A_q0;

assign add_ln47_fu_1558_p1 = empty_fu_310;

assign add_ln47_fu_1558_p2 = ($signed(add_ln47_fu_1558_p0) + $signed(add_ln47_fu_1558_p1));

assign and_ln47_fu_1592_p2 = (xor_ln47_fu_1586_p2 & tmp_130_fu_1578_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln43_fu_1061_p2 = ((ap_sig_allocacmp_j == 7'd64) ? 1'b1 : 1'b0);

assign p_out = empty_fu_310;

assign row_buf_10_out = row_buf_10_fu_358;

assign row_buf_11_out = row_buf_11_fu_362;

assign row_buf_12_out = row_buf_12_fu_366;

assign row_buf_13_out = row_buf_13_fu_370;

assign row_buf_14_out = row_buf_14_fu_374;

assign row_buf_15_out = row_buf_15_fu_378;

assign row_buf_16_out = row_buf_16_fu_382;

assign row_buf_17_out = row_buf_17_fu_386;

assign row_buf_18_out = row_buf_18_fu_390;

assign row_buf_19_out = row_buf_19_fu_394;

assign row_buf_1_out = row_buf_1_fu_322;

assign row_buf_20_out = row_buf_20_fu_398;

assign row_buf_21_out = row_buf_21_fu_402;

assign row_buf_22_out = row_buf_22_fu_406;

assign row_buf_23_out = row_buf_23_fu_410;

assign row_buf_24_out = row_buf_24_fu_414;

assign row_buf_25_out = row_buf_25_fu_418;

assign row_buf_26_out = row_buf_26_fu_422;

assign row_buf_27_out = row_buf_27_fu_426;

assign row_buf_28_out = row_buf_28_fu_430;

assign row_buf_29_out = row_buf_29_fu_434;

assign row_buf_2_out = row_buf_2_fu_326;

assign row_buf_30_out = row_buf_30_fu_438;

assign row_buf_31_out = row_buf_31_fu_442;

assign row_buf_32_out = row_buf_32_fu_446;

assign row_buf_33_out = row_buf_33_fu_450;

assign row_buf_34_out = row_buf_34_fu_454;

assign row_buf_35_out = row_buf_35_fu_458;

assign row_buf_36_out = row_buf_36_fu_462;

assign row_buf_37_out = row_buf_37_fu_466;

assign row_buf_38_out = row_buf_38_fu_470;

assign row_buf_39_out = row_buf_39_fu_474;

assign row_buf_3_out = row_buf_3_fu_330;

assign row_buf_40_out = row_buf_40_fu_478;

assign row_buf_41_out = row_buf_41_fu_482;

assign row_buf_42_out = row_buf_42_fu_486;

assign row_buf_43_out = row_buf_43_fu_490;

assign row_buf_44_out = row_buf_44_fu_494;

assign row_buf_45_out = row_buf_45_fu_498;

assign row_buf_46_out = row_buf_46_fu_502;

assign row_buf_47_out = row_buf_47_fu_506;

assign row_buf_48_out = row_buf_48_fu_510;

assign row_buf_49_out = row_buf_49_fu_514;

assign row_buf_4_out = row_buf_4_fu_334;

assign row_buf_50_out = row_buf_50_fu_518;

assign row_buf_51_out = row_buf_51_fu_522;

assign row_buf_52_out = row_buf_52_fu_526;

assign row_buf_53_out = row_buf_53_fu_530;

assign row_buf_54_out = row_buf_54_fu_534;

assign row_buf_55_out = row_buf_55_fu_538;

assign row_buf_56_out = row_buf_56_fu_542;

assign row_buf_57_out = row_buf_57_fu_546;

assign row_buf_58_out = row_buf_58_fu_550;

assign row_buf_59_out = row_buf_59_fu_554;

assign row_buf_5_out = row_buf_5_fu_338;

assign row_buf_60_out = row_buf_60_fu_558;

assign row_buf_61_out = row_buf_61_fu_562;

assign row_buf_62_out = row_buf_62_fu_566;

assign row_buf_63_out = row_buf_63_fu_570;

assign row_buf_6_out = row_buf_6_fu_342;

assign row_buf_7_out = row_buf_7_fu_346;

assign row_buf_8_out = row_buf_8_fu_350;

assign row_buf_9_out = row_buf_9_fu_354;

assign row_buf_out = row_buf_fu_318;

assign select_ln47_1_fu_1612_p3 = ((xor_ln47_1_fu_1598_p2[0:0] == 1'b1) ? select_ln47_fu_1604_p3 : add_ln47_fu_1558_p2);

assign select_ln47_fu_1604_p3 = ((and_ln47_fu_1592_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln47_1_fu_1554_p0 = A_q0;

assign sext_ln47_1_fu_1554_p1 = sext_ln47_1_fu_1554_p0;

assign sext_ln47_fu_1550_p0 = empty_fu_310;

assign sext_ln47_fu_1550_p1 = sext_ln47_fu_1550_p0;

assign tmp_130_fu_1578_p3 = add_ln47_fu_1558_p2[32'd23];

assign tmp_fu_1570_p3 = add_ln47_1_fu_1564_p2[32'd24];

assign trunc_ln43_fu_1088_p1 = ap_sig_allocacmp_j[5:0];

assign xor_ln47_1_fu_1598_p2 = (tmp_fu_1570_p3 ^ tmp_130_fu_1578_p3);

assign xor_ln47_fu_1586_p2 = (tmp_fu_1570_p3 ^ 1'd1);

assign zext_ln45_1_fu_1073_p1 = ap_sig_allocacmp_j;

assign zext_ln45_2_fu_1083_p1 = add_ln45_fu_1077_p2;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3
