TimeQuest Timing Analyzer report for dds_test
Thu Jun 13 19:53:41 2019
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'uart_rx:inst|rx_data[0]'
 13. Slow Model Setup: 'usart_receive:inst1|state.SET'
 14. Slow Model Setup: 'clk'
 15. Slow Model Setup: 'dds_out:inst5|counter[0]'
 16. Slow Model Hold: 'clk'
 17. Slow Model Hold: 'dds_out:inst5|counter[0]'
 18. Slow Model Hold: 'uart_rx:inst|rx_data[0]'
 19. Slow Model Hold: 'usart_receive:inst1|state.SET'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'dds_out:inst5|counter[0]'
 23. Slow Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'
 24. Slow Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'
 25. Slow Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 36. Fast Model Setup: 'usart_receive:inst1|state.SET'
 37. Fast Model Setup: 'uart_rx:inst|rx_data[0]'
 38. Fast Model Setup: 'clk'
 39. Fast Model Setup: 'dds_out:inst5|counter[0]'
 40. Fast Model Hold: 'clk'
 41. Fast Model Hold: 'uart_rx:inst|rx_data[0]'
 42. Fast Model Hold: 'dds_out:inst5|counter[0]'
 43. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 44. Fast Model Hold: 'usart_receive:inst1|state.SET'
 45. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'dds_out:inst5|counter[0]'
 47. Fast Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'
 48. Fast Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'
 49. Fast Model Minimum Pulse Width: 'clk'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; dds_test                                          ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C5T144C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; clk                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clk }                               ;
; dds_out:inst5|counter[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { dds_out:inst5|counter[0] }          ;
; inst4|altpll_component|pll|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; clk    ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] } ;
; uart_rx:inst|rx_data[0]           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { uart_rx:inst|rx_data[0] }           ;
; usart_receive:inst1|state.SET     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { usart_receive:inst1|state.SET }     ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                     ;
+-------------+-----------------+-----------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                        ; Note                    ;
+-------------+-----------------+-----------------------------------+-------------------------+
; 93.27 MHz   ; 93.27 MHz       ; clk                               ;                         ;
; 138.89 MHz  ; 138.89 MHz      ; inst4|altpll_component|pll|clk[0] ;                         ;
; 1291.99 MHz ; 429.92 MHz      ; uart_rx:inst|rx_data[0]           ; limit due to hold check ;
+-------------+-----------------+-----------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -9.059 ; -351.917      ;
; uart_rx:inst|rx_data[0]           ; -4.170 ; -4.170        ;
; usart_receive:inst1|state.SET     ; -3.716 ; -71.799       ;
; clk                               ; -3.637 ; -110.051      ;
; dds_out:inst5|counter[0]          ; 0.540  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk                               ; -2.434 ; -7.698        ;
; dds_out:inst5|counter[0]          ; -2.023 ; -24.356       ;
; uart_rx:inst|rx_data[0]           ; -1.163 ; -1.163        ;
; usart_receive:inst1|state.SET     ; 0.019  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 0.499  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -1.527 ; -235.158      ;
; dds_out:inst5|counter[0]          ; 0.500  ; 0.000         ;
; uart_rx:inst|rx_data[0]           ; 0.500  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.500  ; 0.000         ;
; clk                               ; 8.758  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                 ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock                  ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[23]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[22]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[21]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[20]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[19]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[18]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[17]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[16]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[15]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[14]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[13]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -9.059 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[12]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.459     ; 8.140      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.898 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.825     ; 5.613      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.845 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.828     ; 5.557      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[23]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[22]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[21]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[20]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[19]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[18]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[17]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[16]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[15]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[14]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[13]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.793 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[12]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.451     ; 7.882      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.643 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.829     ; 5.354      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.606 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.900     ; 5.246      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.563 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.827     ; 5.276      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.490 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.894     ; 5.136      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[23]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[22]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[21]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[20]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[19]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[18]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[17]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[16]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[15]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
; -8.478 ; usart_receive:inst1|div_out[5]  ; dds_out:inst5|counter[14]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.453     ; 7.565      ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'uart_rx:inst|rx_data[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -4.170 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 3.557      ;
; -3.940 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 3.327      ;
; -3.737 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 3.124      ;
; -3.702 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 3.089      ;
; -3.571 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 2.958      ;
; -3.506 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 2.893      ;
; -3.500 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 3.557      ;
; -3.270 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 3.327      ;
; -3.264 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.267      ; 2.651      ;
; -3.067 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 3.124      ;
; -3.032 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 3.089      ;
; -2.901 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 2.958      ;
; -2.836 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 2.893      ;
; -2.594 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.437      ; 2.651      ;
; 0.113  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 3.474      ; 2.785      ;
; 0.283  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 3.644      ; 2.785      ;
; 0.613  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 3.474      ; 2.785      ;
; 0.783  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 3.644      ; 2.785      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -3.716 ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|div_out[21]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.663     ; 0.697      ;
; -3.293 ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|div_out[15]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.230     ; 0.955      ;
; -3.289 ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|div_out[14]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.225     ; 0.955      ;
; -3.064 ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|div_out[22]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.664     ; 0.697      ;
; -3.064 ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|div_out[23]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.664     ; 0.697      ;
; -3.031 ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|div_out[13]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.222     ; 0.942      ;
; -2.974 ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|div_out[12]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.882     ; 0.950      ;
; -2.729 ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|div_out[18]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.272     ; 0.697      ;
; -2.727 ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|div_out[20]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.271     ; 0.697      ;
; -2.673 ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|div_out[16]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.273     ; 0.697      ;
; -2.673 ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|div_out[17]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.273     ; 0.697      ;
; -2.666 ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|div_out[19]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.272     ; 0.697      ;
; -2.656 ; usart_receive:inst1|div_out_reg[9]   ; usart_receive:inst1|div_out[9]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.200     ; 0.697      ;
; -2.652 ; usart_receive:inst1|div_out_reg[7]   ; usart_receive:inst1|div_out[7]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.195     ; 0.697      ;
; -2.650 ; usart_receive:inst1|div_out_reg[5]   ; usart_receive:inst1|div_out[5]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.193     ; 0.697      ;
; -2.645 ; usart_receive:inst1|div_out_reg[10]  ; usart_receive:inst1|div_out[10]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.188     ; 0.697      ;
; -2.644 ; usart_receive:inst1|div_out_reg[4]   ; usart_receive:inst1|div_out[4]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.187     ; 0.697      ;
; -2.607 ; usart_receive:inst1|div_out_reg[2]   ; usart_receive:inst1|div_out[2]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.204     ; 0.697      ;
; -2.604 ; usart_receive:inst1|div_out_reg[6]   ; usart_receive:inst1|div_out[6]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.200     ; 0.697      ;
; -2.600 ; usart_receive:inst1|div_out_reg[11]  ; usart_receive:inst1|div_out[11]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.195     ; 0.697      ;
; -2.598 ; usart_receive:inst1|div_out_reg[1]   ; usart_receive:inst1|div_out[1]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.193     ; 0.697      ;
; -2.594 ; usart_receive:inst1|div_out_reg[0]   ; usart_receive:inst1|div_out[0]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.189     ; 0.697      ;
; -2.593 ; usart_receive:inst1|div_out_reg[8]   ; usart_receive:inst1|div_out[8]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.188     ; 0.697      ;
; -2.591 ; usart_receive:inst1|div_out_reg[3]   ; usart_receive:inst1|div_out[3]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.187     ; 0.697      ;
; -1.315 ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|mult_out[1]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.255      ; 0.955      ;
; -0.555 ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|mult_out[2]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.256      ; 0.944      ;
; -0.325 ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|mult_out[0]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.088      ; 0.697      ;
; -0.295 ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|mult_out[5]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.174      ; 0.697      ;
; -0.293 ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|mult_out[10] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.176      ; 0.697      ;
; -0.288 ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|mult_out[3]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.177      ; 0.697      ;
; -0.241 ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|mult_out[8]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.172      ; 0.697      ;
; -0.241 ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|mult_out[9]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.172      ; 0.697      ;
; -0.237 ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|mult_out[7]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.176      ; 0.697      ;
; -0.235 ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|mult_out[4]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.177      ; 0.697      ;
; -0.224 ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|mult_out[6]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.178      ; 0.697      ;
; -0.217 ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|mult_out[11] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.178      ; 0.697      ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[20]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[19]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[12]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[18]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[17]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.637 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[16]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 3.451      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[23]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[22]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[15]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[21]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[14]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.575 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[13]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.737     ; 3.378      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[20]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[19]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[12]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[18]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[17]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.307 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[16]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 3.451      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[23]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[22]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[15]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[21]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[14]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.245 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[13]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.907     ; 3.378      ;
; -3.100 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.738     ; 2.902      ;
; -3.075 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.882      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[7]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[6]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[5]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[11]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[4]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[10]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[3]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[9]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[2]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[8]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[1]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.885 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[0]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.733     ; 2.692      ;
; -2.770 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.908     ; 2.902      ;
; -2.745 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.882      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[7]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[6]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[5]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[11]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[4]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[10]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[3]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[9]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[2]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[8]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[1]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[0]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.903     ; 2.692      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.463 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.133 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 2.277      ;
; -2.132 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.726     ; 1.946      ;
; -1.802 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.896     ; 1.946      ;
; -1.718 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.736      ; 5.298      ;
; -1.693 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.741      ; 5.278      ;
; -1.218 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.736      ; 5.298      ;
; -1.193 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.741      ; 5.278      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.189 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.781      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.127 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.737      ; 4.708      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.081 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.673      ;
; -1.013 ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.GET_NUM    ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 2.736      ; 4.593      ;
; -0.750 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.342      ;
; -0.689 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.781      ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_out:inst5|counter[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.540 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.472      ; 6.030      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.613 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.483      ; 5.967      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.776      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.871 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.301      ; 5.733      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 0.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.299      ; 5.718      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.119 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.311      ; 5.747      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.137 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.426      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.162 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.310      ; 5.402      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.182 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.304      ; 5.674      ;
; 1.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 7.302      ; 5.372      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.434 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 3.297      ; 1.473      ;
; -1.934 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 3.297      ; 1.473      ;
; -0.879 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 2.481      ;
; -0.877 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 2.483      ;
; -0.873 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 2.487      ;
; -0.871 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 2.489      ;
; -0.868 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 2.492      ;
; -0.379 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 2.481      ;
; -0.377 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 2.483      ;
; -0.373 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 2.487      ;
; -0.371 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 2.489      ;
; -0.368 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 2.492      ;
; -0.359 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.750      ; 3.001      ;
; -0.281 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|mult_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.748      ; 3.077      ;
; -0.256 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|div_out_reg[0]       ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.741      ; 3.095      ;
; 0.141  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.750      ; 3.001      ;
; 0.219  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|mult_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.748      ; 3.077      ;
; 0.244  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|div_out_reg[0]       ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.741      ; 3.095      ;
; 0.262  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 3.622      ;
; 0.264  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 3.624      ;
; 0.271  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 3.631      ;
; 0.273  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 3.633      ;
; 0.274  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.750      ; 3.634      ;
; 0.311  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 3.297      ; 4.218      ;
; 0.499  ; usart_receive:inst1|state.RECEIVE        ; usart_receive:inst1|state.RECEIVE        ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|number_received[3]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|number_received[4]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|number_to_receive[4] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|number_to_receive[3] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|number_received[2]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|number_to_receive[2] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|number_received[1]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|number_received[0]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|number_to_receive[1] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|number_to_receive[0] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_bits[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[4]                  ; uart_rx:inst|rx_bits[4]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[6]                  ; uart_rx:inst|rx_bits[6]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[5]                  ; uart_rx:inst|rx_bits[5]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_bits[7]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[3]                  ; uart_rx:inst|rx_bits[3]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[1]                  ; uart_rx:inst|rx_bits[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[0]                  ; uart_rx:inst|rx_bits[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|state.S_REC_BYTE            ; uart_rx:inst|state.S_REC_BYTE            ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|bit_cnt[1]                  ; uart_rx:inst|bit_cnt[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|bit_cnt[0]                  ; uart_rx:inst|bit_cnt[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|state.S_IDLE                ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.WAIT           ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_data_valid               ; uart_rx:inst|rx_data_valid               ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[7]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[6]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[5]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[11]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[4]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[10]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[3]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[9]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[2]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[8]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[1]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.671  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[0]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.741      ; 4.022      ;
; 0.685  ; uart_rx:inst|state.S_DATA                ; uart_rx:inst|rx_data_valid               ; clk                           ; clk         ; 0.000        ; 0.477      ; 1.468      ;
; 0.753  ; uart_rx:inst|cycle_cnt[15]               ; uart_rx:inst|cycle_cnt[15]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; uart_rx:inst|rx_d1                       ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 0.762  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 3.622      ;
; 0.762  ; uart_rx:inst|rx_bits[1]                  ; uart_rx:inst|rx_data[1]                  ; clk                           ; clk         ; 0.000        ; 0.448      ; 1.516      ;
; 0.764  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 3.624      ;
; 0.771  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 3.631      ;
; 0.772  ; uart_rx:inst|state.S_IDLE                ; uart_rx:inst|state.S_START               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.773  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 3.633      ;
; 0.774  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.750      ; 3.634      ;
; 0.788  ; uart_rx:inst|state.S_REC_BYTE            ; uart_rx:inst|state.S_STOP                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.094      ;
; 0.811  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 3.297      ; 4.218      ;
; 0.826  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.736      ; 4.172      ;
; 0.936  ; uart_rx:inst|state.S_STOP                ; uart_rx:inst|state.S_DATA                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.242      ;
; 0.984  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[0]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.748      ; 4.342      ;
; 1.119  ; uart_rx:inst|state.S_DATA                ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.425      ;
; 1.159  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_data[7]                  ; clk                           ; clk         ; 0.000        ; 0.448      ; 1.913      ;
; 1.167  ; uart_rx:inst|cycle_cnt[0]                ; uart_rx:inst|cycle_cnt[0]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.473      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[7]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[6]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[5]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[11]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[4]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[10]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[3]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[9]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[2]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[8]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[1]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.171  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[0]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.741      ; 4.022      ;
; 1.174  ; uart_rx:inst|rx_d1                       ; uart_rx:inst|state.S_START               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.480      ;
; 1.175  ; uart_rx:inst|cycle_cnt[1]                ; uart_rx:inst|cycle_cnt[1]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; uart_rx:inst|cycle_cnt[9]                ; uart_rx:inst|cycle_cnt[9]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; uart_rx:inst|cycle_cnt[2]                ; uart_rx:inst|cycle_cnt[2]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; uart_rx:inst|cycle_cnt[11]               ; uart_rx:inst|cycle_cnt[11]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; uart_rx:inst|cycle_cnt[14]               ; uart_rx:inst|cycle_cnt[14]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; uart_rx:inst|cycle_cnt[13]               ; uart_rx:inst|cycle_cnt[13]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; uart_rx:inst|cycle_cnt[4]                ; uart_rx:inst|cycle_cnt[4]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; uart_rx:inst|cycle_cnt[7]                ; uart_rx:inst|cycle_cnt[7]                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.483      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_out:inst5|counter[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -2.023 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.281      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.971 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.306      ; 5.335      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.930 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.302      ; 5.372      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.928 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.289      ; 5.361      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.908 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.402      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.886 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.309      ; 5.423      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.884 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.310      ; 5.426      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.630 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.304      ; 5.674      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.581 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.299      ; 5.718      ;
; -1.568 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 7.301      ; 5.733      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'uart_rx:inst|rx_data[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.163 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 3.644      ; 2.785      ;
; -0.993 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 3.474      ; 2.785      ;
; -0.663 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 3.644      ; 2.785      ;
; -0.493 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 3.474      ; 2.785      ;
; 2.214  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 2.651      ;
; 2.456  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 2.893      ;
; 2.521  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 2.958      ;
; 2.652  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 3.089      ;
; 2.687  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 3.124      ;
; 2.884  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 2.651      ;
; 2.890  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 3.327      ;
; 3.120  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.437      ; 3.557      ;
; 3.126  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 2.893      ;
; 3.191  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 2.958      ;
; 3.322  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 3.089      ;
; 3.357  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 3.124      ;
; 3.560  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 3.327      ;
; 3.790  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.267      ; 3.557      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; 0.019 ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|mult_out[6]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.178      ; 0.697      ;
; 0.019 ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|mult_out[11] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.178      ; 0.697      ;
; 0.020 ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|mult_out[3]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.177      ; 0.697      ;
; 0.020 ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|mult_out[4]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.177      ; 0.697      ;
; 0.021 ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|mult_out[7]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.176      ; 0.697      ;
; 0.021 ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|mult_out[10] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.176      ; 0.697      ;
; 0.023 ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|mult_out[5]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.174      ; 0.697      ;
; 0.025 ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|mult_out[8]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.172      ; 0.697      ;
; 0.025 ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|mult_out[9]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.172      ; 0.697      ;
; 0.109 ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|mult_out[0]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.088      ; 0.697      ;
; 0.188 ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|mult_out[2]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.256      ; 0.944      ;
; 0.200 ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|mult_out[1]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.255      ; 0.955      ;
; 2.332 ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|div_out[12]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.882     ; 0.950      ;
; 2.384 ; usart_receive:inst1|div_out_reg[3]   ; usart_receive:inst1|div_out[3]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.187     ; 0.697      ;
; 2.384 ; usart_receive:inst1|div_out_reg[4]   ; usart_receive:inst1|div_out[4]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.187     ; 0.697      ;
; 2.385 ; usart_receive:inst1|div_out_reg[8]   ; usart_receive:inst1|div_out[8]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.188     ; 0.697      ;
; 2.385 ; usart_receive:inst1|div_out_reg[10]  ; usart_receive:inst1|div_out[10]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.188     ; 0.697      ;
; 2.386 ; usart_receive:inst1|div_out_reg[0]   ; usart_receive:inst1|div_out[0]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.189     ; 0.697      ;
; 2.390 ; usart_receive:inst1|div_out_reg[1]   ; usart_receive:inst1|div_out[1]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.193     ; 0.697      ;
; 2.390 ; usart_receive:inst1|div_out_reg[5]   ; usart_receive:inst1|div_out[5]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.193     ; 0.697      ;
; 2.392 ; usart_receive:inst1|div_out_reg[7]   ; usart_receive:inst1|div_out[7]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.195     ; 0.697      ;
; 2.392 ; usart_receive:inst1|div_out_reg[11]  ; usart_receive:inst1|div_out[11]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.195     ; 0.697      ;
; 2.397 ; usart_receive:inst1|div_out_reg[6]   ; usart_receive:inst1|div_out[6]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.200     ; 0.697      ;
; 2.397 ; usart_receive:inst1|div_out_reg[9]   ; usart_receive:inst1|div_out[9]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.200     ; 0.697      ;
; 2.401 ; usart_receive:inst1|div_out_reg[2]   ; usart_receive:inst1|div_out[2]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.204     ; 0.697      ;
; 2.468 ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|div_out[20]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.271     ; 0.697      ;
; 2.469 ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|div_out[18]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.272     ; 0.697      ;
; 2.469 ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|div_out[19]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.272     ; 0.697      ;
; 2.470 ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|div_out[16]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.273     ; 0.697      ;
; 2.470 ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|div_out[17]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.273     ; 0.697      ;
; 2.664 ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|div_out[13]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.222     ; 0.942      ;
; 2.680 ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|div_out[14]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.225     ; 0.955      ;
; 2.685 ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|div_out[15]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.230     ; 0.955      ;
; 2.860 ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|div_out[21]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.663     ; 0.697      ;
; 2.861 ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|div_out[22]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.664     ; 0.697      ;
; 2.861 ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|div_out[23]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.664     ; 0.697      ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.499 ; dds_out:inst5|adc_clock_reg   ; dds_out:inst5|adc_clock_reg                                                                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.772 ; dds_out:inst5|counter[23]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.782 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[0]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 1.492      ;
; 1.164 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.169 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.174 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.178 ; dds_out:inst5|address_reg[10] ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.180 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.188 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.190 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.194 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.500      ;
; 1.194 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.500      ;
; 1.195 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.199 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.199 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.200 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.223 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.224 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.230 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.233 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.233 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.233 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.241 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.242 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.548      ;
; 1.243 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.549      ;
; 1.243 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.549      ;
; 1.260 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[1]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 1.970      ;
; 1.346 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[2]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 2.056      ;
; 1.432 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[3]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 2.142      ;
; 1.490 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.796      ;
; 1.514 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.527 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.833      ;
; 1.563 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[0]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.869      ;
; 1.622 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[4]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 2.332      ;
; 1.651 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.653 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.959      ;
; 1.656 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.965      ;
; 1.667 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.973      ;
; 1.669 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.975      ;
; 1.670 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.976      ;
; 1.673 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.979      ;
; 1.678 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.984      ;
; 1.679 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.985      ;
; 1.700 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.708 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[5]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 2.418      ;
; 1.710 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.016      ;
; 1.710 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.016      ;
; 1.713 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.713 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.721 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.027      ;
; 1.722 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.028      ;
; 1.723 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.723 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.737 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 1.739 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.045      ;
; 1.745 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.051      ;
; 1.753 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.061      ;
; 1.759 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.065      ;
; 1.764 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.070      ;
; 1.765 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.071      ;
; 1.766 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.783 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.786 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.787 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.093      ;
; 1.788 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.089      ;
; 1.788 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.094      ;
; 1.794 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[6]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 2.504      ;
; 1.796 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.102      ;
; 1.799 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.106      ;
; 1.807 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.113      ;
; 1.808 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.114      ;
; 1.809 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.809 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.823 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.129      ;
; 1.823 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.129      ;
; 1.825 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
; 1.831 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.137      ;
; 1.839 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.145      ;
; 1.845 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.151      ;
; 1.850 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.151      ;
; 1.850 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.852 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.158      ;
; 1.863 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.114      ; 2.244      ;
; 1.865 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.114      ; 2.246      ;
; 1.869 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_out:inst5|counter[0]'                                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|counter[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|counter[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[0]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[0]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[10]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[10]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[11]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[11]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[12]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[12]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[1]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[1]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[2]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[2]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[3]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[3]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[4]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[4]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[5]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[5]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[6]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[6]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[7]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[7]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[9]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[9]|datad     ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[10]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[10]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[11]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[11]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[12]|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[12]|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[13]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[13]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[14]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[14]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[15]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[15]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[16]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[16]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[17]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[17]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[18]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[18]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[19]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[19]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[20]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[20]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[21]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[21]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[22]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[22]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[23]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[23]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[2]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[2]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[3]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[3]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[4]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[4]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[5]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[5]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[6]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[6]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[7]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[7]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[8]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[8]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[9]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[9]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[10]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[10]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[4]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[4]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[7]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[7]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[16]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[16]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[17]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[17]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[18]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[18]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[19]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[19]  ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d0                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d0                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d1                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d1                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[3]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[4]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[4]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[5]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[5]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[6]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[6]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[7]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[7]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data_valid          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data_valid          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_DATA           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_DATA           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_START          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_START          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_STOP           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_STOP           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[15] ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 9.287  ; 9.287  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 1.096  ; 1.096  ; Rise       ; clk                               ;
; rst_n     ; clk        ; 10.831 ; 10.831 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -5.091 ; -5.091 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; -0.507 ; -0.507 ; Rise       ; clk                               ;
; rst_n     ; clk        ; -8.337 ; -8.337 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 13.258 ; 13.258 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 11.701 ; 11.701 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 12.376 ; 12.376 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 12.450 ; 12.450 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 12.411 ; 12.411 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 11.607 ; 11.607 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 11.947 ; 11.947 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 12.119 ; 12.119 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 13.017 ; 13.017 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 11.638 ; 11.638 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 12.019 ; 12.019 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 11.605 ; 11.605 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 13.258 ; 13.258 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 6.099  ; 6.099  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 11.605 ; 11.605 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 11.701 ; 11.701 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 12.376 ; 12.376 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 12.450 ; 12.450 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 12.411 ; 12.411 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 11.607 ; 11.607 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 11.947 ; 11.947 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 12.119 ; 12.119 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 13.017 ; 13.017 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 11.638 ; 11.638 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 12.019 ; 12.019 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 11.605 ; 11.605 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 13.258 ; 13.258 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 6.099  ; 6.099  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -2.979 ; -101.621      ;
; usart_receive:inst1|state.SET     ; -1.407 ; -27.683       ;
; uart_rx:inst|rx_data[0]           ; -1.359 ; -1.359        ;
; clk                               ; -0.351 ; -5.866        ;
; dds_out:inst5|counter[0]          ; 0.149  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk                               ; -1.162 ; -15.061       ;
; uart_rx:inst|rx_data[0]           ; -0.383 ; -0.383        ;
; dds_out:inst5|counter[0]          ; -0.246 ; -2.130        ;
; inst4|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.654  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -0.673 ; -103.642      ;
; dds_out:inst5|counter[0]          ; 0.500  ; 0.000         ;
; uart_rx:inst|rx_data[0]           ; 0.500  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.500  ; 0.000         ;
; clk                               ; 9.000  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                 ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock                  ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.979 ; usart_receive:inst1|mult_out[1] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.721     ; 1.790      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.969 ; usart_receive:inst1|mult_out[5] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.731     ; 1.770      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.958 ; usart_receive:inst1|mult_out[4] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.757      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.931 ; usart_receive:inst1|mult_out[2] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.726     ; 1.737      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[23]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[22]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[21]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[20]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[19]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[18]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[17]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[16]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[15]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[14]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[13]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.888 ; usart_receive:inst1|div_out[4]  ; dds_out:inst5|counter[12]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.653     ; 2.767      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.868 ; usart_receive:inst1|mult_out[6] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.734     ; 1.666      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.835 ; usart_receive:inst1|mult_out[7] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.733     ; 1.634      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.774 ; usart_receive:inst1|mult_out[8] ; dds_out:inst5|address_reg[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.728     ; 1.578      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[23]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[22]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[21]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[20]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[19]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[18]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[17]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[16]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[15]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[14]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
; -2.708 ; usart_receive:inst1|div_out[11] ; dds_out:inst5|counter[13]     ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -0.645     ; 2.595      ;
+--------+---------------------------------+-------------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -1.407 ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|div_out[21]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.057     ; 0.325      ;
; -1.262 ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|div_out[15]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.937     ; 0.358      ;
; -1.258 ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|div_out[14]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.932     ; 0.358      ;
; -1.225 ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|div_out[22]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.059     ; 0.325      ;
; -1.225 ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|div_out[23]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -1.059     ; 0.325      ;
; -1.176 ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|div_out[13]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.929     ; 0.350      ;
; -1.151 ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|div_out[12]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.822     ; 0.356      ;
; -1.122 ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|div_out[18]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.942     ; 0.325      ;
; -1.121 ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|div_out[20]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.942     ; 0.325      ;
; -1.107 ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|div_out[16]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.941     ; 0.325      ;
; -1.107 ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|div_out[17]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.941     ; 0.325      ;
; -1.104 ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|div_out[19]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.941     ; 0.325      ;
; -1.088 ; usart_receive:inst1|div_out_reg[9]   ; usart_receive:inst1|div_out[9]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.909     ; 0.325      ;
; -1.086 ; usart_receive:inst1|div_out_reg[7]   ; usart_receive:inst1|div_out[7]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.906     ; 0.325      ;
; -1.085 ; usart_receive:inst1|div_out_reg[5]   ; usart_receive:inst1|div_out[5]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.905     ; 0.325      ;
; -1.081 ; usart_receive:inst1|div_out_reg[10]  ; usart_receive:inst1|div_out[10]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.901     ; 0.325      ;
; -1.080 ; usart_receive:inst1|div_out_reg[2]   ; usart_receive:inst1|div_out[2]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.913     ; 0.325      ;
; -1.079 ; usart_receive:inst1|div_out_reg[4]   ; usart_receive:inst1|div_out[4]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.900     ; 0.325      ;
; -1.079 ; usart_receive:inst1|div_out_reg[6]   ; usart_receive:inst1|div_out[6]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.911     ; 0.325      ;
; -1.077 ; usart_receive:inst1|div_out_reg[11]  ; usart_receive:inst1|div_out[11]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.908     ; 0.325      ;
; -1.074 ; usart_receive:inst1|div_out_reg[1]   ; usart_receive:inst1|div_out[1]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.905     ; 0.325      ;
; -1.070 ; usart_receive:inst1|div_out_reg[0]   ; usart_receive:inst1|div_out[0]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.901     ; 0.325      ;
; -1.069 ; usart_receive:inst1|div_out_reg[8]   ; usart_receive:inst1|div_out[8]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.901     ; 0.325      ;
; -1.068 ; usart_receive:inst1|div_out_reg[3]   ; usart_receive:inst1|div_out[3]   ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; -0.900     ; 0.325      ;
; -0.298 ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|mult_out[1]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.176      ; 0.358      ;
; -0.069 ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|mult_out[2]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.175      ; 0.352      ;
; -0.048 ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|mult_out[0]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.125      ; 0.325      ;
; -0.018 ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|mult_out[5]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.168      ; 0.325      ;
; -0.016 ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|mult_out[10] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.170      ; 0.325      ;
; -0.014 ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|mult_out[3]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.170      ; 0.325      ;
; -0.008 ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|mult_out[8]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.165      ; 0.325      ;
; -0.007 ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|mult_out[9]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.166      ; 0.325      ;
; -0.002 ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|mult_out[4]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.170      ; 0.325      ;
; -0.002 ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|mult_out[7]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.170      ; 0.325      ;
; 0.005  ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|mult_out[6]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.171      ; 0.325      ;
; 0.006  ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|mult_out[11] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.171      ; 0.325      ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'uart_rx:inst|rx_data[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.359 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 1.191      ;
; -1.269 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 1.101      ;
; -1.199 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 1.031      ;
; -1.179 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 1.011      ;
; -1.140 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 0.972      ;
; -1.138 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 0.970      ;
; -1.031 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.266     ; 0.863      ;
; -0.812 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 1.191      ;
; -0.722 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 1.101      ;
; -0.652 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 1.031      ;
; -0.632 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 1.011      ;
; -0.593 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 0.972      ;
; -0.591 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 0.970      ;
; -0.484 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.219     ; 0.863      ;
; 0.434  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 1.089      ; 0.894      ;
; 0.481  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 1.136      ; 0.894      ;
; 0.934  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 1.089      ; 0.894      ;
; 0.981  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 1.136      ; 0.894      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[20]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[19]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[12]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[18]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[17]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.351 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[16]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.341      ; 1.224      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[23]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[22]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[15]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[21]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[14]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.325 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[13]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.331      ; 1.188      ;
; -0.206 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.329      ; 1.067      ;
; -0.176 ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 1.043      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[7]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[6]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[5]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[11]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[4]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[10]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[3]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[9]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[2]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[8]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[1]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; -0.119 ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[0]   ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.335      ; 0.986      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.079  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.800      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[20]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[19]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[12]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[18]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[17]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.102  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[16]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.294      ; 1.224      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[23]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[22]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[15]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[21]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[14]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.128  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[13]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.284      ; 1.188      ;
; 0.179  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.347      ; 0.700      ;
; 0.196  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.418      ; 1.895      ;
; 0.226  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.424      ; 1.871      ;
; 0.247  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.282      ; 1.067      ;
; 0.277  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 1.043      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[7]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[6]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[5]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[11]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[4]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[10]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[3]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[9]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[2]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[8]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[1]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.334  ; usart_receive:inst1|set_select ; usart_receive:inst1|div_out_reg[0]   ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.288      ; 0.986      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.450  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.430      ; 1.653      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.476  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.420      ; 1.617      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.481  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.628      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.532  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.800      ;
; 0.581  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.528      ;
; 0.603  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.WAIT       ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 1.406      ; 1.476      ;
; 0.617  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.GET_NUM    ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 1.418      ; 1.474      ;
; 0.632  ; usart_receive:inst1|set_select ; usart_receive:inst1|mult_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.300      ; 0.700      ;
; 0.682  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[7]   ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.424      ; 1.415      ;
; 0.682  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|div_out_reg[6]   ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.424      ; 1.415      ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_out:inst5|counter[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.149 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.701      ; 2.655      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.184 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.709      ; 2.627      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.247 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.649      ; 2.564      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.266 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.647      ; 2.543      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.277 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.648      ; 2.533      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.330 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.660      ; 2.559      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.465      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.342 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.638      ; 2.458      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.353 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.655      ; 2.463      ;
; 0.356 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.500        ; 2.657      ; 2.452      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.162 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.406      ; 0.537      ;
; -0.871 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 0.853      ;
; -0.870 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 0.854      ;
; -0.866 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 0.858      ;
; -0.865 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 0.859      ;
; -0.864 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 0.860      ;
; -0.751 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.431      ; 0.973      ;
; -0.662 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.406      ; 0.537      ;
; -0.628 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|mult_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.436      ; 1.101      ;
; -0.603 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|div_out_reg[0]       ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.424      ; 1.114      ;
; -0.504 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.220      ;
; -0.503 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.221      ;
; -0.499 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.225      ;
; -0.495 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.229      ;
; -0.495 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.229      ;
; -0.371 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 0.853      ;
; -0.370 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 0.854      ;
; -0.366 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 0.858      ;
; -0.365 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 0.859      ;
; -0.364 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 0.860      ;
; -0.357 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.418      ; 1.354      ;
; -0.343 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.406      ; 1.356      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[7]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[6]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[5]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[11]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[4]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[10]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[3]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[9]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[2]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[8]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[1]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[0]       ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.415      ;
; -0.251 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.431      ; 0.973      ;
; -0.201 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[0]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.528      ;
; -0.128 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|mult_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.436      ; 1.101      ;
; -0.103 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|div_out_reg[0]       ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.424      ; 1.114      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[3]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[8]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[9]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[10]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.101 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[11]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.628      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[23]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[22]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[15]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[21]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[14]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.096 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[13]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.420      ; 1.617      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[20]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[19]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[12]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[18]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[17]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.070 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[16]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.430      ; 1.653      ;
; -0.004 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.220      ;
; -0.003 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.221      ;
; 0.001  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.225      ;
; 0.005  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.229      ;
; 0.005  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.229      ;
; 0.143  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.418      ; 1.354      ;
; 0.154  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[2]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.871      ;
; 0.157  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.406      ; 1.356      ;
; 0.184  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|mult_out_reg[1]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.418      ; 1.895      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[7]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[6]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[5]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[11]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[4]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[10]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[3]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[9]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[2]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[8]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[1]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.198  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|div_out_reg[0]       ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.424      ; 1.415      ;
; 0.215  ; usart_receive:inst1|state.RECEIVE        ; usart_receive:inst1|state.RECEIVE        ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|number_received[3]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|number_received[4]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|number_to_receive[4] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|number_to_receive[3] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|number_received[2]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|number_to_receive[2] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|number_received[1]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|number_received[0]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|number_to_receive[1] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|number_to_receive[0] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_bits[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[4]                  ; uart_rx:inst|rx_bits[4]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[6]                  ; uart_rx:inst|rx_bits[6]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[5]                  ; uart_rx:inst|rx_bits[5]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_bits[7]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[3]                  ; uart_rx:inst|rx_bits[3]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[1]                  ; uart_rx:inst|rx_bits[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[0]                  ; uart_rx:inst|rx_bits[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|state.S_REC_BYTE            ; uart_rx:inst|state.S_REC_BYTE            ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'uart_rx:inst|rx_data[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.383 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 1.136      ; 0.894      ;
; -0.336 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 1.089      ; 0.894      ;
; 0.117  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 1.136      ; 0.894      ;
; 0.164  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 1.089      ; 0.894      ;
; 1.082  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 0.863      ;
; 1.189  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 0.970      ;
; 1.191  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 0.972      ;
; 1.230  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 1.011      ;
; 1.250  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 1.031      ;
; 1.320  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 1.101      ;
; 1.410  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.219     ; 1.191      ;
; 1.629  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 0.863      ;
; 1.736  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 0.970      ;
; 1.738  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 0.972      ;
; 1.777  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 1.011      ;
; 1.797  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 1.031      ;
; 1.867  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 1.101      ;
; 1.957  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.266     ; 1.191      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_out:inst5|counter[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.246 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.652      ; 2.406      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.233 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.421      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.213 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.651      ; 2.438      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.205 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.452      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.657      ; 2.465      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.192 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.655      ; 2.463      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.180 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.638      ; 2.458      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.136 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.654      ; 2.518      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.115 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.648      ; 2.533      ;
; -0.104 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0] ; 0.000        ; 2.647      ; 2.543      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; dds_out:inst5|adc_clock_reg   ; dds_out:inst5|adc_clock_reg                                                                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; dds_out:inst5|counter[23]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.347 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[0]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.123     ; 0.517      ;
; 0.358 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|address_reg[10] ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.448 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.456 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.467 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.619      ;
; 0.476 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[0]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.628      ;
; 0.485 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[1]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.123     ; 0.655      ;
; 0.496 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.514 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[2]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.123     ; 0.690      ;
; 0.531 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.537 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.540 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.549 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[3]                                                                                    ; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.123     ; 0.725      ;
; 0.559 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.705      ;
; 0.561 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.781      ;
; 0.566 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.784      ;
; 0.569 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.572 ; dds_out:inst5|address_reg[6]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.572 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.789      ;
; 0.576 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.579 ; dds_out:inst5|address_reg[6]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.795      ;
; 0.579 ; dds_out:inst5|address_reg[7]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.794      ;
; 0.579 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; 0.654 ; usart_receive:inst1|mult_out_reg[6]  ; usart_receive:inst1|mult_out[6]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.171      ; 0.325      ;
; 0.654 ; usart_receive:inst1|mult_out_reg[11] ; usart_receive:inst1|mult_out[11] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.171      ; 0.325      ;
; 0.655 ; usart_receive:inst1|mult_out_reg[3]  ; usart_receive:inst1|mult_out[3]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.170      ; 0.325      ;
; 0.655 ; usart_receive:inst1|mult_out_reg[4]  ; usart_receive:inst1|mult_out[4]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.170      ; 0.325      ;
; 0.655 ; usart_receive:inst1|mult_out_reg[7]  ; usart_receive:inst1|mult_out[7]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.170      ; 0.325      ;
; 0.655 ; usart_receive:inst1|mult_out_reg[10] ; usart_receive:inst1|mult_out[10] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.170      ; 0.325      ;
; 0.657 ; usart_receive:inst1|mult_out_reg[5]  ; usart_receive:inst1|mult_out[5]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.168      ; 0.325      ;
; 0.659 ; usart_receive:inst1|mult_out_reg[9]  ; usart_receive:inst1|mult_out[9]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.166      ; 0.325      ;
; 0.660 ; usart_receive:inst1|mult_out_reg[8]  ; usart_receive:inst1|mult_out[8]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.165      ; 0.325      ;
; 0.677 ; usart_receive:inst1|mult_out_reg[2]  ; usart_receive:inst1|mult_out[2]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.175      ; 0.352      ;
; 0.682 ; usart_receive:inst1|mult_out_reg[1]  ; usart_receive:inst1|mult_out[1]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.176      ; 0.358      ;
; 0.700 ; usart_receive:inst1|mult_out_reg[0]  ; usart_receive:inst1|mult_out[0]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.125      ; 0.325      ;
; 1.678 ; usart_receive:inst1|div_out_reg[12]  ; usart_receive:inst1|div_out[12]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.822     ; 0.356      ;
; 1.725 ; usart_receive:inst1|div_out_reg[3]   ; usart_receive:inst1|div_out[3]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.900     ; 0.325      ;
; 1.725 ; usart_receive:inst1|div_out_reg[4]   ; usart_receive:inst1|div_out[4]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.900     ; 0.325      ;
; 1.726 ; usart_receive:inst1|div_out_reg[0]   ; usart_receive:inst1|div_out[0]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.901     ; 0.325      ;
; 1.726 ; usart_receive:inst1|div_out_reg[8]   ; usart_receive:inst1|div_out[8]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.901     ; 0.325      ;
; 1.726 ; usart_receive:inst1|div_out_reg[10]  ; usart_receive:inst1|div_out[10]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.901     ; 0.325      ;
; 1.730 ; usart_receive:inst1|div_out_reg[1]   ; usart_receive:inst1|div_out[1]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.905     ; 0.325      ;
; 1.730 ; usart_receive:inst1|div_out_reg[5]   ; usart_receive:inst1|div_out[5]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.905     ; 0.325      ;
; 1.731 ; usart_receive:inst1|div_out_reg[7]   ; usart_receive:inst1|div_out[7]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.906     ; 0.325      ;
; 1.733 ; usart_receive:inst1|div_out_reg[11]  ; usart_receive:inst1|div_out[11]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.908     ; 0.325      ;
; 1.734 ; usart_receive:inst1|div_out_reg[9]   ; usart_receive:inst1|div_out[9]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.909     ; 0.325      ;
; 1.736 ; usart_receive:inst1|div_out_reg[6]   ; usart_receive:inst1|div_out[6]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.911     ; 0.325      ;
; 1.738 ; usart_receive:inst1|div_out_reg[2]   ; usart_receive:inst1|div_out[2]   ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.913     ; 0.325      ;
; 1.766 ; usart_receive:inst1|div_out_reg[16]  ; usart_receive:inst1|div_out[16]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.941     ; 0.325      ;
; 1.766 ; usart_receive:inst1|div_out_reg[17]  ; usart_receive:inst1|div_out[17]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.941     ; 0.325      ;
; 1.766 ; usart_receive:inst1|div_out_reg[19]  ; usart_receive:inst1|div_out[19]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.941     ; 0.325      ;
; 1.767 ; usart_receive:inst1|div_out_reg[18]  ; usart_receive:inst1|div_out[18]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.942     ; 0.325      ;
; 1.767 ; usart_receive:inst1|div_out_reg[20]  ; usart_receive:inst1|div_out[20]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.942     ; 0.325      ;
; 1.779 ; usart_receive:inst1|div_out_reg[13]  ; usart_receive:inst1|div_out[13]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.929     ; 0.350      ;
; 1.790 ; usart_receive:inst1|div_out_reg[14]  ; usart_receive:inst1|div_out[14]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.932     ; 0.358      ;
; 1.795 ; usart_receive:inst1|div_out_reg[15]  ; usart_receive:inst1|div_out[15]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -0.937     ; 0.358      ;
; 1.882 ; usart_receive:inst1|div_out_reg[21]  ; usart_receive:inst1|div_out[21]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.057     ; 0.325      ;
; 1.884 ; usart_receive:inst1|div_out_reg[22]  ; usart_receive:inst1|div_out[22]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.059     ; 0.325      ;
; 1.884 ; usart_receive:inst1|div_out_reg[23]  ; usart_receive:inst1|div_out[23]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; -1.059     ; 0.325      ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_out:inst5|counter[0]'                                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|counter[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|counter[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[0]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[0]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[10]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[10]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[11]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[11]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[12]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[12]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[1]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[1]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[2]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[2]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[3]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[3]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[4]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[4]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[5]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[5]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[6]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[6]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[7]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[7]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[9]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_out:inst5|counter[0] ; Rise       ; inst5|dac_data_out[9]|datad     ;
+-------+--------------+----------------+------------------+--------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[10]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[10]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[11]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[11]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[12]|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[12]|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[13]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[13]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[14]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[14]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[15]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[15]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[16]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[16]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[17]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[17]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[18]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[18]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[19]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[19]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[20]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[20]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[21]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[21]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[22]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[22]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[23]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[23]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[2]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[2]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[3]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[3]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[4]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[4]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[5]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[5]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[6]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[6]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[7]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[7]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[8]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[8]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[9]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|div_out[9]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[10]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[10]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[4]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[4]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[7]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[7]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|mult_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[16]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[16]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[17]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[17]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[18]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[18]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[19]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|div_out[19]  ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d0                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d0                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d1                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d1                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[3]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[4]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[4]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[5]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[5]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[6]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[6]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[7]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[7]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data_valid          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data_valid          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_DATA           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_DATA           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_START          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_START          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_STOP           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_STOP           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|div_out_reg[15] ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 3.863  ; 3.863  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; -0.014 ; -0.014 ; Rise       ; clk                               ;
; rst_n     ; clk        ; 5.050  ; 5.050  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -2.342 ; -2.342 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.185  ; 0.185  ; Rise       ; clk                               ;
; rst_n     ; clk        ; -4.144 ; -4.144 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 4.923 ; 4.923 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 4.527 ; 4.527 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 4.462 ; 4.462 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 4.518 ; 4.518 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 4.645 ; 4.645 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 4.688 ; 4.688 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 4.662 ; 4.662 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 4.409 ; 4.409 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 4.499 ; 4.499 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 4.547 ; 4.547 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 4.923 ; 4.923 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 4.423 ; 4.423 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 4.545 ; 4.545 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 4.408 ; 4.408 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 4.911 ; 4.911 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 2.352 ; 2.352 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 4.408 ; 4.408 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 4.527 ; 4.527 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 4.462 ; 4.462 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 4.518 ; 4.518 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 4.645 ; 4.645 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 4.688 ; 4.688 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 4.662 ; 4.662 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 4.409 ; 4.409 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 4.499 ; 4.499 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 4.547 ; 4.547 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 4.923 ; 4.923 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 4.423 ; 4.423 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 4.545 ; 4.545 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 4.408 ; 4.408 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 4.911 ; 4.911 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 2.352 ; 2.352 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -9.059   ; -2.434  ; N/A      ; N/A     ; -1.527              ;
;  clk                               ; -3.637   ; -2.434  ; N/A      ; N/A     ; 8.758               ;
;  dds_out:inst5|counter[0]          ; 0.149    ; -2.023  ; N/A      ; N/A     ; 0.500               ;
;  inst4|altpll_component|pll|clk[0] ; -9.059   ; 0.215   ; N/A      ; N/A     ; -1.527              ;
;  uart_rx:inst|rx_data[0]           ; -4.170   ; -1.163  ; N/A      ; N/A     ; 0.500               ;
;  usart_receive:inst1|state.SET     ; -3.716   ; 0.019   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                    ; -537.937 ; -33.217 ; 0.0      ; 0.0     ; -235.158            ;
;  clk                               ; -110.051 ; -15.061 ; N/A      ; N/A     ; 0.000               ;
;  dds_out:inst5|counter[0]          ; 0.000    ; -24.356 ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[0] ; -351.917 ; 0.000   ; N/A      ; N/A     ; -235.158            ;
;  uart_rx:inst|rx_data[0]           ; -4.170   ; -1.163  ; N/A      ; N/A     ; 0.000               ;
;  usart_receive:inst1|state.SET     ; -71.799  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 9.287  ; 9.287  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 1.096  ; 1.096  ; Rise       ; clk                               ;
; rst_n     ; clk        ; 10.831 ; 10.831 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -2.342 ; -2.342 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.185  ; 0.185  ; Rise       ; clk                               ;
; rst_n     ; clk        ; -4.144 ; -4.144 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 13.258 ; 13.258 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 11.701 ; 11.701 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 11.987 ; 11.987 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 12.376 ; 12.376 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 12.450 ; 12.450 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 12.411 ; 12.411 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 11.607 ; 11.607 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 11.947 ; 11.947 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 12.119 ; 12.119 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 13.017 ; 13.017 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 11.638 ; 11.638 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 12.019 ; 12.019 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 11.605 ; 11.605 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 13.258 ; 13.258 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 6.099  ; 6.099  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+
; q[*]      ; dds_out:inst5|counter[0] ; 4.408 ; 4.408 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[0]     ; dds_out:inst5|counter[0] ; 4.527 ; 4.527 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[1]     ; dds_out:inst5|counter[0] ; 4.462 ; 4.462 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[2]     ; dds_out:inst5|counter[0] ; 4.518 ; 4.518 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[3]     ; dds_out:inst5|counter[0] ; 4.645 ; 4.645 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[4]     ; dds_out:inst5|counter[0] ; 4.688 ; 4.688 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[5]     ; dds_out:inst5|counter[0] ; 4.662 ; 4.662 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[6]     ; dds_out:inst5|counter[0] ; 4.409 ; 4.409 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[7]     ; dds_out:inst5|counter[0] ; 4.499 ; 4.499 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[8]     ; dds_out:inst5|counter[0] ; 4.547 ; 4.547 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[9]     ; dds_out:inst5|counter[0] ; 4.923 ; 4.923 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[10]    ; dds_out:inst5|counter[0] ; 4.423 ; 4.423 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[11]    ; dds_out:inst5|counter[0] ; 4.545 ; 4.545 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[12]    ; dds_out:inst5|counter[0] ; 4.408 ; 4.408 ; Fall       ; dds_out:inst5|counter[0]          ;
;  q[13]    ; dds_out:inst5|counter[0] ; 4.911 ; 4.911 ; Fall       ; dds_out:inst5|counter[0]          ;
; adc_clock ; clk                      ; 2.352 ; 2.352 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk                               ; clk                               ; 3084     ; 0        ; 0        ; 0        ;
; uart_rx:inst|rx_data[0]           ; clk                               ; 43       ; 43       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; clk                               ; 47       ; 47       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0]          ; 0        ; 0        ; 154      ; 0        ;
; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 61       ; 61       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 1392     ; 0        ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; inst4|altpll_component|pll|clk[0] ; 0        ; 1371     ; 0        ; 0        ;
; clk                               ; uart_rx:inst|rx_data[0]           ; 14       ; 0        ; 14       ; 0        ;
; uart_rx:inst|rx_data[0]           ; uart_rx:inst|rx_data[0]           ; 2        ; 2        ; 2        ; 2        ;
; clk                               ; usart_receive:inst1|state.SET     ; 0        ; 0        ; 36       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk                               ; clk                               ; 3084     ; 0        ; 0        ; 0        ;
; uart_rx:inst|rx_data[0]           ; clk                               ; 43       ; 43       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; clk                               ; 47       ; 47       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; dds_out:inst5|counter[0]          ; 0        ; 0        ; 154      ; 0        ;
; dds_out:inst5|counter[0]          ; inst4|altpll_component|pll|clk[0] ; 61       ; 61       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 1392     ; 0        ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; inst4|altpll_component|pll|clk[0] ; 0        ; 1371     ; 0        ; 0        ;
; clk                               ; uart_rx:inst|rx_data[0]           ; 14       ; 0        ; 14       ; 0        ;
; uart_rx:inst|rx_data[0]           ; uart_rx:inst|rx_data[0]           ; 2        ; 2        ; 2        ; 2        ;
; clk                               ; usart_receive:inst1|state.SET     ; 0        ; 0        ; 36       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Jun 13 19:53:39 2019
Info: Command: quartus_sta dds_test -c dds_test
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|div_out[23]|combout" is a latch
    Warning: Node "inst1|div_out[22]|combout" is a latch
    Warning: Node "inst1|div_out[21]|combout" is a latch
    Warning: Node "inst1|set_select|combout" is a latch
    Warning: Node "inst1|div_out[20]|combout" is a latch
    Warning: Node "inst1|div_out[19]|combout" is a latch
    Warning: Node "inst1|div_out[18]|combout" is a latch
    Warning: Node "inst1|div_out[17]|combout" is a latch
    Warning: Node "inst1|div_out[16]|combout" is a latch
    Warning: Node "inst1|div_out[15]|combout" is a latch
    Warning: Node "inst1|div_out[14]|combout" is a latch
    Warning: Node "inst1|div_out[13]|combout" is a latch
    Warning: Node "inst1|div_out[12]|combout" is a latch
    Warning: Node "inst1|div_out[11]|combout" is a latch
    Warning: Node "inst1|div_out[10]|combout" is a latch
    Warning: Node "inst1|div_out[9]|combout" is a latch
    Warning: Node "inst1|div_out[8]|combout" is a latch
    Warning: Node "inst1|div_out[7]|combout" is a latch
    Warning: Node "inst1|div_out[6]|combout" is a latch
    Warning: Node "inst1|div_out[5]|combout" is a latch
    Warning: Node "inst1|div_out[4]|combout" is a latch
    Warning: Node "inst1|div_out[3]|combout" is a latch
    Warning: Node "inst1|div_out[2]|combout" is a latch
    Warning: Node "inst1|div_out[1]|combout" is a latch
    Warning: Node "inst1|div_out[0]|combout" is a latch
    Warning: Node "inst1|mult_out[0]|combout" is a latch
    Warning: Node "inst1|mult_out[1]|combout" is a latch
    Warning: Node "inst1|mult_out[2]|combout" is a latch
    Warning: Node "inst1|mult_out[3]|combout" is a latch
    Warning: Node "inst1|mult_out[4]|combout" is a latch
    Warning: Node "inst1|mult_out[5]|combout" is a latch
    Warning: Node "inst1|mult_out[6]|combout" is a latch
    Warning: Node "inst1|mult_out[7]|combout" is a latch
    Warning: Node "inst1|mult_out[8]|combout" is a latch
    Warning: Node "inst1|mult_out[9]|combout" is a latch
    Warning: Node "inst1|mult_out[10]|combout" is a latch
    Warning: Node "inst1|mult_out[11]|combout" is a latch
    Warning: Node "inst5|dac_data_out[13]|combout" is a latch
    Warning: Node "inst5|dac_data_out[12]|combout" is a latch
    Warning: Node "inst5|dac_data_out[11]|combout" is a latch
    Warning: Node "inst5|dac_data_out[10]|combout" is a latch
    Warning: Node "inst5|dac_data_out[9]|combout" is a latch
    Warning: Node "inst5|dac_data_out[8]|combout" is a latch
    Warning: Node "inst5|dac_data_out[7]|combout" is a latch
    Warning: Node "inst5|dac_data_out[6]|combout" is a latch
    Warning: Node "inst5|dac_data_out[5]|combout" is a latch
    Warning: Node "inst5|dac_data_out[4]|combout" is a latch
    Warning: Node "inst5|dac_data_out[3]|combout" is a latch
    Warning: Node "inst5|dac_data_out[2]|combout" is a latch
    Warning: Node "inst5|dac_data_out[1]|combout" is a latch
    Warning: Node "inst5|dac_data_out[0]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'dds_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info: create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name usart_receive:inst1|state.SET usart_receive:inst1|state.SET
    Info: create_clock -period 1.000 -name uart_rx:inst|rx_data[0] uart_rx:inst|rx_data[0]
    Info: create_clock -period 1.000 -name dds_out:inst5|counter[0] dds_out:inst5|counter[0]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst5|Equal0~0  from: datac  to: combout
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -9.059
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.059      -351.917 inst4|altpll_component|pll|clk[0] 
    Info:    -4.170        -4.170 uart_rx:inst|rx_data[0] 
    Info:    -3.716       -71.799 usart_receive:inst1|state.SET 
    Info:    -3.637      -110.051 clk 
    Info:     0.540         0.000 dds_out:inst5|counter[0] 
Info: Worst-case hold slack is -2.434
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.434        -7.698 clk 
    Info:    -2.023       -24.356 dds_out:inst5|counter[0] 
    Info:    -1.163        -1.163 uart_rx:inst|rx_data[0] 
    Info:     0.019         0.000 usart_receive:inst1|state.SET 
    Info:     0.499         0.000 inst4|altpll_component|pll|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.527
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.527      -235.158 inst4|altpll_component|pll|clk[0] 
    Info:     0.500         0.000 dds_out:inst5|counter[0] 
    Info:     0.500         0.000 uart_rx:inst|rx_data[0] 
    Info:     0.500         0.000 usart_receive:inst1|state.SET 
    Info:     8.758         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 15 output pins without output pin load capacitance assignment
    Info: Pin "adc_clock" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst5|Equal0~0  from: datac  to: combout
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.979
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.979      -101.621 inst4|altpll_component|pll|clk[0] 
    Info:    -1.407       -27.683 usart_receive:inst1|state.SET 
    Info:    -1.359        -1.359 uart_rx:inst|rx_data[0] 
    Info:    -0.351        -5.866 clk 
    Info:     0.149         0.000 dds_out:inst5|counter[0] 
Info: Worst-case hold slack is -1.162
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.162       -15.061 clk 
    Info:    -0.383        -0.383 uart_rx:inst|rx_data[0] 
    Info:    -0.246        -2.130 dds_out:inst5|counter[0] 
    Info:     0.215         0.000 inst4|altpll_component|pll|clk[0] 
    Info:     0.654         0.000 usart_receive:inst1|state.SET 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.673
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.673      -103.642 inst4|altpll_component|pll|clk[0] 
    Info:     0.500         0.000 dds_out:inst5|counter[0] 
    Info:     0.500         0.000 uart_rx:inst|rx_data[0] 
    Info:     0.500         0.000 usart_receive:inst1|state.SET 
    Info:     9.000         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Thu Jun 13 19:53:41 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


