# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work gate_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {regfile_min_1200mv_0c_fast.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:58:48 on Oct 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." regfile_min_1200mv_0c_fast.vo 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:58:48 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Project2 {C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:58:49 on Oct 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Project2" C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 15:58:49 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 15:58:49 on Oct 06,2021
# Loading work.regfile_tb
# Loading work.regfile
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# SDF 10.4d Compiler 2015.12 Dec 30 2015
# 
# Loading instances from regfile_min_1200mv_0c_v_fast.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from regfile_min_1200mv_0c_v_fast.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /regfile_tb File: C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                   80 << Writing register  0 with 0000dead >>
#                  160 << Writing register  1 with 0000dead >>
#                  240 << Writing register  2 with 0000dead >>
#                  320 << Writing register  3 with 0000dead >>
#                  400 << Writing register  4 with 0000dead >>
#                  480 << Writing register  5 with 0000dead >>
#                  560 << Writing register  6 with 0000dead >>
#                  640 << Writing register  7 with 0000dead >>
#                  720 << Writing register  8 with 0000dead >>
#                  800 << Writing register  9 with 0000dead >>
#                  880 << Writing register 10 with 0000dead >>
#                  960 << Writing register 11 with 0000dead >>
#                 1040 << Writing register 12 with 0000dead >>
#                 1120 << Writing register 13 with 0000dead >>
#                 1200 << Writing register 14 with 0000dead >>
#                 1280 << Writing register 15 with 0000dead >>
#                 1360 << Writing register 16 with 0000dead >>
#                 1440 << Writing register 17 with 0000dead >>
#                 1520 << Writing register 18 with 0000dead >>
#                 1600 << Writing register 19 with 0000dead >>
#                 1680 << Writing register 20 with 0000dead >>
#                 1760 << Writing register 21 with 0000dead >>
#                 1840 << Writing register 22 with 0000dead >>
#                 1920 << Writing register 23 with 0000dead >>
#                 2000 << Writing register 24 with 0000dead >>
#                 2080 << Writing register 25 with 0000dead >>
#                 2160 << Writing register 26 with 0000dead >>
#                 2240 << Writing register 27 with 0000dead >>
#                 2320 << Writing register 28 with 0000dead >>
#                 2400 << Writing register 29 with 0000dead >>
#                 2480 << Writing register 30 with 0000dead >>
#                 2560 << Writing register 31 with 0000dead >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v(53)
#    Time: 2620 ns  Iteration: 1  Instance: /regfile_tb
# Break in Module regfile_tb at C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v line 53
# End time: 15:59:08 on Oct 06,2021, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
