# ECE449-16BitCPU

## ***TODO*** - *excludes format L and B todo*
- [x] Decoder 
- [ ] Finish all wiring of Proc.vhd (datapath)
- [ ] TB for PROC -> format A
- [ ] Ensure Writeback functionality
- [ ] Write Report
- [ ] Write Presentation

## Disregards
*(Files in github, that dont Fit into current TODO list work)*
- Program_Counter.vhd
- XRAM.vhd


## CPU Fully Created in VHDL on Xilinx FPGA
- All ran on Vivado

## Resources
- [How to setup VHDL Project](https://www.ece.uvic.ca/~ece449/lab/lab/Lab2.pdf)
- [ECE 449 Lab Website](https://www.ece.uvic.ca/~ece449/lab/index.html)
- [Google Drive Files](https://drive.google.com/drive/folders/1tlIO9s_Df8LXeqYccAc6llGytWvw_PAS)
- [Drawings](https://app.diagrams.net)

