Analysis & Synthesis report for FinalProject
Sun Jan 10 10:01:38 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |main|mainLogic:inst57|status
 10. State Machine - |main|VGAHandler:inst2|V_Status
 11. State Machine - |main|VGAHandler:inst2|H_Status
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pixelClkPLL:inst47|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: render:inst60
 18. Parameter Settings for User Entity Instance: lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component
 19. Parameter Settings for User Entity Instance: timePLL:inst53|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: button_debouncer:inst49
 21. Parameter Settings for User Entity Instance: button_debouncer:inst
 22. Parameter Settings for User Entity Instance: button_debouncer:inst26
 23. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div2
 28. Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod1
 30. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod2
 31. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod7
 32. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod8
 33. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div6
 34. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div7
 35. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div1
 37. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod6
 39. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod9
 40. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div10
 41. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod10
 42. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div9
 43. Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod11
 44. altpll Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m3"
 46. Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m2"
 47. Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m1"
 48. Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m0"
 49. Port Connectivity Checks: "render:inst60|break_record_move264_24:b_rec_m_ins"
 50. Port Connectivity Checks: "render:inst60|break_record_time264_24:b_rec_t_ins"
 51. Port Connectivity Checks: "render:inst60|disk200_20:diskc_9_ins"
 52. Port Connectivity Checks: "render:inst60|disk200_20:diskc_8_ins"
 53. Port Connectivity Checks: "render:inst60|disk200_20:diskc_7_ins"
 54. Port Connectivity Checks: "render:inst60|disk200_20:diskc_6_ins"
 55. Port Connectivity Checks: "render:inst60|disk200_20:diskc_5_ins"
 56. Port Connectivity Checks: "render:inst60|disk200_20:diskc_4_ins"
 57. Port Connectivity Checks: "render:inst60|disk200_20:diskc_3_ins"
 58. Port Connectivity Checks: "render:inst60|disk200_20:diskc_2_ins"
 59. Port Connectivity Checks: "render:inst60|disk200_20:diskc_1_ins"
 60. Port Connectivity Checks: "render:inst60|disk200_20:diskc_0_ins"
 61. Port Connectivity Checks: "render:inst60|disk200_20:diskb_9_ins"
 62. Port Connectivity Checks: "render:inst60|disk200_20:diskb_8_ins"
 63. Port Connectivity Checks: "render:inst60|disk200_20:diskb_7_ins"
 64. Port Connectivity Checks: "render:inst60|disk200_20:diskb_6_ins"
 65. Port Connectivity Checks: "render:inst60|disk200_20:diskb_5_ins"
 66. Port Connectivity Checks: "render:inst60|disk200_20:diskb_4_ins"
 67. Port Connectivity Checks: "render:inst60|disk200_20:diskb_3_ins"
 68. Port Connectivity Checks: "render:inst60|disk200_20:diskb_2_ins"
 69. Port Connectivity Checks: "render:inst60|disk200_20:diskb_1_ins"
 70. Port Connectivity Checks: "render:inst60|disk200_20:diskb_0_ins"
 71. Port Connectivity Checks: "render:inst60|disk200_20:diska_9_ins"
 72. Port Connectivity Checks: "render:inst60|disk200_20:diska_8_ins"
 73. Port Connectivity Checks: "render:inst60|disk200_20:diska_7_ins"
 74. Port Connectivity Checks: "render:inst60|disk200_20:diska_6_ins"
 75. Port Connectivity Checks: "render:inst60|disk200_20:diska_5_ins"
 76. Port Connectivity Checks: "render:inst60|disk200_20:diska_4_ins"
 77. Port Connectivity Checks: "render:inst60|disk200_20:diska_3_ins"
 78. Port Connectivity Checks: "render:inst60|disk200_20:diska_2_ins"
 79. Port Connectivity Checks: "render:inst60|disk200_20:diska_1_ins"
 80. Port Connectivity Checks: "render:inst60|disk200_20:diska_0_ins"
 81. Port Connectivity Checks: "render:inst60|text12_24:MOVE_DOT1_ins"
 82. Port Connectivity Checks: "render:inst60|text12_24:MOVE_E_ins"
 83. Port Connectivity Checks: "render:inst60|text12_24:MOVE_V_ins"
 84. Port Connectivity Checks: "render:inst60|text12_24:MOVE_O_ins"
 85. Port Connectivity Checks: "render:inst60|text12_24:MOVE_M_ins"
 86. Port Connectivity Checks: "render:inst60|text12_24:NUM_DOT_ins"
 87. Port Connectivity Checks: "render:inst60|text12_24:NUM_DOT1_ins"
 88. Port Connectivity Checks: "render:inst60|text12_24:NUM_E_ins"
 89. Port Connectivity Checks: "render:inst60|text12_24:NUM_M_ins"
 90. Port Connectivity Checks: "render:inst60|text12_24:NUM_I_ins"
 91. Port Connectivity Checks: "render:inst60|text12_24:NUM_T_ins"
 92. Port Connectivity Checks: "render:inst60|text12_24:BEST_DOT_ins"
 93. Port Connectivity Checks: "render:inst60|text12_24:BEST_T_ins"
 94. Port Connectivity Checks: "render:inst60|text12_24:BEST_S_ins"
 95. Port Connectivity Checks: "render:inst60|text12_24:BEST_E_ins"
 96. Port Connectivity Checks: "render:inst60|text12_24:BEST_B_ins"
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 10 10:01:38 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; FinalProject                               ;
; Top-level Entity Name              ; main                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 15,336                                     ;
;     Total combinational functions  ; 15,081                                     ;
;     Dedicated logic registers      ; 1,154                                      ;
; Total registers                    ; 1154                                       ;
; Total pins                         ; 57                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; main               ; FinalProject       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; LAI246_290.v                     ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/LAI246_290.v                ;         ;
; button_deboncer.v                ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v           ;         ;
; render.v                         ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/render.v                    ;         ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/Documents/1091DigitalLogic/FinalProject/main.bdf                    ;         ;
; pixelClkPLL.v                    ; yes             ; User Wizard-Generated File         ; E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v               ;         ;
; VGAHandler.v                     ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v                ;         ;
; SEG7Decode.v                     ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v                ;         ;
; text12_24.v                      ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/text12_24.v                 ;         ;
; disk200_20.v                     ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/disk200_20.v                ;         ;
; timePLL.v                        ; yes             ; User Wizard-Generated File         ; E:/Documents/1091DigitalLogic/FinalProject/timePLL.v                   ;         ;
; lpm_counter1.v                   ; yes             ; User Wizard-Generated File         ; E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v              ;         ;
; mainLogic.v                      ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v                 ;         ;
; break_record_move264_24.v        ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v   ;         ;
; break_record_time264_24.v        ; yes             ; User Verilog HDL File              ; E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pixelclkpll_altpll.v          ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v     ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_vmj.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/cntr_vmj.tdf             ;         ;
; db/cmpr_vgc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/cmpr_vgc.tdf             ;         ;
; db/timepll_altpll.v              ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_6jm.tdf       ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_7nh.tdf  ;         ;
; db/alt_u_div_p8f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf        ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_unc.tdf          ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_vnc.tdf          ;         ;
; db/lpm_divide_9bm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9bm.tdf       ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_mhm.tdf       ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_nlh.tdf  ;         ;
; db/alt_u_div_p5f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf        ;         ;
; db/lpm_divide_v9m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_v9m.tdf       ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_tlh.tdf  ;         ;
; db/alt_u_div_56f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_56f.tdf        ;         ;
; db/lpm_divide_9gm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9gm.tdf       ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_akh.tdf  ;         ;
; db/alt_u_div_v2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf        ;         ;
; db/lpm_divide_s9m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_s9m.tdf       ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_qlh.tdf  ;         ;
; db/alt_u_div_v5f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf        ;         ;
; db/lpm_divide_u9m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_u9m.tdf       ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_slh.tdf  ;         ;
; db/alt_u_div_36f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_36f.tdf        ;         ;
; db/lpm_divide_b8m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_b8m.tdf       ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_9kh.tdf  ;         ;
; db/alt_u_div_t2f.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_t2f.tdf        ;         ;
; db/lpm_divide_rhm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_rhm.tdf       ;         ;
; db/lpm_divide_phm.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_phm.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 15,336                                                                                        ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 15081                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 10282                                                                                         ;
;     -- 3 input functions                    ; 2467                                                                                          ;
;     -- <=2 input functions                  ; 2332                                                                                          ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 13883                                                                                         ;
;     -- arithmetic mode                      ; 1198                                                                                          ;
;                                             ;                                                                                               ;
; Total registers                             ; 1154                                                                                          ;
;     -- Dedicated logic registers            ; 1154                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 57                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
; Total PLLs                                  ; 2                                                                                             ;
;     -- PLLs                                 ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 643                                                                                           ;
; Total fan-out                               ; 56655                                                                                         ;
; Average fan-out                             ; 3.46                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                        ; 15081 (2)         ; 1154 (1)     ; 0           ; 0            ; 0       ; 0         ; 57   ; 0            ; |main                                                                                                                   ; work         ;
;    |VGAHandler:inst2|                        ; 3103 (3103)       ; 642 (642)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|VGAHandler:inst2                                                                                                  ; work         ;
;    |button_debouncer:inst26|                 ; 36 (36)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|button_debouncer:inst26                                                                                           ; work         ;
;    |button_debouncer:inst49|                 ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|button_debouncer:inst49                                                                                           ; work         ;
;    |button_debouncer:inst|                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|button_debouncer:inst                                                                                             ; work         ;
;    |intTo4SEG:inst99|                        ; 888 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99                                                                                                  ; work         ;
;       |byte2Seg7:m0|                         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|byte2Seg7:m0                                                                                     ; work         ;
;       |byte2Seg7:m1|                         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|byte2Seg7:m1                                                                                     ; work         ;
;       |byte2Seg7:m2|                         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|byte2Seg7:m2                                                                                     ; work         ;
;       |byte2Seg7:m3|                         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|byte2Seg7:m3                                                                                     ; work         ;
;       |lpm_divide:Div0|                      ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_6jm:auto_generated|     ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_7nh:divider|    ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider                        ; work         ;
;                |alt_u_div_p8f:divider|       ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider  ; work         ;
;       |lpm_divide:Div1|                      ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div1                                                                                  ; work         ;
;          |lpm_divide_mhm:auto_generated|     ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                        ; work         ;
;                |alt_u_div_p5f:divider|       ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider  ; work         ;
;       |lpm_divide:Div2|                      ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div2                                                                                  ; work         ;
;          |lpm_divide_9gm:auto_generated|     ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_akh:divider|    ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                        ; work         ;
;                |alt_u_div_v2f:divider|       ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider  ; work         ;
;       |lpm_divide:Mod0|                      ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_9bm:auto_generated|     ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod0|lpm_divide_9bm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_7nh:divider|    ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_7nh:divider                        ; work         ;
;                |alt_u_div_p8f:divider|       ; 176 (176)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider  ; work         ;
;       |lpm_divide:Mod1|                      ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod1                                                                                  ; work         ;
;          |lpm_divide_v9m:auto_generated|     ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod1|lpm_divide_v9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_tlh:divider|    ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod1|lpm_divide_v9m:auto_generated|sign_div_unsign_tlh:divider                        ; work         ;
;                |alt_u_div_56f:divider|       ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod1|lpm_divide_v9m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider  ; work         ;
;       |lpm_divide:Mod2|                      ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod2                                                                                  ; work         ;
;          |lpm_divide_s9m:auto_generated|     ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod2|lpm_divide_s9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_v5f:divider|       ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|intTo4SEG:inst99|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider  ; work         ;
;    |lpm_counter1:inst54|                     ; 28 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_counter1:inst54                                                                                               ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 28 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component                                                             ; work         ;
;          |cntr_vmj:auto_generated|           ; 28 (22)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated                                     ; work         ;
;             |cmpr_vgc:cmpr1|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|cmpr_vgc:cmpr1                      ; work         ;
;    |mainLogic:inst57|                        ; 3049 (1016)       ; 455 (455)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57                                                                                                  ; work         ;
;       |lpm_divide:Div0|                      ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_rhm:auto_generated|     ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div0|lpm_divide_rhm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_slh:divider|    ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                        ; work         ;
;                |alt_u_div_36f:divider|       ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider  ; work         ;
;       |lpm_divide:Div10|                     ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div10                                                                                 ; work         ;
;          |lpm_divide_mhm:auto_generated|     ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div10|lpm_divide_mhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                       ; work         ;
;                |alt_u_div_p5f:divider|       ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider ; work         ;
;       |lpm_divide:Div1|                      ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div1                                                                                  ; work         ;
;          |lpm_divide_phm:auto_generated|     ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_v5f:divider|       ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider  ; work         ;
;       |lpm_divide:Div6|                      ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div6                                                                                  ; work         ;
;          |lpm_divide_rhm:auto_generated|     ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div6|lpm_divide_rhm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_slh:divider|    ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div6|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                        ; work         ;
;                |alt_u_div_36f:divider|       ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div6|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider  ; work         ;
;       |lpm_divide:Div7|                      ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div7                                                                                  ; work         ;
;          |lpm_divide_phm:auto_generated|     ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_v5f:divider|       ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider  ; work         ;
;       |lpm_divide:Div9|                      ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div9                                                                                  ; work         ;
;          |lpm_divide_6jm:auto_generated|     ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div9|lpm_divide_6jm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_7nh:divider|    ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div9|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider                        ; work         ;
;                |alt_u_div_p8f:divider|       ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Div9|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider  ; work         ;
;       |lpm_divide:Mod0|                      ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_s9m:auto_generated|     ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_v5f:divider|       ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider  ; work         ;
;       |lpm_divide:Mod10|                     ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod10                                                                                 ; work         ;
;          |lpm_divide_v9m:auto_generated|     ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod10|lpm_divide_v9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider|    ; 192 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod10|lpm_divide_v9m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_56f:divider|       ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod10|lpm_divide_v9m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider ; work         ;
;       |lpm_divide:Mod11|                     ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod11                                                                                 ; work         ;
;          |lpm_divide_s9m:auto_generated|     ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod11|lpm_divide_s9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod11|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_v5f:divider|       ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod11|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider ; work         ;
;       |lpm_divide:Mod1|                      ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod1                                                                                  ; work         ;
;          |lpm_divide_u9m:auto_generated|     ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod1|lpm_divide_u9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_slh:divider|    ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod1|lpm_divide_u9m:auto_generated|sign_div_unsign_slh:divider                        ; work         ;
;                |alt_u_div_36f:divider|       ; 179 (179)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod1|lpm_divide_u9m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider  ; work         ;
;       |lpm_divide:Mod2|                      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod2                                                                                  ; work         ;
;          |lpm_divide_b8m:auto_generated|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod2|lpm_divide_b8m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod2|lpm_divide_b8m:auto_generated|sign_div_unsign_9kh:divider                        ; work         ;
;                |alt_u_div_t2f:divider|       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod2|lpm_divide_b8m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider  ; work         ;
;       |lpm_divide:Mod6|                      ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod6                                                                                  ; work         ;
;          |lpm_divide_s9m:auto_generated|     ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_qlh:divider|    ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                        ; work         ;
;                |alt_u_div_v5f:divider|       ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider  ; work         ;
;       |lpm_divide:Mod7|                      ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod7                                                                                  ; work         ;
;          |lpm_divide_u9m:auto_generated|     ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod7|lpm_divide_u9m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_slh:divider|    ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod7|lpm_divide_u9m:auto_generated|sign_div_unsign_slh:divider                        ; work         ;
;                |alt_u_div_36f:divider|       ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod7|lpm_divide_u9m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider  ; work         ;
;       |lpm_divide:Mod8|                      ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod8                                                                                  ; work         ;
;          |lpm_divide_b8m:auto_generated|     ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod8|lpm_divide_b8m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod8|lpm_divide_b8m:auto_generated|sign_div_unsign_9kh:divider                        ; work         ;
;                |alt_u_div_t2f:divider|       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod8|lpm_divide_b8m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider  ; work         ;
;       |lpm_divide:Mod9|                      ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod9                                                                                  ; work         ;
;          |lpm_divide_9bm:auto_generated|     ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod9|lpm_divide_9bm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_7nh:divider|    ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod9|lpm_divide_9bm:auto_generated|sign_div_unsign_7nh:divider                        ; work         ;
;                |alt_u_div_p8f:divider|       ; 195 (195)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mainLogic:inst57|lpm_divide:Mod9|lpm_divide_9bm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider  ; work         ;
;    |pixelClkPLL:inst47|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pixelClkPLL:inst47                                                                                                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pixelClkPLL:inst47|altpll:altpll_component                                                                        ; work         ;
;          |pixelClkPLL_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated                                      ; work         ;
;    |render:inst60|                           ; 7968 (5618)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60                                                                                                     ; work         ;
;       |disk200_20:diska_0_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_0_ins                                                                              ; work         ;
;       |disk200_20:diska_1_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_1_ins                                                                              ; work         ;
;       |disk200_20:diska_2_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_2_ins                                                                              ; work         ;
;       |disk200_20:diska_3_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_3_ins                                                                              ; work         ;
;       |disk200_20:diska_4_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_4_ins                                                                              ; work         ;
;       |disk200_20:diska_5_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_5_ins                                                                              ; work         ;
;       |disk200_20:diska_6_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_6_ins                                                                              ; work         ;
;       |disk200_20:diska_7_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_7_ins                                                                              ; work         ;
;       |disk200_20:diska_8_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_8_ins                                                                              ; work         ;
;       |disk200_20:diska_9_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diska_9_ins                                                                              ; work         ;
;       |disk200_20:diskb_0_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_0_ins                                                                              ; work         ;
;       |disk200_20:diskb_1_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_1_ins                                                                              ; work         ;
;       |disk200_20:diskb_2_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_2_ins                                                                              ; work         ;
;       |disk200_20:diskb_3_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_3_ins                                                                              ; work         ;
;       |disk200_20:diskb_4_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_4_ins                                                                              ; work         ;
;       |disk200_20:diskb_5_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_5_ins                                                                              ; work         ;
;       |disk200_20:diskb_6_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_6_ins                                                                              ; work         ;
;       |disk200_20:diskb_7_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_7_ins                                                                              ; work         ;
;       |disk200_20:diskb_8_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_8_ins                                                                              ; work         ;
;       |disk200_20:diskb_9_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskb_9_ins                                                                              ; work         ;
;       |disk200_20:diskc_0_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_0_ins                                                                              ; work         ;
;       |disk200_20:diskc_1_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_1_ins                                                                              ; work         ;
;       |disk200_20:diskc_2_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_2_ins                                                                              ; work         ;
;       |disk200_20:diskc_3_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_3_ins                                                                              ; work         ;
;       |disk200_20:diskc_4_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_4_ins                                                                              ; work         ;
;       |disk200_20:diskc_5_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_5_ins                                                                              ; work         ;
;       |disk200_20:diskc_6_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_6_ins                                                                              ; work         ;
;       |disk200_20:diskc_7_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_7_ins                                                                              ; work         ;
;       |disk200_20:diskc_8_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_8_ins                                                                              ; work         ;
;       |disk200_20:diskc_9_ins|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|disk200_20:diskc_9_ins                                                                              ; work         ;
;       |text12_24:bmove0_ins|                 ; 348 (348)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bmove0_ins                                                                                ; work         ;
;       |text12_24:bmove1_ins|                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bmove1_ins                                                                                ; work         ;
;       |text12_24:bmove2_ins|                 ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bmove2_ins                                                                                ; work         ;
;       |text12_24:bmove3_ins|                 ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bmove3_ins                                                                                ; work         ;
;       |text12_24:bnum0_ins|                  ; 392 (392)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bnum0_ins                                                                                 ; work         ;
;       |text12_24:bnum1_ins|                  ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bnum1_ins                                                                                 ; work         ;
;       |text12_24:bnum2_ins|                  ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bnum2_ins                                                                                 ; work         ;
;       |text12_24:bnum3_ins|                  ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:bnum3_ins                                                                                 ; work         ;
;       |text12_24:move0_ins|                  ; 353 (353)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:move0_ins                                                                                 ; work         ;
;       |text12_24:move1_ins|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:move1_ins                                                                                 ; work         ;
;       |text12_24:move2_ins|                  ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:move2_ins                                                                                 ; work         ;
;       |text12_24:move3_ins|                  ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:move3_ins                                                                                 ; work         ;
;       |text12_24:num0_ins|                   ; 392 (392)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:num0_ins                                                                                  ; work         ;
;       |text12_24:num1_ins|                   ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:num1_ins                                                                                  ; work         ;
;       |text12_24:num2_ins|                   ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:num2_ins                                                                                  ; work         ;
;       |text12_24:num3_ins|                   ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|render:inst60|text12_24:num3_ins                                                                                  ; work         ;
;    |timePLL:inst53|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|timePLL:inst53                                                                                                    ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|timePLL:inst53|altpll:altpll_component                                                                            ; work         ;
;          |timePLL_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |main|pixelClkPLL:inst47  ; E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v  ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |main|timePLL:inst53      ; E:/Documents/1091DigitalLogic/FinalProject/timePLL.v      ;
; Altera ; LPM_COUNTER  ; 13.1    ; N/A          ; N/A          ; |main|lpm_counter1:inst54 ; E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|mainLogic:inst57|status                                                                                   ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; status.0000000000000000 ; status.0000000000000010 ; status.0000000000000001 ; status.0000000000000011 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; status.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ;
; status.0000000000000001 ; 0                       ; 0                       ; 1                       ; 1                       ;
; status.0000000000000010 ; 0                       ; 1                       ; 0                       ; 1                       ;
; status.0000000000000000 ; 1                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |main|VGAHandler:inst2|V_Status                                               ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; V_Status.0011 ; V_Status.0010 ; V_Status.0001 ; V_Status.0000 ; V_Status.0100 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; V_Status.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; V_Status.0001 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; V_Status.0010 ; 0             ; 1             ; 0             ; 1             ; 0             ;
; V_Status.0011 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; V_Status.0100 ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |main|VGAHandler:inst2|H_Status                               ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; H_Status.0011 ; H_Status.0010 ; H_Status.0001 ; H_Status.0000 ;
+---------------+---------------+---------------+---------------+---------------+
; H_Status.0000 ; 0             ; 0             ; 0             ; 0             ;
; H_Status.0001 ; 0             ; 0             ; 1             ; 1             ;
; H_Status.0010 ; 0             ; 1             ; 0             ; 1             ;
; H_Status.0011 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; intTo4SEG:inst99|byte2Seg7:m0|seg[6]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[5]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[4]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[3]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[2]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[1]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m0|seg[0]                ; intTo4SEG:inst99|byte2Seg7:m0|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[6]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[5]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[4]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[3]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[2]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[1]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m1|seg[0]                ; intTo4SEG:inst99|byte2Seg7:m1|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                ; intTo4SEG:inst99|byte2Seg7:m2|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[6]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[5]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[4]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[3]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[2]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[1]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; intTo4SEG:inst99|byte2Seg7:m3|seg[0]                ; intTo4SEG:inst99|byte2Seg7:m3|Mux7 ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+--------------------------------------------+-------------------------------------------------+
; Register name                              ; Reason for Removal                              ;
+--------------------------------------------+-------------------------------------------------+
; VGAHandler:inst2|nowLine[5..8]             ; Merged with VGAHandler:inst2|nowLine[9]         ;
; VGAHandler:inst2|nowLine[1..3,635..638]    ; Merged with VGAHandler:inst2|nowLine[4]         ;
; VGAHandler:inst2|nowLine[639]              ; Merged with VGAHandler:inst2|nowLine[0]         ;
; mainLogic:inst57|SelectedPOS[2..9,11..31]  ; Merged with mainLogic:inst57|SelectedPOS[10]    ;
; VGAHandler:inst2|v_pos[15]                 ; Merged with VGAHandler:inst2|v_counter[15]      ;
; VGAHandler:inst2|v_pos[14]                 ; Merged with VGAHandler:inst2|v_counter[14]      ;
; VGAHandler:inst2|v_pos[13]                 ; Merged with VGAHandler:inst2|v_counter[13]      ;
; VGAHandler:inst2|v_pos[12]                 ; Merged with VGAHandler:inst2|v_counter[12]      ;
; VGAHandler:inst2|v_pos[11]                 ; Merged with VGAHandler:inst2|v_counter[11]      ;
; VGAHandler:inst2|v_pos[10]                 ; Merged with VGAHandler:inst2|v_counter[10]      ;
; VGAHandler:inst2|v_pos[9]                  ; Merged with VGAHandler:inst2|v_counter[9]       ;
; VGAHandler:inst2|v_pos[8]                  ; Merged with VGAHandler:inst2|v_counter[8]       ;
; VGAHandler:inst2|v_pos[7]                  ; Merged with VGAHandler:inst2|v_counter[7]       ;
; VGAHandler:inst2|v_pos[6]                  ; Merged with VGAHandler:inst2|v_counter[6]       ;
; VGAHandler:inst2|v_pos[5]                  ; Merged with VGAHandler:inst2|v_counter[5]       ;
; VGAHandler:inst2|v_pos[4]                  ; Merged with VGAHandler:inst2|v_counter[4]       ;
; VGAHandler:inst2|v_pos[3]                  ; Merged with VGAHandler:inst2|v_counter[3]       ;
; VGAHandler:inst2|v_pos[2]                  ; Merged with VGAHandler:inst2|v_counter[2]       ;
; VGAHandler:inst2|v_pos[1]                  ; Merged with VGAHandler:inst2|v_counter[1]       ;
; VGAHandler:inst2|v_pos[0]                  ; Merged with VGAHandler:inst2|v_counter[0]       ;
; VGAHandler:inst2|nowLine[257,382,383]      ; Merged with VGAHandler:inst2|nowLine[256]       ;
; VGAHandler:inst2|nowLine[372]              ; Merged with VGAHandler:inst2|nowLine[260]       ;
; VGAHandler:inst2|nowLine[273,274,370,371]  ; Merged with VGAHandler:inst2|nowLine[272]       ;
; VGAHandler:inst2|nowLine[271,364..369]     ; Merged with VGAHandler:inst2|nowLine[270]       ;
; VGAHandler:inst2|nowLine[357..363]         ; Merged with VGAHandler:inst2|nowLine[356]       ;
; VGAHandler:inst2|nowLine[285..291,354,355] ; Merged with VGAHandler:inst2|nowLine[284]       ;
; VGAHandler:inst2|nowLine[353]              ; Merged with VGAHandler:inst2|nowLine[352]       ;
; VGAHandler:inst2|nowLine[349..351]         ; Merged with VGAHandler:inst2|nowLine[348]       ;
; VGAHandler:inst2|nowLine[346,347]          ; Merged with VGAHandler:inst2|nowLine[345]       ;
; VGAHandler:inst2|nowLine[343,344]          ; Merged with VGAHandler:inst2|nowLine[342]       ;
; VGAHandler:inst2|nowLine[293..299,340,341] ; Merged with VGAHandler:inst2|nowLine[292]       ;
; VGAHandler:inst2|nowLine[335]              ; Merged with VGAHandler:inst2|nowLine[332]       ;
; VGAHandler:inst2|nowLine[334]              ; Merged with VGAHandler:inst2|nowLine[333]       ;
; VGAHandler:inst2|nowLine[313,326,327]      ; Merged with VGAHandler:inst2|nowLine[312]       ;
; VGAHandler:inst2|nowLine[325]              ; Merged with VGAHandler:inst2|nowLine[314]       ;
; VGAHandler:inst2|nowLine[324]              ; Merged with VGAHandler:inst2|nowLine[315]       ;
; VGAHandler:inst2|nowLine[323]              ; Merged with VGAHandler:inst2|nowLine[316]       ;
; VGAHandler:inst2|nowLine[322]              ; Merged with VGAHandler:inst2|nowLine[317]       ;
; VGAHandler:inst2|nowLine[321]              ; Merged with VGAHandler:inst2|nowLine[318]       ;
; VGAHandler:inst2|nowLine[320]              ; Merged with VGAHandler:inst2|nowLine[319]       ;
; VGAHandler:inst2|nowLine[311]              ; Merged with VGAHandler:inst2|nowLine[310]       ;
; VGAHandler:inst2|nowLine[307]              ; Merged with VGAHandler:inst2|nowLine[304]       ;
; VGAHandler:inst2|nowLine[306]              ; Merged with VGAHandler:inst2|nowLine[305]       ;
; VGAHandler:inst2|nowLine[301]              ; Merged with VGAHandler:inst2|nowLine[300]       ;
; VGAHandler:inst2|nowLine[277,278]          ; Merged with VGAHandler:inst2|nowLine[276]       ;
; VGAHandler:inst2|nowLine[269]              ; Merged with VGAHandler:inst2|nowLine[268]       ;
; VGAHandler:inst2|nowLine[262..267]         ; Merged with VGAHandler:inst2|nowLine[261]       ;
; VGAHandler:inst2|nowLine[259]              ; Merged with VGAHandler:inst2|nowLine[258]       ;
; button_debouncer:inst49|counter[20]        ; Merged with button_debouncer:inst26|counter[20] ;
; button_debouncer:inst|counter[20]          ; Merged with button_debouncer:inst26|counter[20] ;
; button_debouncer:inst49|counter[19]        ; Merged with button_debouncer:inst26|counter[19] ;
; button_debouncer:inst|counter[19]          ; Merged with button_debouncer:inst26|counter[19] ;
; button_debouncer:inst49|counter[18]        ; Merged with button_debouncer:inst26|counter[18] ;
; button_debouncer:inst|counter[18]          ; Merged with button_debouncer:inst26|counter[18] ;
; button_debouncer:inst49|counter[17]        ; Merged with button_debouncer:inst26|counter[17] ;
; button_debouncer:inst|counter[17]          ; Merged with button_debouncer:inst26|counter[17] ;
; button_debouncer:inst49|counter[16]        ; Merged with button_debouncer:inst26|counter[16] ;
; button_debouncer:inst|counter[16]          ; Merged with button_debouncer:inst26|counter[16] ;
; button_debouncer:inst49|counter[15]        ; Merged with button_debouncer:inst26|counter[15] ;
; button_debouncer:inst|counter[15]          ; Merged with button_debouncer:inst26|counter[15] ;
; button_debouncer:inst49|counter[14]        ; Merged with button_debouncer:inst26|counter[14] ;
; button_debouncer:inst|counter[14]          ; Merged with button_debouncer:inst26|counter[14] ;
; button_debouncer:inst49|counter[13]        ; Merged with button_debouncer:inst26|counter[13] ;
; button_debouncer:inst|counter[13]          ; Merged with button_debouncer:inst26|counter[13] ;
; button_debouncer:inst49|counter[12]        ; Merged with button_debouncer:inst26|counter[12] ;
; button_debouncer:inst|counter[12]          ; Merged with button_debouncer:inst26|counter[12] ;
; button_debouncer:inst49|counter[11]        ; Merged with button_debouncer:inst26|counter[11] ;
; button_debouncer:inst|counter[11]          ; Merged with button_debouncer:inst26|counter[11] ;
; button_debouncer:inst49|counter[10]        ; Merged with button_debouncer:inst26|counter[10] ;
; button_debouncer:inst|counter[10]          ; Merged with button_debouncer:inst26|counter[10] ;
; button_debouncer:inst49|counter[9]         ; Merged with button_debouncer:inst26|counter[9]  ;
; button_debouncer:inst|counter[9]           ; Merged with button_debouncer:inst26|counter[9]  ;
; button_debouncer:inst49|counter[8]         ; Merged with button_debouncer:inst26|counter[8]  ;
; button_debouncer:inst|counter[8]           ; Merged with button_debouncer:inst26|counter[8]  ;
; button_debouncer:inst49|counter[7]         ; Merged with button_debouncer:inst26|counter[7]  ;
; button_debouncer:inst|counter[7]           ; Merged with button_debouncer:inst26|counter[7]  ;
; button_debouncer:inst49|counter[6]         ; Merged with button_debouncer:inst26|counter[6]  ;
; button_debouncer:inst|counter[6]           ; Merged with button_debouncer:inst26|counter[6]  ;
; button_debouncer:inst49|counter[5]         ; Merged with button_debouncer:inst26|counter[5]  ;
; button_debouncer:inst|counter[5]           ; Merged with button_debouncer:inst26|counter[5]  ;
; button_debouncer:inst49|counter[4]         ; Merged with button_debouncer:inst26|counter[4]  ;
; button_debouncer:inst|counter[4]           ; Merged with button_debouncer:inst26|counter[4]  ;
; button_debouncer:inst49|counter[3]         ; Merged with button_debouncer:inst26|counter[3]  ;
; button_debouncer:inst|counter[3]           ; Merged with button_debouncer:inst26|counter[3]  ;
; button_debouncer:inst49|counter[2]         ; Merged with button_debouncer:inst26|counter[2]  ;
; button_debouncer:inst|counter[2]           ; Merged with button_debouncer:inst26|counter[2]  ;
; button_debouncer:inst49|counter[1]         ; Merged with button_debouncer:inst26|counter[1]  ;
; button_debouncer:inst|counter[1]           ; Merged with button_debouncer:inst26|counter[1]  ;
; button_debouncer:inst49|counter[0]         ; Merged with button_debouncer:inst26|counter[0]  ;
; button_debouncer:inst|counter[0]           ; Merged with button_debouncer:inst26|counter[0]  ;
; mainLogic:inst57|SelectedPOS[10]           ; Stuck at GND due to stuck port data_in          ;
; mainLogic:inst57|status~8                  ; Lost fanout                                     ;
; mainLogic:inst57|status~9                  ; Lost fanout                                     ;
; mainLogic:inst57|status~10                 ; Lost fanout                                     ;
; mainLogic:inst57|status~11                 ; Lost fanout                                     ;
; mainLogic:inst57|status~12                 ; Lost fanout                                     ;
; mainLogic:inst57|status~13                 ; Lost fanout                                     ;
; mainLogic:inst57|status~14                 ; Lost fanout                                     ;
; mainLogic:inst57|status~15                 ; Lost fanout                                     ;
; mainLogic:inst57|status~16                 ; Lost fanout                                     ;
; mainLogic:inst57|status~17                 ; Lost fanout                                     ;
; mainLogic:inst57|status~18                 ; Lost fanout                                     ;
; mainLogic:inst57|status~19                 ; Lost fanout                                     ;
; mainLogic:inst57|status~20                 ; Lost fanout                                     ;
; mainLogic:inst57|status~21                 ; Lost fanout                                     ;
; mainLogic:inst57|status~22                 ; Lost fanout                                     ;
; mainLogic:inst57|status~23                 ; Lost fanout                                     ;
; VGAHandler:inst2|V_Status~6                ; Lost fanout                                     ;
; VGAHandler:inst2|V_Status~7                ; Lost fanout                                     ;
; VGAHandler:inst2|V_Status~9                ; Lost fanout                                     ;
; VGAHandler:inst2|H_Status~6                ; Lost fanout                                     ;
; VGAHandler:inst2|H_Status~7                ; Lost fanout                                     ;
; VGAHandler:inst2|H_Status~8                ; Lost fanout                                     ;
; VGAHandler:inst2|H_Status~9                ; Lost fanout                                     ;
; Total Number of Removed Registers = 196    ;                                                 ;
+--------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1154  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 164   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1040  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|mainLogic:inst57|bestResetCounter[5] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|mainLogic:inst57|el_time[12]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[9]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|h_pos[12]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|VGAHandler:inst2|LINE_SEQ[13]        ;
; 5:1                ; 115 bits  ; 345 LEs       ; 115 LEs              ; 230 LEs                ; Yes        ; |main|VGAHandler:inst2|nowLine[458]        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[7][15]    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[7][12]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[6][6]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[6][11]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[5][10]    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[5][6]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[4][15]    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[4][8]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[3][1]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[3][9]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[2][1]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[2][5]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[1][5]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[1][3]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestMoves[0][0]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|bestTime[0][6]      ;
; 5:1                ; 126 bits  ; 378 LEs       ; 126 LEs              ; 252 LEs                ; Yes        ; |main|VGAHandler:inst2|nowLine[87]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[338]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |main|VGAHandler:inst2|h_counter[5]        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[292]        ;
; 7:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[279]        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[438]        ;
; 7:1                ; 57 bits   ; 228 LEs       ; 114 LEs              ; 114 LEs                ; Yes        ; |main|VGAHandler:inst2|nowLine[449]        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[214]        ;
; 7:1                ; 52 bits   ; 208 LEs       ; 104 LEs              ; 104 LEs                ; Yes        ; |main|VGAHandler:inst2|nowLine[227]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|SelectedDisk[0]     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |main|VGAHandler:inst2|v_counter[15]       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|mainLogic:inst57|MOVES_COUNT[1]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|Stack3_PTR[1]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |main|mainLogic:inst57|Stack1_PTR[0]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|Stack2_PTR[1]       ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[519]        ;
; 14:1               ; 6 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[27]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[9][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[8][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[7][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[6][0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[5][0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[4][1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[3][0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[2][0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[1][0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKc[0][1]         ;
; 15:1               ; 14 bits   ; 140 LEs       ; 112 LEs              ; 28 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[522]        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[19]         ;
; 15:1               ; 14 bits   ; 140 LEs       ; 112 LEs              ; 28 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[41]         ;
; 15:1               ; 6 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[530]        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[106]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[9][2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[8][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[7][2]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[6][0]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[5][1]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[5][0]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[4][3]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[4][1]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[3][0]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[2][0]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[1][2]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[1][0]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[0][2]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKa[0][1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[9][1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[8][1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[7][1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[6][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[5][2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[4][2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[3][3]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[2][2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[1][2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mainLogic:inst57|DISKb[0][2]         ;
; 16:1               ; 6 bits    ; 60 LEs        ; 54 LEs               ; 6 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[534]        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |main|mainLogic:inst57|SelectedPOS[1]      ;
; 30:1               ; 4 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[305]        ;
; 31:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[333]        ;
; 31:1               ; 2 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[198]        ;
; 55:1               ; 3 bits    ; 108 LEs       ; 102 LEs              ; 6 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[409]        ;
; 55:1               ; 6 bits    ; 216 LEs       ; 204 LEs              ; 12 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[253]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 66 LEs               ; 18 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[586]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 64 LEs               ; 20 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[587]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 76 LEs               ; 8 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[585]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 68 LEs               ; 16 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[583]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 66 LEs               ; 18 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[596]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 64 LEs               ; 20 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[595]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 74 LEs               ; 10 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[592]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 76 LEs               ; 8 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[590]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 74 LEs               ; 10 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[591]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 74 LEs               ; 10 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[598]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 74 LEs               ; 10 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[589]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 82 LEs               ; 2 LEs                  ; Yes        ; |main|VGAHandler:inst2|nowLine[602]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[115]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 50 LEs               ; 34 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[161]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[116]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[117]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 58 LEs               ; 26 LEs                 ; Yes        ; |main|VGAHandler:inst2|nowLine[118]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|render:inst60|LINE                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |main|render:inst60|LINE                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |main|mainLogic:inst57|Mux17               ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|mainLogic:inst57|Mux35               ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|mainLogic:inst57|Mux37               ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|mainLogic:inst57|Mux43               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |main|VGAHandler:inst2|Selector19          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |main|VGAHandler:inst2|Selector70          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |main|render:inst60|LINE                   ;
; 11:1               ; 52 bits   ; 364 LEs       ; 364 LEs              ; 0 LEs                  ; No         ; |main|render:inst60|LINE                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |main|render:inst60|LINE                   ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main|render:inst60|LINE                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main|render:inst60|LINE                   ;
; 25:1               ; 2 bits    ; 32 LEs        ; 2 LEs                ; 30 LEs                 ; No         ; |main|render:inst60|Selector470            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 2 LEs                ; 30 LEs                 ; No         ; |main|render:inst60|Selector471            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 2 LEs                ; 30 LEs                 ; No         ; |main|render:inst60|Selector472            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 2 LEs                ; 30 LEs                 ; No         ; |main|render:inst60|Selector449            ;
; 26:1               ; 5 bits    ; 85 LEs        ; 60 LEs               ; 25 LEs                 ; No         ; |main|render:inst60|LINE                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |main|mainLogic:inst57|status              ;
; 61:1               ; 3 bits    ; 120 LEs       ; 102 LEs              ; 18 LEs                 ; No         ; |main|render:inst60|LINE                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixelClkPLL:inst47|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------+
; Parameter Name                ; Value                         ; Type                    ;
+-------------------------------+-------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pixelClkPLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                 ;
; LOCK_LOW                      ; 1                             ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                 ;
; BANDWIDTH                     ; 0                             ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1007                          ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 2000                          ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; VCO_MIN                       ; 0                             ; Untyped                 ;
; VCO_MAX                       ; 0                             ; Untyped                 ;
; VCO_CENTER                    ; 0                             ; Untyped                 ;
; PFD_MIN                       ; 0                             ; Untyped                 ;
; PFD_MAX                       ; 0                             ; Untyped                 ;
; M_INITIAL                     ; 0                             ; Untyped                 ;
; M                             ; 0                             ; Untyped                 ;
; N                             ; 1                             ; Untyped                 ;
; M2                            ; 1                             ; Untyped                 ;
; N2                            ; 1                             ; Untyped                 ;
; SS                            ; 1                             ; Untyped                 ;
; C0_HIGH                       ; 0                             ; Untyped                 ;
; C1_HIGH                       ; 0                             ; Untyped                 ;
; C2_HIGH                       ; 0                             ; Untyped                 ;
; C3_HIGH                       ; 0                             ; Untyped                 ;
; C4_HIGH                       ; 0                             ; Untyped                 ;
; C5_HIGH                       ; 0                             ; Untyped                 ;
; C6_HIGH                       ; 0                             ; Untyped                 ;
; C7_HIGH                       ; 0                             ; Untyped                 ;
; C8_HIGH                       ; 0                             ; Untyped                 ;
; C9_HIGH                       ; 0                             ; Untyped                 ;
; C0_LOW                        ; 0                             ; Untyped                 ;
; C1_LOW                        ; 0                             ; Untyped                 ;
; C2_LOW                        ; 0                             ; Untyped                 ;
; C3_LOW                        ; 0                             ; Untyped                 ;
; C4_LOW                        ; 0                             ; Untyped                 ;
; C5_LOW                        ; 0                             ; Untyped                 ;
; C6_LOW                        ; 0                             ; Untyped                 ;
; C7_LOW                        ; 0                             ; Untyped                 ;
; C8_LOW                        ; 0                             ; Untyped                 ;
; C9_LOW                        ; 0                             ; Untyped                 ;
; C0_INITIAL                    ; 0                             ; Untyped                 ;
; C1_INITIAL                    ; 0                             ; Untyped                 ;
; C2_INITIAL                    ; 0                             ; Untyped                 ;
; C3_INITIAL                    ; 0                             ; Untyped                 ;
; C4_INITIAL                    ; 0                             ; Untyped                 ;
; C5_INITIAL                    ; 0                             ; Untyped                 ;
; C6_INITIAL                    ; 0                             ; Untyped                 ;
; C7_INITIAL                    ; 0                             ; Untyped                 ;
; C8_INITIAL                    ; 0                             ; Untyped                 ;
; C9_INITIAL                    ; 0                             ; Untyped                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                 ;
; C0_PH                         ; 0                             ; Untyped                 ;
; C1_PH                         ; 0                             ; Untyped                 ;
; C2_PH                         ; 0                             ; Untyped                 ;
; C3_PH                         ; 0                             ; Untyped                 ;
; C4_PH                         ; 0                             ; Untyped                 ;
; C5_PH                         ; 0                             ; Untyped                 ;
; C6_PH                         ; 0                             ; Untyped                 ;
; C7_PH                         ; 0                             ; Untyped                 ;
; C8_PH                         ; 0                             ; Untyped                 ;
; C9_PH                         ; 0                             ; Untyped                 ;
; L0_HIGH                       ; 1                             ; Untyped                 ;
; L1_HIGH                       ; 1                             ; Untyped                 ;
; G0_HIGH                       ; 1                             ; Untyped                 ;
; G1_HIGH                       ; 1                             ; Untyped                 ;
; G2_HIGH                       ; 1                             ; Untyped                 ;
; G3_HIGH                       ; 1                             ; Untyped                 ;
; E0_HIGH                       ; 1                             ; Untyped                 ;
; E1_HIGH                       ; 1                             ; Untyped                 ;
; E2_HIGH                       ; 1                             ; Untyped                 ;
; E3_HIGH                       ; 1                             ; Untyped                 ;
; L0_LOW                        ; 1                             ; Untyped                 ;
; L1_LOW                        ; 1                             ; Untyped                 ;
; G0_LOW                        ; 1                             ; Untyped                 ;
; G1_LOW                        ; 1                             ; Untyped                 ;
; G2_LOW                        ; 1                             ; Untyped                 ;
; G3_LOW                        ; 1                             ; Untyped                 ;
; E0_LOW                        ; 1                             ; Untyped                 ;
; E1_LOW                        ; 1                             ; Untyped                 ;
; E2_LOW                        ; 1                             ; Untyped                 ;
; E3_LOW                        ; 1                             ; Untyped                 ;
; L0_INITIAL                    ; 1                             ; Untyped                 ;
; L1_INITIAL                    ; 1                             ; Untyped                 ;
; G0_INITIAL                    ; 1                             ; Untyped                 ;
; G1_INITIAL                    ; 1                             ; Untyped                 ;
; G2_INITIAL                    ; 1                             ; Untyped                 ;
; G3_INITIAL                    ; 1                             ; Untyped                 ;
; E0_INITIAL                    ; 1                             ; Untyped                 ;
; E1_INITIAL                    ; 1                             ; Untyped                 ;
; E2_INITIAL                    ; 1                             ; Untyped                 ;
; E3_INITIAL                    ; 1                             ; Untyped                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                 ;
; L0_PH                         ; 0                             ; Untyped                 ;
; L1_PH                         ; 0                             ; Untyped                 ;
; G0_PH                         ; 0                             ; Untyped                 ;
; G1_PH                         ; 0                             ; Untyped                 ;
; G2_PH                         ; 0                             ; Untyped                 ;
; G3_PH                         ; 0                             ; Untyped                 ;
; E0_PH                         ; 0                             ; Untyped                 ;
; E1_PH                         ; 0                             ; Untyped                 ;
; E2_PH                         ; 0                             ; Untyped                 ;
; E3_PH                         ; 0                             ; Untyped                 ;
; M_PH                          ; 0                             ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                   ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                 ;
; CBXI_PARAMETER                ; pixelClkPLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone III                   ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: render:inst60 ;
+---------------------+-------+------------------------------+
; Parameter Name      ; Value ; Type                         ;
+---------------------+-------+------------------------------+
; BEST_B_X            ; 10    ; Signed Integer               ;
; BEST_B_Y            ; 44    ; Signed Integer               ;
; BEST_E_X            ; 24    ; Signed Integer               ;
; BEST_E_Y            ; 44    ; Signed Integer               ;
; BEST_S_X            ; 38    ; Signed Integer               ;
; BEST_S_Y            ; 44    ; Signed Integer               ;
; BEST_T_X            ; 52    ; Signed Integer               ;
; BEST_T_Y            ; 44    ; Signed Integer               ;
; BEST_DOT_X          ; 66    ; Signed Integer               ;
; BEST_DOT_Y          ; 44    ; Signed Integer               ;
; BEST_TIME_NUM_0_X   ; 94    ; Signed Integer               ;
; BEST_TIME_NUM_0_Y   ; 44    ; Signed Integer               ;
; BEST_TIME_NUM_1_X   ; 108   ; Signed Integer               ;
; BEST_TIME_NUM_1_Y   ; 44    ; Signed Integer               ;
; BEST_TIME_NUM_2_X   ; 136   ; Signed Integer               ;
; BEST_TIME_NUM_2_Y   ; 44    ; Signed Integer               ;
; BEST_TIME_NUM_3_X   ; 150   ; Signed Integer               ;
; BEST_TIME_NUM_3_Y   ; 44    ; Signed Integer               ;
; BEST_MOVE_NUM_0_X   ; 581   ; Signed Integer               ;
; BEST_MOVE_NUM_0_Y   ; 44    ; Signed Integer               ;
; BEST_MOVE_NUM_1_X   ; 595   ; Signed Integer               ;
; BEST_MOVE_NUM_1_Y   ; 44    ; Signed Integer               ;
; BEST_MOVE_NUM_2_X   ; 609   ; Signed Integer               ;
; BEST_MOVE_NUM_2_Y   ; 44    ; Signed Integer               ;
; BEST_MOVE_NUM_3_X   ; 623   ; Signed Integer               ;
; BEST_MOVE_NUM_3_Y   ; 44    ; Signed Integer               ;
; TIME_T_X            ; 10    ; Signed Integer               ;
; TIME_T_Y            ; 10    ; Signed Integer               ;
; TIME_I_X            ; 24    ; Signed Integer               ;
; TIME_I_Y            ; 10    ; Signed Integer               ;
; TIME_M_X            ; 38    ; Signed Integer               ;
; TIME_M_Y            ; 10    ; Signed Integer               ;
; TIME_E_X            ; 52    ; Signed Integer               ;
; TIME_E_Y            ; 10    ; Signed Integer               ;
; TIME_DOT1_X         ; 66    ; Signed Integer               ;
; TIME_DOT1_Y         ; 10    ; Signed Integer               ;
; TIME_NUM_0_X        ; 94    ; Signed Integer               ;
; TIME_NUM_0_Y        ; 10    ; Signed Integer               ;
; TIME_NUM_1_X        ; 108   ; Signed Integer               ;
; TIME_NUM_1_Y        ; 10    ; Signed Integer               ;
; TIME_DOT_X          ; 122   ; Signed Integer               ;
; TIME_DOT_Y          ; 10    ; Signed Integer               ;
; TIME_NUM_2_X        ; 136   ; Signed Integer               ;
; TIME_NUM_2_Y        ; 10    ; Signed Integer               ;
; TIME_NUM_3_X        ; 150   ; Signed Integer               ;
; TIME_NUM_3_Y        ; 10    ; Signed Integer               ;
; MOVE_M_X            ; 497   ; Signed Integer               ;
; MOVE_M_Y            ; 10    ; Signed Integer               ;
; MOVE_O_X            ; 511   ; Signed Integer               ;
; MOVE_O_Y            ; 10    ; Signed Integer               ;
; MOVE_V_X            ; 525   ; Signed Integer               ;
; MOVE_V_Y            ; 10    ; Signed Integer               ;
; MOVE_E_X            ; 539   ; Signed Integer               ;
; MOVE_E_Y            ; 10    ; Signed Integer               ;
; MOVE_DOT1_X         ; 553   ; Signed Integer               ;
; MOVE_DOT1_Y         ; 10    ; Signed Integer               ;
; MOVE_NUM_0_X        ; 581   ; Signed Integer               ;
; MOVE_NUM_0_Y        ; 10    ; Signed Integer               ;
; MOVE_NUM_1_X        ; 595   ; Signed Integer               ;
; MOVE_NUM_1_Y        ; 10    ; Signed Integer               ;
; MOVE_NUM_2_X        ; 609   ; Signed Integer               ;
; MOVE_NUM_2_Y        ; 10    ; Signed Integer               ;
; MOVE_NUM_3_X        ; 623   ; Signed Integer               ;
; MOVE_NUM_3_Y        ; 10    ; Signed Integer               ;
; SEL1_X              ; 99    ; Signed Integer               ;
; SEL1_Y              ; 143   ; Signed Integer               ;
; SEL2_X              ; 314   ; Signed Integer               ;
; SEL2_Y              ; 143   ; Signed Integer               ;
; SEL3_X              ; 529   ; Signed Integer               ;
; SEL3_Y              ; 143   ; Signed Integer               ;
; DISKa_0_X           ; 5     ; Signed Integer               ;
; DISKa_0_Y           ; 430   ; Signed Integer               ;
; DISKa_1_X           ; 5     ; Signed Integer               ;
; DISKa_1_Y           ; 400   ; Signed Integer               ;
; DISKa_2_X           ; 5     ; Signed Integer               ;
; DISKa_2_Y           ; 370   ; Signed Integer               ;
; DISKa_3_X           ; 5     ; Signed Integer               ;
; DISKa_3_Y           ; 340   ; Signed Integer               ;
; DISKa_4_X           ; 5     ; Signed Integer               ;
; DISKa_4_Y           ; 310   ; Signed Integer               ;
; DISKa_5_X           ; 5     ; Signed Integer               ;
; DISKa_5_Y           ; 280   ; Signed Integer               ;
; DISKa_6_X           ; 5     ; Signed Integer               ;
; DISKa_6_Y           ; 250   ; Signed Integer               ;
; DISKa_7_X           ; 5     ; Signed Integer               ;
; DISKa_7_Y           ; 220   ; Signed Integer               ;
; DISKa_8_X           ; 5     ; Signed Integer               ;
; DISKa_8_Y           ; 190   ; Signed Integer               ;
; DISKa_9_X           ; 5     ; Signed Integer               ;
; DISKa_9_Y           ; 160   ; Signed Integer               ;
; DISKb_0_X           ; 220   ; Signed Integer               ;
; DISKb_0_Y           ; 430   ; Signed Integer               ;
; DISKb_1_X           ; 220   ; Signed Integer               ;
; DISKb_1_Y           ; 400   ; Signed Integer               ;
; DISKb_2_X           ; 220   ; Signed Integer               ;
; DISKb_2_Y           ; 370   ; Signed Integer               ;
; DISKb_3_X           ; 220   ; Signed Integer               ;
; DISKb_3_Y           ; 340   ; Signed Integer               ;
; DISKb_4_X           ; 220   ; Signed Integer               ;
; DISKb_4_Y           ; 310   ; Signed Integer               ;
; DISKb_5_X           ; 220   ; Signed Integer               ;
; DISKb_5_Y           ; 280   ; Signed Integer               ;
; DISKb_6_X           ; 220   ; Signed Integer               ;
; DISKb_6_Y           ; 250   ; Signed Integer               ;
; DISKb_7_X           ; 220   ; Signed Integer               ;
; DISKb_7_Y           ; 220   ; Signed Integer               ;
; DISKb_8_X           ; 220   ; Signed Integer               ;
; DISKb_8_Y           ; 190   ; Signed Integer               ;
; DISKb_9_X           ; 220   ; Signed Integer               ;
; DISKb_9_Y           ; 160   ; Signed Integer               ;
; DISKc_0_X           ; 435   ; Signed Integer               ;
; DISKc_0_Y           ; 430   ; Signed Integer               ;
; DISKc_1_X           ; 435   ; Signed Integer               ;
; DISKc_1_Y           ; 400   ; Signed Integer               ;
; DISKc_2_X           ; 435   ; Signed Integer               ;
; DISKc_2_Y           ; 370   ; Signed Integer               ;
; DISKc_3_X           ; 435   ; Signed Integer               ;
; DISKc_3_Y           ; 340   ; Signed Integer               ;
; DISKc_4_X           ; 435   ; Signed Integer               ;
; DISKc_4_Y           ; 310   ; Signed Integer               ;
; DISKc_5_X           ; 435   ; Signed Integer               ;
; DISKc_5_Y           ; 280   ; Signed Integer               ;
; DISKc_6_X           ; 435   ; Signed Integer               ;
; DISKc_6_Y           ; 250   ; Signed Integer               ;
; DISKc_7_X           ; 435   ; Signed Integer               ;
; DISKc_7_Y           ; 220   ; Signed Integer               ;
; DISKc_8_X           ; 435   ; Signed Integer               ;
; DISKc_8_Y           ; 190   ; Signed Integer               ;
; DISKc_9_X           ; 435   ; Signed Integer               ;
; DISKc_9_Y           ; 160   ; Signed Integer               ;
; LAI_0_X             ; 10    ; Signed Integer               ;
; LAI_0_Y             ; 160   ; Signed Integer               ;
; LAI_1_X             ; 384   ; Signed Integer               ;
; LAI_1_Y             ; 160   ; Signed Integer               ;
; BREAK_RECORD_TIME_X ; 188   ; Signed Integer               ;
; BREAK_RECORD_TIME_Y ; 10    ; Signed Integer               ;
; BREAK_RECORD_MOVE_X ; 188   ; Signed Integer               ;
; BREAK_RECORD_MOVE_Y ; 44    ; Signed Integer               ;
+---------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 20          ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 2500        ; Signed Integer                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_vmj    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timePLL:inst53|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=timePLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 10000                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; timePLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst49 ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; preset_val     ; 0      ; Signed Integer                             ;
; counter_max    ; 100000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; preset_val     ; 0      ; Signed Integer                           ;
; counter_max    ; 100000 ; Signed Integer                           ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst26 ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; preset_val     ; 0      ; Signed Integer                             ;
; counter_max    ; 100000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_v9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: intTo4SEG:inst99|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_u9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_u9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_phm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_phm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod9 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod10 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_v9m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mainLogic:inst57|lpm_divide:Mod11 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 2                                          ;
; Entity Instance               ; pixelClkPLL:inst47|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; timePLL:inst53|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m3"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m2"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m1"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intTo4SEG:inst99|byte2Seg7:m0"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|break_record_move264_24:b_rec_m_ins"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; pixels ; Output ; Warning  ; Output or bidir port (71340 bits) is wider than the port expression (6336 bits) it drives; bit(s) "pixels[71339..6336]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|break_record_time264_24:b_rec_t_ins"                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; pixels ; Output ; Warning  ; Output or bidir port (71340 bits) is wider than the port expression (6336 bits) it drives; bit(s) "pixels[71339..6336]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_9_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_8_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_7_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_6_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_5_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_4_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_3_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_2_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_1_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskc_0_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_9_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_8_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_7_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_6_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_5_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_4_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_3_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_2_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_1_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diskb_0_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_9_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_8_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_7_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_6_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_5_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_4_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_3_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_2_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_1_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|disk200_20:diska_0_ins"                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "val[7..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:MOVE_DOT1_ins"                                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:MOVE_E_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:MOVE_V_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[4..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:MOVE_O_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:MOVE_M_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_DOT_ins"                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_DOT1_ins"                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_E_ins"                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_M_ins"                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_I_ins"                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:NUM_T_ins"                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:BEST_DOT_ins"                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:BEST_T_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:BEST_S_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:BEST_E_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "render:inst60|text12_24:BEST_B_ins"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; val       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; val[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; val[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; val[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:06:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jan 10 09:54:47 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lai246_290.v
    Info (12023): Found entity 1: lai246_290
Info (12021): Found 1 design units, including 1 entities, in source file button_deboncer.v
    Info (12023): Found entity 1: button_debouncer
Info (12021): Found 1 design units, including 1 entities, in source file render.v
    Info (12023): Found entity 1: render
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file pixelclkpll.v
    Info (12023): Found entity 1: pixelClkPLL
Info (12021): Found 1 design units, including 1 entities, in source file vgahandler.v
    Info (12023): Found entity 1: VGAHandler
Info (12021): Found 2 design units, including 2 entities, in source file seg7decode.v
    Info (12023): Found entity 1: intTo4SEG
    Info (12023): Found entity 2: byte2Seg7
Info (12021): Found 1 design units, including 1 entities, in source file text12_24.v
    Info (12023): Found entity 1: text12_24
Info (12021): Found 1 design units, including 1 entities, in source file disk200_20.v
    Info (12023): Found entity 1: disk200_20
Info (12021): Found 1 design units, including 1 entities, in source file timepll.v
    Info (12023): Found entity 1: timePLL
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter1.v
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 1 design units, including 1 entities, in source file mainlogic.v
    Info (12023): Found entity 1: mainLogic
Info (12021): Found 1 design units, including 1 entities, in source file break_record_move264_24.v
    Info (12023): Found entity 1: break_record_move264_24
Info (12021): Found 1 design units, including 1 entities, in source file break_record_time264_24.v
    Info (12023): Found entity 1: break_record_time264_24
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275043): Pin "LED9" is missing source
Warning (275043): Pin "LED8" is missing source
Warning (275043): Pin "LED7" is missing source
Info (12128): Elaborating entity "VGAHandler" for hierarchy "VGAHandler:inst2"
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(73): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(88): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(98): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(110): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(116): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at VGAHandler.v(117): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "pixelClkPLL" for hierarchy "pixelClkPLL:inst47"
Info (12128): Elaborating entity "altpll" for hierarchy "pixelClkPLL:inst47|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pixelClkPLL:inst47|altpll:altpll_component"
Info (12133): Instantiated megafunction "pixelClkPLL:inst47|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pixelClkPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pixelclkpll_altpll.v
    Info (12023): Found entity 1: pixelClkPLL_altpll
Info (12128): Elaborating entity "pixelClkPLL_altpll" for hierarchy "pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated"
Info (12128): Elaborating entity "render" for hierarchy "render:inst60"
Warning (10202): Verilog HDL Declaration warning at render.v(309): vector has more than 2**16 bits
Warning (10202): Verilog HDL Declaration warning at render.v(639): vector has more than 2**16 bits
Warning (10270): Verilog HDL Case Statement warning at render.v(607): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at render.v(603): variable TARGET in static task or function render_NUM may have unintended latch behavior
Warning (10270): Verilog HDL Case Statement warning at render.v(576): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at render.v(572): variable TARGET in static task or function render_DISK may have unintended latch behavior
Warning (10270): Verilog HDL Case Statement warning at render.v(642): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at render.v(638): variable TARGET in static task or function render_LAI may have unintended latch behavior
Warning (10270): Verilog HDL Case Statement warning at render.v(943): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at render.v(939): variable TARGET in static task or function render_BREAK_RECORD may have unintended latch behavior
Warning (10030): Net "render_DISK.TARGET" at render.v(572) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "render_NUM.TARGET" at render.v(603) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "render_LAI.TARGET" at render.v(638) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "render_BREAK_RECORD.TARGET" at render.v(939) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "text12_24" for hierarchy "render:inst60|text12_24:BEST_B_ins"
Info (12128): Elaborating entity "disk200_20" for hierarchy "render:inst60|disk200_20:diska_0_ins"
Info (12128): Elaborating entity "lai246_290" for hierarchy "render:inst60|lai246_290:lai_ins"
Warning (10202): Verilog HDL Declaration warning at LAI246_290.v(3): vector has more than 2**16 bits
Info (12128): Elaborating entity "break_record_time264_24" for hierarchy "render:inst60|break_record_time264_24:b_rec_t_ins"
Warning (10202): Verilog HDL Declaration warning at break_record_time264_24.v(4): vector has more than 2**16 bits
Warning (10034): Output port "pixels[71339..6336]" at break_record_time264_24.v(4) has no driver
Info (12128): Elaborating entity "break_record_move264_24" for hierarchy "render:inst60|break_record_move264_24:b_rec_m_ins"
Warning (10202): Verilog HDL Declaration warning at break_record_move264_24.v(5): vector has more than 2**16 bits
Warning (10034): Output port "pixels[71339..6336]" at break_record_move264_24.v(5) has no driver
Info (12128): Elaborating entity "mainLogic" for hierarchy "mainLogic:inst57"
Warning (10230): Verilog HDL assignment warning at mainLogic.v(87): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(88): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(89): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(90): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(93): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(94): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(95): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(97): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(97): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(98): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(98): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(99): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(99): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(100): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(100): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(102): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(102): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(103): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(103): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(104): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(104): truncated value with size 32 to match size of target (8)
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(105): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(105): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(140): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(141): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(142): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(144): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(176): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(177): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(178): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(179): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(180): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(182): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(183): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(184): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(245): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(248): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(251): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(258): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(261): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(264): truncated value with size 32 to match size of target (16)
Warning (10762): Verilog HDL Case Statement warning at mainLogic.v(236): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at mainLogic.v(226): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at mainLogic.v(295): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(298): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(301): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(312): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(315): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(318): truncated value with size 32 to match size of target (16)
Warning (10762): Verilog HDL Case Statement warning at mainLogic.v(290): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at mainLogic.v(280): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at mainLogic.v(349): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(352): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(355): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(362): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(365): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(368): truncated value with size 32 to match size of target (16)
Warning (10762): Verilog HDL Case Statement warning at mainLogic.v(344): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at mainLogic.v(334): all case item expressions in this case statement are onehot
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(383): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mainLogic.v(389): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at mainLogic.v(403): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mainLogic.v(407): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "lpm_counter1" for hierarchy "lpm_counter1:inst54"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "2500"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vmj.tdf
    Info (12023): Found entity 1: cntr_vmj
Info (12128): Elaborating entity "cntr_vmj" for hierarchy "lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12128): Elaborating entity "cmpr_vgc" for hierarchy "lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|cmpr_vgc:cmpr1"
Info (12128): Elaborating entity "timePLL" for hierarchy "timePLL:inst53"
Info (12128): Elaborating entity "altpll" for hierarchy "timePLL:inst53|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "timePLL:inst53|altpll:altpll_component"
Info (12133): Instantiated megafunction "timePLL:inst53|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=timePLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/timepll_altpll.v
    Info (12023): Found entity 1: timePLL_altpll
Info (12128): Elaborating entity "timePLL_altpll" for hierarchy "timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated"
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst49"
Warning (10230): Verilog HDL assignment warning at button_deboncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_deboncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_deboncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_deboncer.v(90): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "intTo4SEG" for hierarchy "intTo4SEG:inst99"
Info (12128): Elaborating entity "byte2Seg7" for hierarchy "intTo4SEG:inst99|byte2Seg7:m0"
Warning (10270): Verilog HDL Case Statement warning at SEG7Decode.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at SEG7Decode.v(16): inferring latch(es) for variable "seg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "seg[0]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[1]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[2]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[3]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[4]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[5]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[6]" at SEG7Decode.v(16)
Info (10041): Inferred latch for "seg[7]" at SEG7Decode.v(16)
Info (278001): Inferred 21 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "intTo4SEG:inst99|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mainLogic:inst57|Mod11"
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Div0"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf
    Info (12023): Found entity 1: alt_u_div_p8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf
    Info (12023): Found entity 1: lpm_divide_9bm
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Div1"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf
    Info (12023): Found entity 1: alt_u_div_p5f
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf
    Info (12023): Found entity 1: lpm_divide_v9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf
    Info (12023): Found entity 1: alt_u_div_56f
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Div2"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf
    Info (12023): Found entity 1: lpm_divide_9gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf
    Info (12023): Found entity 1: alt_u_div_v2f
Info (12130): Elaborated megafunction instantiation "intTo4SEG:inst99|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "intTo4SEG:inst99|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf
    Info (12023): Found entity 1: lpm_divide_s9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf
    Info (12023): Found entity 1: alt_u_div_v5f
Info (12130): Elaborated megafunction instantiation "mainLogic:inst57|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "mainLogic:inst57|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u9m.tdf
    Info (12023): Found entity 1: lpm_divide_u9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf
    Info (12023): Found entity 1: alt_u_div_36f
Info (12130): Elaborated megafunction instantiation "mainLogic:inst57|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "mainLogic:inst57|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf
    Info (12023): Found entity 1: lpm_divide_b8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf
    Info (12023): Found entity 1: alt_u_div_t2f
Info (12130): Elaborated megafunction instantiation "mainLogic:inst57|lpm_divide:Div6"
Info (12133): Instantiated megafunction "mainLogic:inst57|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf
    Info (12023): Found entity 1: lpm_divide_rhm
Info (12130): Elaborated megafunction instantiation "mainLogic:inst57|lpm_divide:Div7"
Info (12133): Instantiated megafunction "mainLogic:inst57|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf
    Info (12023): Found entity 1: lpm_divide_phm
Warning (12241): 52 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_13_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m0|seg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|add_sub_14_result_int[11]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_7_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m1|seg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|add_sub_8_result_int[8]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_4_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m2|seg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99|lpm_divide:Div2|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider|add_sub_5_result_int[5]~synth
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13012): Latch intTo4SEG:inst99|byte2Seg7:m3|seg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mainLogic:inst57|MOVES_COUNT[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED9" is stuck at GND
    Warning (13410): Pin "LED8" is stuck at GND
    Warning (13410): Pin "LED7" is stuck at GND
    Warning (13410): Pin "SEG7[31]" is stuck at VCC
    Warning (13410): Pin "SEG7[23]" is stuck at VCC
    Warning (13410): Pin "SEG7[15]" is stuck at VCC
    Warning (13410): Pin "SEG7[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div1|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Div7|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_15_result_int[0]~0"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "mainLogic:inst57|lpm_divide:Mod6|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_15_result_int[0]~10"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15490 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 15431 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 5069 megabytes
    Info: Processing ended: Sun Jan 10 10:01:38 2021
    Info: Elapsed time: 00:06:51
    Info: Total CPU time (on all processors): 00:06:50


