dest: 	data 0
	data 0
	data 0
	data 0
	data 0

source: data 1
	data 2
	data 3
	data 4
ldc source
ldnl 3
ldc dest
stnl 0
ldc source
ldnl 2
ldc dest
stnl 1
ldc source
ldnl 1
ldc dest
stnl 2
ldc source
ldnl 0
ldc dest
stnl 3

HALT 