<profile>

<section name = "Vitis HLS Report for 'coreConv'" level="0">
<item name = "Date">Sun Dec 12 20:56:32 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">coreConv</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.291 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_101_1">?, ?, 8, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 1379, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 357, 489, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 364, -</column>
<column name="Register">-, -, 2522, 160, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 192, 280, 0</column>
<column name="mul_32s_32s_32_2_1_U1">mul_32s_32s_32_2_1, 0, 0, 165, 49, 0</column>
<column name="mul_8s_8s_16_1_1_U2">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U3">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U4">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U5">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16s_17_4_1_U6">mac_muladd_8s_8s_16s_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_17_4_1_U7">mac_muladd_8s_8s_16s_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_17_4_1_U8">mac_muladd_8s_8s_16s_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_17_4_1_U9">mac_muladd_8s_8s_16s_17_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln144_2_fu_996_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln144_6_fu_1014_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_1_fu_1056_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_2_fu_1026_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_3_fu_1032_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_5_fu_1075_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln170_6_fu_1081_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_7_fu_1038_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_8_fu_1044_p2">+, 0, 0, 18, 32, 32</column>
<column name="add_ln170_fu_1050_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln94_1_fu_1188_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln94_fu_1136_p2">+, 0, 0, 16, 9, 1</column>
<column name="conv_acc_1_fu_1062_p2">+, 0, 0, 18, 32, 32</column>
<column name="conv_acc_2_fu_1020_p2">+, 0, 0, 18, 32, 32</column>
<column name="conv_acc_3_fu_1087_p2">+, 0, 0, 18, 32, 32</column>
<column name="conv_acc_fu_1002_p2">+, 0, 0, 18, 32, 32</column>
<column name="conv_inner_cnt_1_fu_909_p2">+, 0, 0, 39, 32, 1</column>
<column name="conv_sum_bias_1_fu_1339_p2">+, 0, 0, 16, 9, 9</column>
<column name="conv_sum_bias_fu_1231_p2">+, 0, 0, 16, 9, 9</column>
<column name="conv_with_rnd_bit_1_fu_1182_p2">+, 0, 0, 39, 32, 1</column>
<column name="conv_with_rnd_bit_fu_1130_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_1_fu_665_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub113_fu_591_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub150_fu_621_p2">+, 0, 0, 18, 10, 10</column>
<column name="sub175_fu_655_p2">+, 0, 0, 18, 9, 2</column>
<column name="tmp_fu_611_p2">+, 0, 0, 16, 9, 2</column>
<column name="sub151_fu_627_p2">-, 0, 0, 18, 10, 10</column>
<column name="sub174_fu_649_p2">-, 0, 0, 18, 9, 9</column>
<column name="and_ln186_1_fu_1361_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln186_fu_1253_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_258">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_predicate_op90_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ashr_ln181_1_fu_1158_p2">ashr, 0, 0, 92, 32, 32</column>
<column name="ashr_ln181_fu_1106_p2">ashr, 0, 0, 92, 32, 32</column>
<column name="ashr_ln192_1_fu_1325_p2">ashr, 0, 0, 16, 8, 8</column>
<column name="ashr_ln192_fu_1217_p2">ashr, 0, 0, 16, 8, 8</column>
<column name="icmp_ln101_fu_671_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln104_fu_679_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln163_fu_904_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln184_1_fu_1312_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="icmp_ln184_fu_1204_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="icmp_ln186_1_fu_1317_p2">icmp, 0, 0, 20, 32, 10</column>
<column name="icmp_ln186_fu_1209_p2">icmp, 0, 0, 20, 32, 10</column>
<column name="shr_fu_637_p2">lshr, 0, 0, 92, 2, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln181_1_fu_1170_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln181_2_fu_1124_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln181_3_fu_1176_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln181_fu_1118_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln186_1_fu_1375_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln186_fu_1267_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln192_1_fu_1334_p2">or, 0, 0, 9, 1, 9</column>
<column name="or_ln192_fu_1226_p2">or, 0, 0, 9, 1, 9</column>
<column name="conv_ch_in_lane_1_fu_1305_p3">select, 0, 0, 8, 1, 8</column>
<column name="conv_ch_in_lane_2_fu_1401_p3">select, 0, 0, 7, 1, 1</column>
<column name="conv_ch_in_lane_3_fu_1413_p3">select, 0, 0, 8, 1, 8</column>
<column name="conv_ch_in_lane_fu_1293_p3">select, 0, 0, 7, 1, 1</column>
<column name="conv_final_1_fu_1381_p3">select, 0, 0, 8, 1, 8</column>
<column name="conv_final_fu_1273_p3">select, 0, 0, 8, 1, 8</column>
<column name="conv_sign_exten_1_fu_1152_p3">select, 0, 0, 32, 1, 32</column>
<column name="conv_sign_exten_fu_1100_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln186_2_fu_1367_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln186_fu_1259_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="neg_fu_643_p2">xor, 0, 0, 32, 32, 2</column>
<column name="xor_ln184_1_fu_1355_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln184_fu_1247_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_38_phi_fu_418_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_39_phi_fu_431_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_40_phi_fu_445_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_44_phi_fu_500_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_45_phi_fu_513_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_46_phi_fu_527_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_38_reg_414">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_39_reg_426">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_40_reg_440">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_41_reg_454">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_42_reg_468">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_43_reg_482">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_44_reg_496">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_45_reg_508">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_46_reg_522">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_47_reg_536">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_48_reg_550">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_49_reg_564">9, 2, 32, 64</column>
<column name="bias_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="conv_inner_cnt_fu_168">9, 2, 32, 64</column>
<column name="conv_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="empty_39_reg_426">9, 2, 32, 64</column>
<column name="empty_40_reg_440">9, 2, 32, 64</column>
<column name="empty_41_reg_454">9, 2, 32, 64</column>
<column name="empty_42_reg_468">9, 2, 32, 64</column>
<column name="empty_43_reg_482">9, 2, 32, 64</column>
<column name="empty_45_reg_508">9, 2, 32, 64</column>
<column name="empty_46_reg_522">9, 2, 32, 64</column>
<column name="empty_47_reg_536">9, 2, 32, 64</column>
<column name="empty_48_reg_550">9, 2, 32, 64</column>
<column name="empty_49_reg_564">9, 2, 32, 64</column>
<column name="k_reg_271">9, 2, 32, 64</column>
<column name="weight_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln170_3_reg_1684">32, 0, 32, 0</column>
<column name="add_ln170_8_reg_1689">32, 0, 32, 0</column>
<column name="add_ln94_1_reg_1734">9, 0, 9, 0</column>
<column name="add_ln94_reg_1719">9, 0, 9, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">0, 0, 1, 1</column>
<column name="ap_int_blocking_n_reg">0, 0, 1, 1</column>
<column name="ap_phi_reg_pp0_iter1_empty_38_reg_414">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_39_reg_426">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_40_reg_440">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_41_reg_454">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_42_reg_468">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_43_reg_482">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_44_reg_496">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_45_reg_508">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_46_reg_522">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_47_reg_536">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_48_reg_550">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_49_reg_564">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_38_reg_414">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_39_reg_426">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_40_reg_440">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_41_reg_454">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_42_reg_468">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_43_reg_482">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_44_reg_496">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_45_reg_508">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_46_reg_522">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_47_reg_536">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_48_reg_550">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_49_reg_564">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_38_reg_414">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_39_reg_426">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_40_reg_440">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_41_reg_454">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_42_reg_468">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_43_reg_482">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_44_reg_496">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_45_reg_508">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_46_reg_522">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_47_reg_536">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_48_reg_550">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_49_reg_564">32, 0, 32, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
<column name="bias_1_fu_176">8, 0, 8, 0</column>
<column name="bias_1_load_reg_1649">8, 0, 8, 0</column>
<column name="bias_fu_172">8, 0, 8, 0</column>
<column name="bias_load_reg_1644">8, 0, 8, 0</column>
<column name="conv_acc_1_reg_1694">32, 0, 32, 0</column>
<column name="conv_acc_2_reg_1679">32, 0, 32, 0</column>
<column name="conv_acc_3_reg_1704">32, 0, 32, 0</column>
<column name="conv_acc_reg_1674">32, 0, 32, 0</column>
<column name="conv_inner_cnt_fu_168">32, 0, 32, 0</column>
<column name="conv_with_rnd_bit_1_reg_1729">32, 0, 32, 0</column>
<column name="conv_with_rnd_bit_reg_1714">32, 0, 32, 0</column>
<column name="empty_39_reg_426">32, 0, 32, 0</column>
<column name="empty_40_reg_440">32, 0, 32, 0</column>
<column name="empty_41_reg_454">32, 0, 32, 0</column>
<column name="empty_42_reg_468">32, 0, 32, 0</column>
<column name="empty_43_reg_482">32, 0, 32, 0</column>
<column name="empty_45_reg_508">32, 0, 32, 0</column>
<column name="empty_46_reg_522">32, 0, 32, 0</column>
<column name="empty_47_reg_536">32, 0, 32, 0</column>
<column name="empty_48_reg_550">32, 0, 32, 0</column>
<column name="empty_49_reg_564">32, 0, 32, 0</column>
<column name="empty_reg_1513">1, 0, 1, 0</column>
<column name="icmp_ln101_reg_1552">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_1556">1, 0, 1, 0</column>
<column name="icmp_ln163_reg_1640">1, 0, 1, 0</column>
<column name="k_reg_271">32, 0, 32, 0</column>
<column name="mac_data_lane_1_reg_1570">8, 0, 8, 0</column>
<column name="mac_data_lane_1_reg_1570_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_data_lane_4_reg_1580">8, 0, 8, 0</column>
<column name="mac_data_lane_4_reg_1580_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_data_lane_5_reg_1590">8, 0, 8, 0</column>
<column name="mac_data_lane_5_reg_1590_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_data_lane_reg_1560">8, 0, 8, 0</column>
<column name="mac_data_lane_reg_1560_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_weight_lane_1_reg_1575">8, 0, 8, 0</column>
<column name="mac_weight_lane_1_reg_1575_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_weight_lane_4_reg_1585">8, 0, 8, 0</column>
<column name="mac_weight_lane_4_reg_1585_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_weight_lane_5_reg_1595">8, 0, 8, 0</column>
<column name="mac_weight_lane_5_reg_1595_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mac_weight_lane_reg_1565">8, 0, 8, 0</column>
<column name="mac_weight_lane_reg_1565_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="mul_reg_1519">32, 0, 32, 0</column>
<column name="neg_reg_1535">32, 0, 32, 0</column>
<column name="sext_ln101_reg_1541">32, 0, 32, 0</column>
<column name="sub113_reg_1524">32, 0, 32, 0</column>
<column name="sub151_cast_reg_1529">32, 0, 32, 0</column>
<column name="tmp_1_reg_1699">1, 0, 1, 0</column>
<column name="tmp_2_reg_1724">24, 0, 24, 0</column>
<column name="tmp_4_reg_1709">1, 0, 1, 0</column>
<column name="tmp_5_reg_1739">24, 0, 24, 0</column>
<column name="bias_1_load_reg_1649">64, 32, 8, 0</column>
<column name="bias_load_reg_1644">64, 32, 8, 0</column>
<column name="icmp_ln101_reg_1552">64, 32, 1, 0</column>
<column name="icmp_ln104_reg_1556">64, 32, 1, 0</column>
<column name="icmp_ln163_reg_1640">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, coreConv, return value</column>
<column name="bias_in_TDATA">in, 16, axis, bias_in_V_data_V, pointer</column>
<column name="bias_in_TVALID">in, 1, axis, bias_in_V_last_V, pointer</column>
<column name="bias_in_TREADY">out, 1, axis, bias_in_V_last_V, pointer</column>
<column name="bias_in_TLAST">in, 1, axis, bias_in_V_last_V, pointer</column>
<column name="bias_in_TKEEP">in, 2, axis, bias_in_V_keep_V, pointer</column>
<column name="bias_in_TSTRB">in, 2, axis, bias_in_V_strb_V, pointer</column>
<column name="weight_in_TDATA">in, 64, axis, weight_in_V_data_V, pointer</column>
<column name="weight_in_TVALID">in, 1, axis, weight_in_V_last_V, pointer</column>
<column name="weight_in_TREADY">out, 1, axis, weight_in_V_last_V, pointer</column>
<column name="weight_in_TLAST">in, 1, axis, weight_in_V_last_V, pointer</column>
<column name="weight_in_TKEEP">in, 8, axis, weight_in_V_keep_V, pointer</column>
<column name="weight_in_TSTRB">in, 8, axis, weight_in_V_strb_V, pointer</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
<column name="conv_out_TDATA">out, 16, axis, conv_out_V_data_V, pointer</column>
<column name="conv_out_TVALID">out, 1, axis, conv_out_V_last_V, pointer</column>
<column name="conv_out_TREADY">in, 1, axis, conv_out_V_last_V, pointer</column>
<column name="conv_out_TLAST">out, 1, axis, conv_out_V_last_V, pointer</column>
<column name="conv_out_TKEEP">out, 2, axis, conv_out_V_keep_V, pointer</column>
<column name="conv_out_TSTRB">out, 2, axis, conv_out_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
