{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 06:34:51 2020 " "Info: Processing started: Sat May 02 06:34:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPT_BCD-rtl " "Info: Found design unit 1: CMPT_BCD-rtl" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CMPT_BCD " "Info: Found entity 1: CMPT_BCD" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../FREQ_DIV.VHD/Src/freq_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../FREQ_DIV.VHD/Src/freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-rtl " "Info: Found design unit 1: freq_div-rtl" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Info: Found entity 1: freq_div" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../SEVEN_SEG.VHD/Src/seven_seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../SEVEN_SEG.VHD/Src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-rtl " "Info: Found design unit 1: seven_seg-rtl" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Info: Found entity 1: seven_seg" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Temp_MUX.VHD/Src/Temp_MUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../Temp_MUX.VHD/Src/Temp_MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_MUX-rtl " "Info: Found design unit 1: Temp_MUX-rtl" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Temp_MUX " "Info: Found entity 1: Temp_MUX" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Src/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bhv " "Info: Found design unit 1: top-bhv" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq\"" {  } { { "../Src/top.vhd" "freq" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPT_BCD CMPT_BCD:compteur " "Info: Elaborating entity \"CMPT_BCD\" for hierarchy \"CMPT_BCD:compteur\"" {  } { { "../Src/top.vhd" "compteur" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_MUX Temp_MUX:mux " "Info: Elaborating entity \"Temp_MUX\" for hierarchy \"Temp_MUX:mux\"" {  } { { "../Src/top.vhd" "mux" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(63) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(63): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(66) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(66): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(69) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(69): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_out Temp_MUX.vhd(58) " "Warning (10631): VHDL Process Statement warning at Temp_MUX.vhd(58): inferring latch(es) for signal or variable \"s_out\", which holds its previous value in one or more paths through the process" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[0\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[0\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[1\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[1\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[2\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[2\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[3\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[3\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:decodeur " "Info: Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:decodeur\"" {  } { { "../Src/top.vhd" "decodeur" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pol seven_seg.vhd(43) " "Warning (10492): VHDL Process Statement warning at seven_seg.vhd(43): signal \"pol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[0\] " "Warning: Latch Temp_MUX:mux\|s_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[1\] " "Warning: Latch Temp_MUX:mux\|s_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[2\] " "Warning: Latch Temp_MUX:mux\|s_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[3\] " "Warning: Latch Temp_MUX:mux\|s_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count_up " "Warning (15610): No output dependent on input pin \"count_up\"" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Info: Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Info: Implemented 99 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 06:35:08 2020 " "Info: Processing ended: Sat May 02 06:35:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 06:35:16 2020 " "Info: Processing started: Sat May 02 06:35:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count_up " "Info: Pin count_up not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { count_up } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_up } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[0\] " "Info: Pin seg_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[0] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[1\] " "Info: Pin seg_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[1] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[2\] " "Info: Pin seg_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[2] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[3\] " "Info: Pin seg_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[3] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[4\] " "Info: Pin seg_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[4] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[5\] " "Info: Pin seg_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[5] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_out\[6\] " "Info: Pin seg_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { seg_out[6] } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pol " "Info: Pin pol not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pol } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pol } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[3\] " "Info: Destination node Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[2\] " "Info: Destination node Temp_MUX:mux\|count\[2\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[1\] " "Info: Destination node Temp_MUX:mux\|count\[1\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|count\[0\] " "Info: Destination node Temp_MUX:mux\|count\[0\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:freq\|clk_out " "Info: Destination node freq_div:freq\|clk_out" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|clk_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:freq\|clk_out  " "Info: Automatically promoted node freq_div:freq\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|clk_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Temp_MUX:mux\|s_out\[3\]~12  " "Info: Automatically promoted node Temp_MUX:mux\|s_out\[3\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|s_out\[0\] " "Info: Destination node Temp_MUX:mux\|s_out\[0\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|s_out\[1\] " "Info: Destination node Temp_MUX:mux\|s_out\[1\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|s_out\[2\] " "Info: Destination node Temp_MUX:mux\|s_out\[2\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Temp_MUX:mux\|s_out\[3\] " "Info: Destination node Temp_MUX:mux\|s_out\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 2 7 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 2 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register freq_div:freq\|count\[0\] register freq_div:freq\|count\[24\] -2.865 ns " "Info: Slack time is -2.865 ns between source register \"freq_div:freq\|count\[0\]\" and destination register \"freq_div:freq\|count\[24\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns freq_div:freq\|count\[24\] 3 REG Unassigned 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns freq_div:freq\|count\[24\] 3 REG Unassigned 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.661 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns freq_div:freq\|count\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.661 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns freq_div:freq\|count\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.651 ns - Longest register register " "Info: - Longest register to register delay is 3.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:freq\|count\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns freq_div:freq\|Add0~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns freq_div:freq\|Add0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~1 freq_div:freq|Add0~3 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns freq_div:freq\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~3 freq_div:freq|Add0~5 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns freq_div:freq\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~5 freq_div:freq|Add0~7 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns freq_div:freq\|Add0~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~7 freq_div:freq|Add0~9 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns freq_div:freq\|Add0~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~9 freq_div:freq|Add0~11 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns freq_div:freq\|Add0~13 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~11 freq_div:freq|Add0~13 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns freq_div:freq\|Add0~15 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~13 freq_div:freq|Add0~15 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns freq_div:freq\|Add0~17 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~15 freq_div:freq|Add0~17 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns freq_div:freq\|Add0~19 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~17 freq_div:freq|Add0~19 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns freq_div:freq\|Add0~21 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~19 freq_div:freq|Add0~21 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns freq_div:freq\|Add0~23 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~21 freq_div:freq|Add0~23 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns freq_div:freq\|Add0~25 14 COMB Unassigned 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { freq_div:freq|Add0~23 freq_div:freq|Add0~25 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns freq_div:freq\|Add0~27 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~25 freq_div:freq|Add0~27 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns freq_div:freq\|Add0~29 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~27 freq_div:freq|Add0~29 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns freq_div:freq\|Add0~31 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~29 freq_div:freq|Add0~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns freq_div:freq\|Add0~33 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~31 freq_div:freq|Add0~33 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns freq_div:freq\|Add0~35 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~33 freq_div:freq|Add0~35 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns freq_div:freq\|Add0~37 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~35 freq_div:freq|Add0~37 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns freq_div:freq\|Add0~39 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~37 freq_div:freq|Add0~39 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns freq_div:freq\|Add0~41 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~39 freq_div:freq|Add0~41 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns freq_div:freq\|Add0~43 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~41 freq_div:freq|Add0~43 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns freq_div:freq\|Add0~45 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~43 freq_div:freq|Add0~45 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns freq_div:freq\|Add0~47 25 COMB Unassigned 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~45 freq_div:freq|Add0~47 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.002 ns freq_div:freq\|Add0~48 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.002 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:freq|Add0~47 freq_div:freq|Add0~48 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.567 ns freq_div:freq\|count~31 27 COMB Unassigned 1 " "Info: 27: + IC(0.127 ns) + CELL(0.438 ns) = 3.567 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'freq_div:freq\|count~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { freq_div:freq|Add0~48 freq_div:freq|count~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.651 ns freq_div:freq\|count\[24\] 28 REG Unassigned 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.651 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 81.59 % ) " "Info: Total cell delay = 2.979 ns ( 81.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.41 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 freq_div:freq|Add0~3 freq_div:freq|Add0~5 freq_div:freq|Add0~7 freq_div:freq|Add0~9 freq_div:freq|Add0~11 freq_div:freq|Add0~13 freq_div:freq|Add0~15 freq_div:freq|Add0~17 freq_div:freq|Add0~19 freq_div:freq|Add0~21 freq_div:freq|Add0~23 freq_div:freq|Add0~25 freq_div:freq|Add0~27 freq_div:freq|Add0~29 freq_div:freq|Add0~31 freq_div:freq|Add0~33 freq_div:freq|Add0~35 freq_div:freq|Add0~37 freq_div:freq|Add0~39 freq_div:freq|Add0~41 freq_div:freq|Add0~43 freq_div:freq|Add0~45 freq_div:freq|Add0~47 freq_div:freq|Add0~48 freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 freq_div:freq|Add0~3 freq_div:freq|Add0~5 freq_div:freq|Add0~7 freq_div:freq|Add0~9 freq_div:freq|Add0~11 freq_div:freq|Add0~13 freq_div:freq|Add0~15 freq_div:freq|Add0~17 freq_div:freq|Add0~19 freq_div:freq|Add0~21 freq_div:freq|Add0~23 freq_div:freq|Add0~25 freq_div:freq|Add0~27 freq_div:freq|Add0~29 freq_div:freq|Add0~31 freq_div:freq|Add0~33 freq_div:freq|Add0~35 freq_div:freq|Add0~37 freq_div:freq|Add0~39 freq_div:freq|Add0~41 freq_div:freq|Add0~43 freq_div:freq|Add0~45 freq_div:freq|Add0~47 freq_div:freq|Add0~48 freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.651 ns register register " "Info: Estimated most critical path is register to register delay of 3.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:freq\|count\[0\] 1 REG LAB_X15_Y28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y28; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns freq_div:freq\|Add0~1 2 COMB LAB_X15_Y28 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns freq_div:freq\|Add0~3 3 COMB LAB_X15_Y28 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~1 freq_div:freq|Add0~3 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns freq_div:freq\|Add0~5 4 COMB LAB_X15_Y28 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~3 freq_div:freq|Add0~5 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns freq_div:freq\|Add0~7 5 COMB LAB_X15_Y28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~5 freq_div:freq|Add0~7 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns freq_div:freq\|Add0~9 6 COMB LAB_X15_Y28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~7 freq_div:freq|Add0~9 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns freq_div:freq\|Add0~11 7 COMB LAB_X15_Y28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~9 freq_div:freq|Add0~11 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns freq_div:freq\|Add0~13 8 COMB LAB_X15_Y28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~11 freq_div:freq|Add0~13 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns freq_div:freq\|Add0~15 9 COMB LAB_X15_Y28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~13 freq_div:freq|Add0~15 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns freq_div:freq\|Add0~17 10 COMB LAB_X15_Y28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~15 freq_div:freq|Add0~17 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns freq_div:freq\|Add0~19 11 COMB LAB_X15_Y28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~17 freq_div:freq|Add0~19 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns freq_div:freq\|Add0~21 12 COMB LAB_X15_Y28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~19 freq_div:freq|Add0~21 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns freq_div:freq\|Add0~23 13 COMB LAB_X15_Y28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X15_Y28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~21 freq_div:freq|Add0~23 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns freq_div:freq\|Add0~25 14 COMB LAB_X15_Y27 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { freq_div:freq|Add0~23 freq_div:freq|Add0~25 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns freq_div:freq\|Add0~27 15 COMB LAB_X15_Y27 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~25 freq_div:freq|Add0~27 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns freq_div:freq\|Add0~29 16 COMB LAB_X15_Y27 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~27 freq_div:freq|Add0~29 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns freq_div:freq\|Add0~31 17 COMB LAB_X15_Y27 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~29 freq_div:freq|Add0~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns freq_div:freq\|Add0~33 18 COMB LAB_X15_Y27 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~31 freq_div:freq|Add0~33 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns freq_div:freq\|Add0~35 19 COMB LAB_X15_Y27 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~33 freq_div:freq|Add0~35 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns freq_div:freq\|Add0~37 20 COMB LAB_X15_Y27 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~35 freq_div:freq|Add0~37 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns freq_div:freq\|Add0~39 21 COMB LAB_X15_Y27 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~37 freq_div:freq|Add0~39 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns freq_div:freq\|Add0~41 22 COMB LAB_X15_Y27 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~39 freq_div:freq|Add0~41 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns freq_div:freq\|Add0~43 23 COMB LAB_X15_Y27 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~41 freq_div:freq|Add0~43 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns freq_div:freq\|Add0~45 24 COMB LAB_X15_Y27 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X15_Y27; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~43 freq_div:freq|Add0~45 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns freq_div:freq\|Add0~47 25 COMB LAB_X15_Y27 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = LAB_X15_Y27; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~45 freq_div:freq|Add0~47 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.002 ns freq_div:freq\|Add0~48 26 COMB LAB_X15_Y27 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.002 ns; Loc. = LAB_X15_Y27; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:freq|Add0~47 freq_div:freq|Add0~48 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.567 ns freq_div:freq\|count~31 27 COMB LAB_X15_Y27 1 " "Info: 27: + IC(0.127 ns) + CELL(0.438 ns) = 3.567 ns; Loc. = LAB_X15_Y27; Fanout = 1; COMB Node = 'freq_div:freq\|count~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { freq_div:freq|Add0~48 freq_div:freq|count~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.651 ns freq_div:freq\|count\[24\] 28 REG LAB_X15_Y27 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.651 ns; Loc. = LAB_X15_Y27; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 81.59 % ) " "Info: Total cell delay = 2.979 ns ( 81.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.41 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 freq_div:freq|Add0~3 freq_div:freq|Add0~5 freq_div:freq|Add0~7 freq_div:freq|Add0~9 freq_div:freq|Add0~11 freq_div:freq|Add0~13 freq_div:freq|Add0~15 freq_div:freq|Add0~17 freq_div:freq|Add0~19 freq_div:freq|Add0~21 freq_div:freq|Add0~23 freq_div:freq|Add0~25 freq_div:freq|Add0~27 freq_div:freq|Add0~29 freq_div:freq|Add0~31 freq_div:freq|Add0~33 freq_div:freq|Add0~35 freq_div:freq|Add0~37 freq_div:freq|Add0~39 freq_div:freq|Add0~41 freq_div:freq|Add0~43 freq_div:freq|Add0~45 freq_div:freq|Add0~47 freq_div:freq|Add0~48 freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y26 X23_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y26 to location X23_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[0\] 0 " "Info: Pin \"seg_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[1\] 0 " "Info: Pin \"seg_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[2\] 0 " "Info: Pin \"seg_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[3\] 0 " "Info: Pin \"seg_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[4\] 0 " "Info: Pin \"seg_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[5\] 0 " "Info: Pin \"seg_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_out\[6\] 0 " "Info: Pin \"seg_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Quartus/top.fit.smsg " "Info: Generated suppressed messages file C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Quartus/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 06:36:12 2020 " "Info: Processing ended: Sat May 02 06:36:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Info: Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 06:36:21 2020 " "Info: Processing started: Sat May 02 06:36:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Info: Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 06:36:48 2020 " "Info: Processing ended: Sat May 02 06:36:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 06:36:55 2020 " "Info: Processing started: Sat May 02 06:36:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[3\] " "Warning: Node \"Temp_MUX:mux\|s_out\[3\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[2\] " "Warning: Node \"Temp_MUX:mux\|s_out\[2\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[1\] " "Warning: Node \"Temp_MUX:mux\|s_out\[1\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[0\] " "Warning: Node \"Temp_MUX:mux\|s_out\[0\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:freq\|clk_out " "Info: Detected ripple clock \"freq_div:freq\|clk_out\" as buffer" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:freq\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[0\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[0\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[1\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[1\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[2\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[2\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[3\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[3\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Temp_MUX:mux\|s_out\[3\]~12 " "Info: Detected gated clock \"Temp_MUX:mux\|s_out\[3\]~12\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|s_out\[3\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:freq\|count\[0\] register freq_div:freq\|count\[24\] 260.69 MHz 3.836 ns Internal " "Info: Clock \"clk\" has Internal fmax of 260.69 MHz between source register \"freq_div:freq\|count\[0\]\" and destination register \"freq_div:freq\|count\[24\]\" (period= 3.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.624 ns + Longest register register " "Info: + Longest register to register delay is 3.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:freq\|count\[0\] 1 REG LCFF_X15_Y28_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y28_N3; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.393 ns) 0.716 ns freq_div:freq\|Add0~1 2 COMB LCCOMB_X15_Y28_N8 2 " "Info: 2: + IC(0.323 ns) + CELL(0.393 ns) = 0.716 ns; Loc. = LCCOMB_X15_Y28_N8; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.787 ns freq_div:freq\|Add0~3 3 COMB LCCOMB_X15_Y28_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.787 ns; Loc. = LCCOMB_X15_Y28_N10; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~1 freq_div:freq|Add0~3 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.858 ns freq_div:freq\|Add0~5 4 COMB LCCOMB_X15_Y28_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.858 ns; Loc. = LCCOMB_X15_Y28_N12; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~3 freq_div:freq|Add0~5 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.017 ns freq_div:freq\|Add0~7 5 COMB LCCOMB_X15_Y28_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.017 ns; Loc. = LCCOMB_X15_Y28_N14; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { freq_div:freq|Add0~5 freq_div:freq|Add0~7 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.088 ns freq_div:freq\|Add0~9 6 COMB LCCOMB_X15_Y28_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.088 ns; Loc. = LCCOMB_X15_Y28_N16; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~7 freq_div:freq|Add0~9 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.159 ns freq_div:freq\|Add0~11 7 COMB LCCOMB_X15_Y28_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.159 ns; Loc. = LCCOMB_X15_Y28_N18; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~9 freq_div:freq|Add0~11 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.230 ns freq_div:freq\|Add0~13 8 COMB LCCOMB_X15_Y28_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.230 ns; Loc. = LCCOMB_X15_Y28_N20; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~11 freq_div:freq|Add0~13 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.301 ns freq_div:freq\|Add0~15 9 COMB LCCOMB_X15_Y28_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.301 ns; Loc. = LCCOMB_X15_Y28_N22; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~13 freq_div:freq|Add0~15 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.372 ns freq_div:freq\|Add0~17 10 COMB LCCOMB_X15_Y28_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.372 ns; Loc. = LCCOMB_X15_Y28_N24; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~15 freq_div:freq|Add0~17 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.443 ns freq_div:freq\|Add0~19 11 COMB LCCOMB_X15_Y28_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.443 ns; Loc. = LCCOMB_X15_Y28_N26; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~17 freq_div:freq|Add0~19 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.514 ns freq_div:freq\|Add0~21 12 COMB LCCOMB_X15_Y28_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.514 ns; Loc. = LCCOMB_X15_Y28_N28; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~19 freq_div:freq|Add0~21 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.660 ns freq_div:freq\|Add0~23 13 COMB LCCOMB_X15_Y28_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.660 ns; Loc. = LCCOMB_X15_Y28_N30; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { freq_div:freq|Add0~21 freq_div:freq|Add0~23 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.731 ns freq_div:freq\|Add0~25 14 COMB LCCOMB_X15_Y27_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.731 ns; Loc. = LCCOMB_X15_Y27_N0; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~23 freq_div:freq|Add0~25 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.802 ns freq_div:freq\|Add0~27 15 COMB LCCOMB_X15_Y27_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.802 ns; Loc. = LCCOMB_X15_Y27_N2; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~25 freq_div:freq|Add0~27 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.873 ns freq_div:freq\|Add0~29 16 COMB LCCOMB_X15_Y27_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.873 ns; Loc. = LCCOMB_X15_Y27_N4; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~27 freq_div:freq|Add0~29 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.944 ns freq_div:freq\|Add0~31 17 COMB LCCOMB_X15_Y27_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.944 ns; Loc. = LCCOMB_X15_Y27_N6; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~29 freq_div:freq|Add0~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.015 ns freq_div:freq\|Add0~33 18 COMB LCCOMB_X15_Y27_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.015 ns; Loc. = LCCOMB_X15_Y27_N8; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~31 freq_div:freq|Add0~33 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.086 ns freq_div:freq\|Add0~35 19 COMB LCCOMB_X15_Y27_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.086 ns; Loc. = LCCOMB_X15_Y27_N10; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~33 freq_div:freq|Add0~35 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.157 ns freq_div:freq\|Add0~37 20 COMB LCCOMB_X15_Y27_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.157 ns; Loc. = LCCOMB_X15_Y27_N12; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~35 freq_div:freq|Add0~37 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.316 ns freq_div:freq\|Add0~39 21 COMB LCCOMB_X15_Y27_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.316 ns; Loc. = LCCOMB_X15_Y27_N14; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { freq_div:freq|Add0~37 freq_div:freq|Add0~39 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.387 ns freq_div:freq\|Add0~41 22 COMB LCCOMB_X15_Y27_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.387 ns; Loc. = LCCOMB_X15_Y27_N16; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~39 freq_div:freq|Add0~41 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.458 ns freq_div:freq\|Add0~43 23 COMB LCCOMB_X15_Y27_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.458 ns; Loc. = LCCOMB_X15_Y27_N18; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~41 freq_div:freq|Add0~43 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.529 ns freq_div:freq\|Add0~45 24 COMB LCCOMB_X15_Y27_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.529 ns; Loc. = LCCOMB_X15_Y27_N20; Fanout = 2; COMB Node = 'freq_div:freq\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~43 freq_div:freq|Add0~45 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.600 ns freq_div:freq\|Add0~47 25 COMB LCCOMB_X15_Y27_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.600 ns; Loc. = LCCOMB_X15_Y27_N22; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:freq|Add0~45 freq_div:freq|Add0~47 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.010 ns freq_div:freq\|Add0~48 26 COMB LCCOMB_X15_Y27_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.010 ns; Loc. = LCCOMB_X15_Y27_N24; Fanout = 1; COMB Node = 'freq_div:freq\|Add0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:freq|Add0~47 freq_div:freq|Add0~48 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.540 ns freq_div:freq\|count~31 27 COMB LCCOMB_X15_Y27_N28 1 " "Info: 27: + IC(0.255 ns) + CELL(0.275 ns) = 3.540 ns; Loc. = LCCOMB_X15_Y27_N28; Fanout = 1; COMB Node = 'freq_div:freq\|count~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { freq_div:freq|Add0~48 freq_div:freq|count~31 } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.624 ns freq_div:freq\|count\[24\] 28 REG LCFF_X15_Y27_N29 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.624 ns; Loc. = LCFF_X15_Y27_N29; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 84.05 % ) " "Info: Total cell delay = 3.046 ns ( 84.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 15.95 % ) " "Info: Total interconnect delay = 0.578 ns ( 15.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 freq_div:freq|Add0~3 freq_div:freq|Add0~5 freq_div:freq|Add0~7 freq_div:freq|Add0~9 freq_div:freq|Add0~11 freq_div:freq|Add0~13 freq_div:freq|Add0~15 freq_div:freq|Add0~17 freq_div:freq|Add0~19 freq_div:freq|Add0~21 freq_div:freq|Add0~23 freq_div:freq|Add0~25 freq_div:freq|Add0~27 freq_div:freq|Add0~29 freq_div:freq|Add0~31 freq_div:freq|Add0~33 freq_div:freq|Add0~35 freq_div:freq|Add0~37 freq_div:freq|Add0~39 freq_div:freq|Add0~41 freq_div:freq|Add0~43 freq_div:freq|Add0~45 freq_div:freq|Add0~47 freq_div:freq|Add0~48 freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.624 ns" { freq_div:freq|count[0] {} freq_div:freq|Add0~1 {} freq_div:freq|Add0~3 {} freq_div:freq|Add0~5 {} freq_div:freq|Add0~7 {} freq_div:freq|Add0~9 {} freq_div:freq|Add0~11 {} freq_div:freq|Add0~13 {} freq_div:freq|Add0~15 {} freq_div:freq|Add0~17 {} freq_div:freq|Add0~19 {} freq_div:freq|Add0~21 {} freq_div:freq|Add0~23 {} freq_div:freq|Add0~25 {} freq_div:freq|Add0~27 {} freq_div:freq|Add0~29 {} freq_div:freq|Add0~31 {} freq_div:freq|Add0~33 {} freq_div:freq|Add0~35 {} freq_div:freq|Add0~37 {} freq_div:freq|Add0~39 {} freq_div:freq|Add0~41 {} freq_div:freq|Add0~43 {} freq_div:freq|Add0~45 {} freq_div:freq|Add0~47 {} freq_div:freq|Add0~48 {} freq_div:freq|count~31 {} freq_div:freq|count[24] {} } { 0.000ns 0.323ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.891 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.891 ns freq_div:freq\|count\[24\] 3 REG LCFF_X15_Y27_N29 3 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X15_Y27_N29; Fanout = 3; REG Node = 'freq_div:freq\|count\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.78 % ) " "Info: Total cell delay = 1.526 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.365 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[24] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.889 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 2.889 ns freq_div:freq\|count\[0\] 3 REG LCFF_X15_Y28_N3 3 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.889 ns; Loc. = LCFF_X15_Y28_N3; Fanout = 3; REG Node = 'freq_div:freq\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.82 % ) " "Info: Total cell delay = 1.526 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.363 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clk clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[24] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clk clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { freq_div:freq|count[0] freq_div:freq|Add0~1 freq_div:freq|Add0~3 freq_div:freq|Add0~5 freq_div:freq|Add0~7 freq_div:freq|Add0~9 freq_div:freq|Add0~11 freq_div:freq|Add0~13 freq_div:freq|Add0~15 freq_div:freq|Add0~17 freq_div:freq|Add0~19 freq_div:freq|Add0~21 freq_div:freq|Add0~23 freq_div:freq|Add0~25 freq_div:freq|Add0~27 freq_div:freq|Add0~29 freq_div:freq|Add0~31 freq_div:freq|Add0~33 freq_div:freq|Add0~35 freq_div:freq|Add0~37 freq_div:freq|Add0~39 freq_div:freq|Add0~41 freq_div:freq|Add0~43 freq_div:freq|Add0~45 freq_div:freq|Add0~47 freq_div:freq|Add0~48 freq_div:freq|count~31 freq_div:freq|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.624 ns" { freq_div:freq|count[0] {} freq_div:freq|Add0~1 {} freq_div:freq|Add0~3 {} freq_div:freq|Add0~5 {} freq_div:freq|Add0~7 {} freq_div:freq|Add0~9 {} freq_div:freq|Add0~11 {} freq_div:freq|Add0~13 {} freq_div:freq|Add0~15 {} freq_div:freq|Add0~17 {} freq_div:freq|Add0~19 {} freq_div:freq|Add0~21 {} freq_div:freq|Add0~23 {} freq_div:freq|Add0~25 {} freq_div:freq|Add0~27 {} freq_div:freq|Add0~29 {} freq_div:freq|Add0~31 {} freq_div:freq|Add0~33 {} freq_div:freq|Add0~35 {} freq_div:freq|Add0~37 {} freq_div:freq|Add0~39 {} freq_div:freq|Add0~41 {} freq_div:freq|Add0~43 {} freq_div:freq|Add0~45 {} freq_div:freq|Add0~47 {} freq_div:freq|Add0~48 {} freq_div:freq|count~31 {} freq_div:freq|count[24] {} } { 0.000ns 0.323ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl freq_div:freq|count[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[24] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clk clk~clkctrl freq_div:freq|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:freq|count[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Temp_MUX:mux\|count\[0\] Temp_MUX:mux\|s_out\[2\] clk 2.35 ns " "Info: Found hold time violation between source  pin or register \"Temp_MUX:mux\|count\[0\]\" and destination pin or register \"Temp_MUX:mux\|s_out\[2\]\" for clock \"clk\" (Hold time is 2.35 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.852 ns + Largest " "Info: + Largest clock skew is 4.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.406 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.804 ns Temp_MUX:mux\|count\[3\] 2 REG LCFF_X20_Y26_N17 7 " "Info: 2: + IC(1.028 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X20_Y26_N17; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { clk Temp_MUX:mux|count[3] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.438 ns) 3.753 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB LCCOMB_X19_Y26_N24 1 " "Info: 3: + IC(0.511 ns) + CELL(0.438 ns) = 3.753 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 5.551 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB CLKCTRL_G2 4 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 5.551 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.275 ns) 7.406 ns Temp_MUX:mux\|s_out\[2\] 5 REG LCCOMB_X19_Y26_N0 6 " "Info: 5: + IC(1.580 ns) + CELL(0.275 ns) = 7.406 ns; Loc. = LCCOMB_X19_Y26_N0; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.489 ns ( 33.61 % ) " "Info: Total cell delay = 2.489 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.917 ns ( 66.39 % ) " "Info: Total interconnect delay = 4.917 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~combout {} Temp_MUX:mux|count[3] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.028ns 0.511ns 1.798ns 1.580ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.554 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.554 ns Temp_MUX:mux\|count\[0\] 2 REG LCFF_X20_Y26_N29 7 " "Info: 2: + IC(1.028 ns) + CELL(0.537 ns) = 2.554 ns; Loc. = LCFF_X20_Y26_N29; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk Temp_MUX:mux|count[0] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 59.75 % ) " "Info: Total cell delay = 1.526 ns ( 59.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 40.25 % ) " "Info: Total interconnect delay = 1.028 ns ( 40.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { clk Temp_MUX:mux|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.554 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} } { 0.000ns 0.000ns 1.028ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~combout {} Temp_MUX:mux|count[3] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.028ns 0.511ns 1.798ns 1.580ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { clk Temp_MUX:mux|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.554 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} } { 0.000ns 0.000ns 1.028ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.252 ns - Shortest register register " "Info: - Shortest register to register delay is 2.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Temp_MUX:mux\|count\[0\] 1 REG LCFF_X20_Y26_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y26_N29; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[0] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.416 ns) 1.182 ns Temp_MUX:mux\|LessThan2~0 2 COMB LCCOMB_X19_Y26_N30 8 " "Info: 2: + IC(0.766 ns) + CELL(0.416 ns) = 1.182 ns; Loc. = LCCOMB_X19_Y26_N30; Fanout = 8; COMB Node = 'Temp_MUX:mux\|LessThan2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { Temp_MUX:mux|count[0] Temp_MUX:mux|LessThan2~0 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 1.861 ns Temp_MUX:mux\|s_out\[2\]~16 3 COMB LCCOMB_X19_Y26_N2 1 " "Info: 3: + IC(0.260 ns) + CELL(0.419 ns) = 1.861 ns; Loc. = LCCOMB_X19_Y26_N2; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.252 ns Temp_MUX:mux\|s_out\[2\] 4 REG LCCOMB_X19_Y26_N0 6 " "Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 2.252 ns; Loc. = LCCOMB_X19_Y26_N0; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.985 ns ( 43.74 % ) " "Info: Total cell delay = 0.985 ns ( 43.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 56.26 % ) " "Info: Total interconnect delay = 1.267 ns ( 56.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { Temp_MUX:mux|count[0] Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { Temp_MUX:mux|count[0] {} Temp_MUX:mux|LessThan2~0 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.766ns 0.260ns 0.241ns } { 0.000ns 0.416ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~combout {} Temp_MUX:mux|count[3] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.028ns 0.511ns 1.798ns 1.580ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { clk Temp_MUX:mux|count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.554 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} } { 0.000ns 0.000ns 1.028ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { Temp_MUX:mux|count[0] Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { Temp_MUX:mux|count[0] {} Temp_MUX:mux|LessThan2~0 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.766ns 0.260ns 0.241ns } { 0.000ns 0.416ns 0.419ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_out\[2\] Temp_MUX:mux\|s_out\[2\] 14.860 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_out\[2\]\" through register \"Temp_MUX:mux\|s_out\[2\]\" is 14.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.406 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.804 ns Temp_MUX:mux\|count\[3\] 2 REG LCFF_X20_Y26_N17 7 " "Info: 2: + IC(1.028 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X20_Y26_N17; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { clk Temp_MUX:mux|count[3] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.438 ns) 3.753 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB LCCOMB_X19_Y26_N24 1 " "Info: 3: + IC(0.511 ns) + CELL(0.438 ns) = 3.753 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 5.551 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB CLKCTRL_G2 4 " "Info: 4: + IC(1.798 ns) + CELL(0.000 ns) = 5.551 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.275 ns) 7.406 ns Temp_MUX:mux\|s_out\[2\] 5 REG LCCOMB_X19_Y26_N0 6 " "Info: 5: + IC(1.580 ns) + CELL(0.275 ns) = 7.406 ns; Loc. = LCCOMB_X19_Y26_N0; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.489 ns ( 33.61 % ) " "Info: Total cell delay = 2.489 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.917 ns ( 66.39 % ) " "Info: Total interconnect delay = 4.917 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~combout {} Temp_MUX:mux|count[3] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.028ns 0.511ns 1.798ns 1.580ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.454 ns + Longest register pin " "Info: + Longest register to pin delay is 7.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Temp_MUX:mux\|s_out\[2\] 1 REG LCCOMB_X19_Y26_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y26_N0; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.416 ns) 1.130 ns seven_seg:decodeur\|Mux11~0 2 COMB LCCOMB_X19_Y26_N28 1 " "Info: 2: + IC(0.714 ns) + CELL(0.416 ns) = 1.130 ns; Loc. = LCCOMB_X19_Y26_N28; Fanout = 1; COMB Node = 'seven_seg:decodeur\|Mux11~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Temp_MUX:mux|s_out[2] seven_seg:decodeur|Mux11~0 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.420 ns) 2.231 ns seven_seg:decodeur\|sortie\[2\]~9 3 COMB LCCOMB_X16_Y26_N20 1 " "Info: 3: + IC(0.681 ns) + CELL(0.420 ns) = 2.231 ns; Loc. = LCCOMB_X16_Y26_N20; Fanout = 1; COMB Node = 'seven_seg:decodeur\|sortie\[2\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { seven_seg:decodeur|Mux11~0 seven_seg:decodeur|sortie[2]~9 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(2.768 ns) 7.454 ns seg_out\[2\] 4 PIN PIN_AD10 0 " "Info: 4: + IC(2.455 ns) + CELL(2.768 ns) = 7.454 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'seg_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.223 ns" { seven_seg:decodeur|sortie[2]~9 seg_out[2] } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.604 ns ( 48.35 % ) " "Info: Total cell delay = 3.604 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.850 ns ( 51.65 % ) " "Info: Total interconnect delay = 3.850 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { Temp_MUX:mux|s_out[2] seven_seg:decodeur|Mux11~0 seven_seg:decodeur|sortie[2]~9 seg_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { Temp_MUX:mux|s_out[2] {} seven_seg:decodeur|Mux11~0 {} seven_seg:decodeur|sortie[2]~9 {} seg_out[2] {} } { 0.000ns 0.714ns 0.681ns 2.455ns } { 0.000ns 0.416ns 0.420ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk Temp_MUX:mux|count[3] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~combout {} Temp_MUX:mux|count[3] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.028ns 0.511ns 1.798ns 1.580ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { Temp_MUX:mux|s_out[2] seven_seg:decodeur|Mux11~0 seven_seg:decodeur|sortie[2]~9 seg_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { Temp_MUX:mux|s_out[2] {} seven_seg:decodeur|Mux11~0 {} seven_seg:decodeur|sortie[2]~9 {} seg_out[2] {} } { 0.000ns 0.714ns 0.681ns 2.455ns } { 0.000ns 0.416ns 0.420ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pol seg_out\[2\] 8.650 ns Longest " "Info: Longest tpd from source pin \"pol\" to destination pin \"seg_out\[2\]\" is 8.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns pol 1 PIN PIN_H15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 7; PIN Node = 'pol'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pol } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.150 ns) 3.427 ns seven_seg:decodeur\|sortie\[2\]~9 2 COMB LCCOMB_X16_Y26_N20 1 " "Info: 2: + IC(2.318 ns) + CELL(0.150 ns) = 3.427 ns; Loc. = LCCOMB_X16_Y26_N20; Fanout = 1; COMB Node = 'seven_seg:decodeur\|sortie\[2\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { pol seven_seg:decodeur|sortie[2]~9 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(2.768 ns) 8.650 ns seg_out\[2\] 3 PIN PIN_AD10 0 " "Info: 3: + IC(2.455 ns) + CELL(2.768 ns) = 8.650 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'seg_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.223 ns" { seven_seg:decodeur|sortie[2]~9 seg_out[2] } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 44.82 % ) " "Info: Total cell delay = 3.877 ns ( 44.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.773 ns ( 55.18 % ) " "Info: Total interconnect delay = 4.773 ns ( 55.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.650 ns" { pol seven_seg:decodeur|sortie[2]~9 seg_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.650 ns" { pol {} pol~combout {} seven_seg:decodeur|sortie[2]~9 {} seg_out[2] {} } { 0.000ns 0.000ns 2.318ns 2.455ns } { 0.000ns 0.959ns 0.150ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 06:36:58 2020 " "Info: Processing ended: Sat May 02 06:36:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
