From 058226e0003cd03d58718bf39a86e54aaa373cb9 Mon Sep 17 00:00:00 2001
From: Jason Jin <Jason.Jin@freescale.com>
Date: Wed, 2 Jul 2014 15:10:36 +0800
Subject: [PATCH 205/255] ARM:Enable the PCIE2 controller for LS1.

Signed-off-by: Jason Jin <Jason.Jin@freescale.com>
[Kevin: Original patch taken from
LS1021A-SDK-V1.1-ARM-SOURCE-20140815-yocto.iso]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 arch/arm/boot/dts/ls1021a.dtsi | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index d42f0c8..292a8ba 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -790,8 +790,9 @@
 			interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
 					<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>,
 					<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
-					<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "intr", "msi", "pme", "cfg-err";
+					<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "intr", "msi", "pme", "cfg-err", "inta";
 			#address-cells = <3>;
 			#size-cells = <2>;
 			device_type = "pci";
@@ -805,7 +806,6 @@
 					<0000 0 0 2 &gic GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
 					<0000 0 0 3 &gic GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
 					<0000 0 0 4 &gic GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
-			status = "disabled";
 		};
 	};
 
-- 
2.0.2

