

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 10:30:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11360713|  13590985|  11360713|  13590985|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                         |       Latency       |     Iteration     |  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- Row_Loop               |  11360712|  13590984| 1032792 ~ 1235544 |          -|          -|    11|    no    |
        | + Col_Loop              |   1032790|   1235542|   93890 ~ 112322  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |     93888|    112320|    1467 ~ 1755    |          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      1464|      1752|     488 ~ 584     |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |       486|       582|     162 ~ 194     |          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       160|       192|       5 ~ 6       |          -|          -|    32|    no    |
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    466|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     231|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     602|   1571|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_2_fadd_32ns_cud_U1  |conv_2_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_2_fcmp_32ns_eOg_U3  |conv_2_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_2_fmul_32ns_dEe_U2  |conv_2_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weibkb  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln31_fu_414_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln31_1_fu_463_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln31_2_fu_446_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln31_3_fu_473_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln31_4_fu_556_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln31_5_fu_569_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln31_6_fu_579_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln31_fu_404_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln39_1_fu_348_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln39_fu_309_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln9_fu_275_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_299_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_502_p2           |     +    |      0|  0|  15|           6|           1|
    |f_fu_333_p2            |     +    |      0|  0|  15|           7|           1|
    |r_fu_287_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_436_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_372_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln31_fu_394_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_600_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_595_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_652_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_293_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln15_fu_327_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln19_fu_366_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln22_fu_430_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln25_fu_496_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln27_fu_542_p2    |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln33_1_fu_490_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_2_fu_589_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln33_fu_420_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_1_fu_640_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_634_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_281_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln27_2_fu_528_p2    |    or    |      0|  0|   2|           2|           2|
    |or_ln27_fu_512_p2      |    or    |      0|  0|   2|           2|           2|
    |or_ln38_fu_646_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_fu_608_p3  |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 466|         205|         185|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  59|         14|    1|         14|
    |c_0_reg_189      |   9|          2|    4|          8|
    |ch_0_reg_237     |   9|          2|    6|         12|
    |f_0_reg_201      |   9|          2|    7|         14|
    |grp_fu_248_p0    |  15|          3|   32|         96|
    |grp_fu_248_p1    |  15|          3|   32|         96|
    |phi_mul_reg_177  |   9|          2|    7|         14|
    |r_0_reg_165      |   9|          2|    4|          8|
    |w_sum_1_fu_110   |   9|          2|   32|         64|
    |wc_0_reg_225     |   9|          2|    2|          4|
    |wr_0_reg_213     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 161|         36|  129|        334|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln9_reg_674           |   7|   0|    7|          0|
    |and_ln33_1_reg_797        |   1|   0|    1|          0|
    |ap_CS_fsm                 |  13|   0|   13|          0|
    |c_0_reg_189               |   4|   0|    4|          0|
    |c_reg_690                 |   4|   0|    4|          0|
    |ch_0_reg_237              |   6|   0|    6|          0|
    |ch_reg_777                |   6|   0|    6|          0|
    |conv_2_bias_load_reg_723  |  32|   0|   32|          0|
    |conv_out_addr_reg_708     |  13|   0|   13|          0|
    |f_0_reg_201               |   7|   0|    7|          0|
    |f_reg_703                 |   7|   0|    7|          0|
    |icmp_ln27_reg_782         |   1|   0|    1|          0|
    |icmp_ln33_1_reg_769       |   1|   0|    1|          0|
    |icmp_ln33_reg_746         |   1|   0|    1|          0|
    |mul_ln31_reg_741          |   8|   0|    8|          0|
    |phi_mul_reg_177           |   7|   0|    7|          0|
    |r_0_reg_165               |   4|   0|    4|          0|
    |r_reg_682                 |   4|   0|    4|          0|
    |sext_ln31_reg_736         |   6|   0|    6|          0|
    |tmp_10_reg_759            |   5|   0|   10|          5|
    |w_sum_1_fu_110            |  32|   0|   32|          0|
    |w_sum_reg_821             |  32|   0|   32|          0|
    |wc_0_reg_225              |   2|   0|    2|          0|
    |wc_reg_754                |   2|   0|    2|          0|
    |wr_0_reg_213              |   2|   0|    2|          0|
    |wr_reg_731                |   2|   0|    2|          0|
    |zext_ln15_reg_695         |   7|   0|   14|          7|
    |zext_ln33_reg_764         |   8|   0|   14|          6|
    |zext_ln39_1_reg_718       |   7|   0|   16|          9|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 231|   0|  258|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
|conv_out_address0        | out |   13|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

