*.v linguist-language=verilog
*.vhdl linguist-language=verilog