
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Sun Sep 01 21:55:31 2013
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx9
# Package:   tqg144
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT dev_miso = RS232_Uart_1_sout, DIR = O
 PORT dev_mosi = RS232_Uart_1_sin, DIR = I
 PORT man_rstn = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT osc_clk = CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT SDRAM_mem_addr_pin = SDRAM_mem_addr, DIR = O, VEC = [17:0]
 PORT SDRAM_mem_data_pin = SDRAM_mem_data, DIR = IO, VEC = [15:0]
 PORT SDRAM_mem_wen_pin = SDRAM_mem_wen, DIR = O
 PORT SDRAM_mem_lbn_pin = SDRAM_mem_lbn, DIR = O
 PORT SDRAM_mem_ubn_pin = SDRAM_mem_ubn, DIR = O
 PORT SDRAM_sram_csn_pin = SDRAM_sram_csn, DIR = O
 PORT SDRAM_sram_oen_pin = SDRAM_sram_oen, DIR = O
 PORT SDRAM_sdram_clk_pin = SDRAM_sdram_clk, DIR = O
 PORT SDRAM_sdram_cke_pin = SDRAM_sdram_cke, DIR = O
 PORT SDRAM_sdram_csn_pin = SDRAM_sdram_csn, DIR = O
 PORT spi_lcd_csn = lcd_screen_0_spi_csn, DIR = O
 PORT spi_clk = lcd_screen_0_spi_clk, DIR = O
 PORT spi_mosi = lcd_screen_0_spi_mosi, DIR = O
 PORT spi_miso = lcd_screen_0_spi_miso, DIR = O
 PORT buttons_GPIO_IO_I_pin = buttons_GPIO_IO_I, DIR = I, VEC = [2:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x80000000
 PARAMETER C_HIGHADDR = 0x8000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT INTR = RS232_Interrupt & axi_timer_0_Interrupt & lcd_screen_0_irq & buttons_IP2INTC_Irpt & debug_module_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc1ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc1ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_USE_WRITEBACK = 0
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_TLB_ACCESS = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_USE_DIV = 1
 PARAMETER C_PVR = 0
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_50_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_USE_UART = 0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT Interrupt = debug_module_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 60000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 120000000
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_50_0000MHz
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PARAMETER C_AXI_SUPPORTS_USER_SIGNALS = 0
 PORT interconnect_aclk = clk_50_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x82000000
 PARAMETER C_HIGHADDR = 0x8200ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_AXI_SUPPORTS_USER_SIGNALS = 0
 PORT INTERCONNECT_ACLK = clk_50_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN logsys_axi_sdram_ctrl
 PARAMETER INSTANCE = SDRAM
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xc1ffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT s_axi_aclk2x = clock_generator_0_CLKOUT1
 PORT s_axi_aclk = clk_50_0000MHz
 PORT mem_addr = SDRAM_mem_addr
 PORT mem_data = SDRAM_mem_data
 PORT mem_wen = SDRAM_mem_wen
 PORT mem_lbn = SDRAM_mem_lbn
 PORT mem_ubn = SDRAM_mem_ubn
 PORT sram_csn = SDRAM_sram_csn
 PORT sram_oen = SDRAM_sram_oen
 PORT sdram_clk = SDRAM_sdram_clk
 PORT sdram_cke = SDRAM_sdram_cke
 PORT sdram_csn = SDRAM_sdram_csn
END

BEGIN lcd_screen
 PARAMETER INSTANCE = lcd_screen_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7f000000
 PARAMETER C_HIGHADDR = 0x7f00ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT irq = lcd_screen_0_irq
 PORT spi_csn = lcd_screen_0_spi_csn
 PORT spi_clk = lcd_screen_0_spi_clk
 PORT spi_mosi = lcd_screen_0_spi_mosi
 PORT spi_miso = lcd_screen_0_spi_miso
END

BEGIN axi_gpio
 PARAMETER INSTANCE = buttons
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHz
 PORT IP2INTC_Irpt = buttons_IP2INTC_Irpt
 PORT GPIO_IO_I = buttons_GPIO_IO_I
END

