# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/b65a" \
"../../../../project_1.ip_user_files/bd/test/ip/test_xlconstant_0_1/sim/test_xlconstant_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
