/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_21z & celloutsig_0_4z[6]);
  assign celloutsig_0_84z = ~(celloutsig_0_29z & celloutsig_0_42z[2]);
  assign celloutsig_1_8z = ~(in_data[169] & celloutsig_1_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z & celloutsig_0_16z[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[44]);
  assign celloutsig_0_35z = celloutsig_0_32z[2] | ~(celloutsig_0_6z);
  assign celloutsig_0_38z = celloutsig_0_35z | ~(celloutsig_0_1z[5]);
  assign celloutsig_0_5z = celloutsig_0_4z[0] | ~(celloutsig_0_3z);
  assign celloutsig_0_83z = celloutsig_0_2z | ~(celloutsig_0_64z[1]);
  assign celloutsig_1_9z = celloutsig_1_6z | ~(celloutsig_1_1z[2]);
  assign celloutsig_1_10z = celloutsig_1_6z | ~(celloutsig_1_4z);
  assign celloutsig_1_13z = celloutsig_1_1z[3] | ~(celloutsig_1_9z);
  assign celloutsig_1_15z = celloutsig_1_2z[3] | ~(celloutsig_1_8z);
  assign celloutsig_1_18z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_18z = celloutsig_0_16z[0] | ~(celloutsig_0_15z);
  assign celloutsig_0_23z = celloutsig_0_18z | ~(celloutsig_0_17z);
  reg [5:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 6'h00;
    else _18_ <= { in_data[75:73], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign { _01_[9:6], _00_, _01_[4] } = _18_;
  assign celloutsig_0_0z = in_data[81:75] > in_data[77:71];
  assign celloutsig_0_11z = in_data[38:33] > { _01_[9:6], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z } > { celloutsig_0_7z[4:1], celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_20z } > { celloutsig_0_16z[3:1], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_27z, celloutsig_0_26z } % { 1'h1, celloutsig_0_13z, celloutsig_0_35z, celloutsig_0_38z };
  assign celloutsig_0_64z = { celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_34z } % { 1'h1, celloutsig_0_56z[3:2] };
  assign celloutsig_0_1z = { in_data[21:9], celloutsig_0_0z } % { 1'h1, in_data[36:25], in_data[0] };
  assign celloutsig_0_14z = celloutsig_0_4z[6:4] % { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_19z = { celloutsig_0_7z[5], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_17z, _01_[9:6], _00_, _01_[4] } % { 1'h1, in_data[13:6], _01_[9:6], _00_, _01_[4], celloutsig_0_18z, _01_[9:6], _00_, in_data[0] };
  assign celloutsig_0_4z = - { in_data[16:10], celloutsig_0_2z };
  assign celloutsig_0_56z = - { celloutsig_0_19z[2:1], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_1_1z = - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = - { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_27z = - { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z } !== { celloutsig_1_11z[8:7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_13z = { celloutsig_0_1z[7:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z } !== { in_data[61:59], _01_[9:6], _00_, _01_[4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[94:84], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z } !== { _01_[8:6], _00_, _01_[9:6], _00_, _01_[4], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_0z = | in_data[137:127];
  assign celloutsig_1_4z = | celloutsig_1_2z[5:1];
  assign celloutsig_0_2z = | celloutsig_0_1z[4:0];
  assign celloutsig_0_26z = | { celloutsig_0_19z[5:4], celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_1_3z = ^ { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:2], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z } - { celloutsig_0_4z[7:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[167], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_6z } - { celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_1z[6:3], celloutsig_0_3z } - in_data[6:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_32z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_32z = { in_data[48:45], celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_1z[11]) | (celloutsig_0_5z & celloutsig_0_4z[1]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[2] & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_5z) | (celloutsig_1_5z & celloutsig_1_1z[2]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_0z));
  assign celloutsig_0_10z = ~((celloutsig_0_3z & _01_[7]) | (_01_[7] & celloutsig_0_3z));
  assign celloutsig_0_12z = ~((celloutsig_0_3z & celloutsig_0_4z[2]) | (celloutsig_0_9z & celloutsig_0_10z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z[0] & celloutsig_0_1z[12]) | (celloutsig_0_12z & in_data[50]));
  assign celloutsig_0_20z = ~((celloutsig_0_13z & celloutsig_0_13z) | (celloutsig_0_18z & celloutsig_0_7z[2]));
  assign celloutsig_0_29z = ~((celloutsig_0_27z[1] & celloutsig_0_23z) | (celloutsig_0_18z & celloutsig_0_23z));
  assign { _01_[21:19], _01_[16:13], _01_[5], _01_[3] } = { celloutsig_0_4z[3:2], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_14z, _00_, celloutsig_0_0z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
