<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineLICM.cpp source code [llvm/llvm/lib/CodeGen/MachineLICM.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineLICM.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineLICM.cpp.html'>MachineLICM.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineLICM.cpp - Machine Loop Invariant Code Motion Pass ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass performs loop invariant code motion on machine instructions. We</i></td></tr>
<tr><th id="10">10</th><td><i>// attempt to remove as much code from the body of a loop as possible.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// This pass is not intended to be a replacement or a complete alternative</i></td></tr>
<tr><th id="13">13</th><td><i>// for the LLVM-IR-level LICM pass. It is only designed to hoist simple</i></td></tr>
<tr><th id="14">14</th><td><i>// constructs that are not exposed before lowering and instruction selection.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"machinelicm"</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="59">59</th><td><dfn class="tu decl def" id="AvoidSpeculation" title='AvoidSpeculation' data-type='cl::opt&lt;bool&gt;' data-ref="AvoidSpeculation">AvoidSpeculation</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"avoid-speculation"</q>,</td></tr>
<tr><th id="60">60</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MachineLICM should avoid speculation"</q>),</td></tr>
<tr><th id="61">61</th><td>                 <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="64">64</th><td><dfn class="tu decl def" id="HoistCheapInsts" title='HoistCheapInsts' data-type='cl::opt&lt;bool&gt;' data-ref="HoistCheapInsts">HoistCheapInsts</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hoist-cheap-insts"</q>,</td></tr>
<tr><th id="65">65</th><td>                <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MachineLICM should hoist even cheap instructions"</q>),</td></tr>
<tr><th id="66">66</th><td>                <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="69">69</th><td><dfn class="tu decl def" id="SinkInstsToAvoidSpills" title='SinkInstsToAvoidSpills' data-type='cl::opt&lt;bool&gt;' data-ref="SinkInstsToAvoidSpills">SinkInstsToAvoidSpills</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"sink-insts-to-avoid-spills"</q>,</td></tr>
<tr><th id="70">70</th><td>                       <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MachineLICM should sink instructions into "</q></td></tr>
<tr><th id="71">71</th><td>                                <q>"loops to avoid register spills"</q>),</td></tr>
<tr><th id="72">72</th><td>                       <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="73">73</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="74">74</th><td><dfn class="tu decl def" id="HoistConstStores" title='HoistConstStores' data-type='cl::opt&lt;bool&gt;' data-ref="HoistConstStores">HoistConstStores</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hoist-const-stores"</q>,</td></tr>
<tr><th id="75">75</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hoist invariant stores"</q>),</td></tr>
<tr><th id="76">76</th><td>                 <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumHoisted = {&quot;machinelicm&quot;, &quot;NumHoisted&quot;, &quot;Number of machine instructions hoisted out of loops&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumHoisted" title='NumHoisted' data-ref="NumHoisted">NumHoisted</dfn>,</td></tr>
<tr><th id="79">79</th><td>          <q>"Number of machine instructions hoisted out of loops"</q>);</td></tr>
<tr><th id="80">80</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLowRP = {&quot;machinelicm&quot;, &quot;NumLowRP&quot;, &quot;Number of instructions hoisted in low reg pressure situation&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLowRP" title='NumLowRP' data-ref="NumLowRP">NumLowRP</dfn>,</td></tr>
<tr><th id="81">81</th><td>          <q>"Number of instructions hoisted in low reg pressure situation"</q>);</td></tr>
<tr><th id="82">82</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumHighLatency = {&quot;machinelicm&quot;, &quot;NumHighLatency&quot;, &quot;Number of high latency instructions hoisted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumHighLatency" title='NumHighLatency' data-ref="NumHighLatency">NumHighLatency</dfn>,</td></tr>
<tr><th id="83">83</th><td>          <q>"Number of high latency instructions hoisted"</q>);</td></tr>
<tr><th id="84">84</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCSEed = {&quot;machinelicm&quot;, &quot;NumCSEed&quot;, &quot;Number of hoisted machine instructions CSEed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCSEed" title='NumCSEed' data-ref="NumCSEed">NumCSEed</dfn>,</td></tr>
<tr><th id="85">85</th><td>          <q>"Number of hoisted machine instructions CSEed"</q>);</td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPostRAHoisted = {&quot;machinelicm&quot;, &quot;NumPostRAHoisted&quot;, &quot;Number of machine instructions hoisted out of loops post regalloc&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostRAHoisted" title='NumPostRAHoisted' data-ref="NumPostRAHoisted">NumPostRAHoisted</dfn>,</td></tr>
<tr><th id="87">87</th><td>          <q>"Number of machine instructions hoisted out of loops post regalloc"</q>);</td></tr>
<tr><th id="88">88</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStoreConst = {&quot;machinelicm&quot;, &quot;NumStoreConst&quot;, &quot;Number of stores of const phys reg hoisted out of loops&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStoreConst" title='NumStoreConst' data-ref="NumStoreConst">NumStoreConst</dfn>,</td></tr>
<tr><th id="89">89</th><td>          <q>"Number of stores of const phys reg hoisted out of loops"</q>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>namespace</b> {</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="94">94</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::TLI" title='(anonymous namespace)::MachineLICMBase::TLI' data-type='const llvm::TargetLoweringBase *' data-ref="(anonymousnamespace)::MachineLICMBase::TLI">TLI</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::MFI" title='(anonymous namespace)::MachineLICMBase::MFI' data-type='const llvm::MachineFrameInfo *' data-ref="(anonymousnamespace)::MachineLICMBase::MFI">MFI</dfn>;</td></tr>
<tr><th id="98">98</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</dfn>;</td></tr>
<tr><th id="99">99</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::SchedModel" title='(anonymous namespace)::MachineLICMBase::SchedModel' data-type='llvm::TargetSchedModel' data-ref="(anonymousnamespace)::MachineLICMBase::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="100">100</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-type='bool' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::AA">// Various analyses that we use...</i></td></tr>
<tr><th id="103">103</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a>        *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</dfn>;      <i  data-doc="(anonymousnamespace)::MachineLICMBase::AA">// Alias analysis info.</i></td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>      *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</dfn>;     <i  data-doc="(anonymousnamespace)::MachineLICMBase::MLI">// Current MachineLoopInfo</i></td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::DT" title='(anonymous namespace)::MachineLICMBase::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::MachineLICMBase::DT">DT</dfn>;      <i  data-doc="(anonymousnamespace)::MachineLICMBase::DT">// Machine dominator tree for the cur loop</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::Changed">// State that is updated as we process loops</i></td></tr>
<tr><th id="108">108</th><td>    <em>bool</em>         <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::Changed" title='(anonymous namespace)::MachineLICMBase::Changed' data-type='bool' data-ref="(anonymousnamespace)::MachineLICMBase::Changed">Changed</dfn>;          <i  data-doc="(anonymousnamespace)::MachineLICMBase::Changed">// True if a loop is changed.</i></td></tr>
<tr><th id="109">109</th><td>    <em>bool</em>         <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::FirstInLoop" title='(anonymous namespace)::MachineLICMBase::FirstInLoop' data-type='bool' data-ref="(anonymousnamespace)::MachineLICMBase::FirstInLoop">FirstInLoop</dfn>;      <i  data-doc="(anonymousnamespace)::MachineLICMBase::FirstInLoop">// True if it's the first LICM in the loop.</i></td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-type='llvm::MachineLoop *' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</dfn>;          <i  data-doc="(anonymousnamespace)::MachineLICMBase::CurLoop">// The current loop we are working on.</i></td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</dfn>; <i  data-doc="(anonymousnamespace)::MachineLICMBase::CurPreheader">// The preheader for CurLoop.</i></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::ExitBlocks">// Exit blocks for CurLoop.</i></td></tr>
<tr><th id="114">114</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::ExitBlocks" title='(anonymous namespace)::MachineLICMBase::ExitBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="(anonymousnamespace)::MachineLICMBase::ExitBlocks">ExitBlocks</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineLICMBase11isExitBlockEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::isExitBlock' data-type='bool (anonymous namespace)::MachineLICMBase::isExitBlock(const llvm::MachineBasicBlock * MBB) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase11isExitBlockEPKN4llvm17MachineBasicBlockE">isExitBlock</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>      <b>return</b> <a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::ExitBlocks" title='(anonymous namespace)::MachineLICMBase::ExitBlocks' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::ExitBlocks">ExitBlocks</a>, <a class="local col1 ref" href="#1MBB" title='MBB' data-ref="1MBB">MBB</a>);</td></tr>
<tr><th id="118">118</th><td>    }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::RegSeen">// Track 'estimated' register pressure.</i></td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>32</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::RegSeen" title='(anonymous namespace)::MachineLICMBase::RegSeen' data-type='SmallSet&lt;unsigned int, 32&gt;' data-ref="(anonymousnamespace)::MachineLICMBase::RegSeen">RegSeen</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</dfn>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::RegLimit">// Register pressure "limit" per register pressure set. If the pressure</i></td></tr>
<tr><th id="125">125</th><td><i  data-doc="(anonymousnamespace)::MachineLICMBase::RegLimit">    // is higher than the limit, then it's considered high.</i></td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::RegLimit" title='(anonymous namespace)::MachineLICMBase::RegLimit' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="(anonymousnamespace)::MachineLICMBase::RegLimit">RegLimit</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::BackTrace">// Register pressure on path leading from loop preheader to current BB.</i></td></tr>
<tr><th id="129">129</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt;, <var>16</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-type='SmallVector&lt;SmallVector&lt;unsigned int, 8&gt;, 16&gt;' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</dfn>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::CSEMap">// For each opcode, keep a list of potential CSE instructions.</i></td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</dfn>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <b>enum</b> {</td></tr>
<tr><th id="135">135</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::MachineLICMBase::SpeculateFalse" title='(anonymous namespace)::MachineLICMBase::SpeculateFalse' data-type='0' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateFalse">SpeculateFalse</dfn>   = <var>0</var>,</td></tr>
<tr><th id="136">136</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::MachineLICMBase::SpeculateTrue" title='(anonymous namespace)::MachineLICMBase::SpeculateTrue' data-type='1' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateTrue">SpeculateTrue</dfn>    = <var>1</var>,</td></tr>
<tr><th id="137">137</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::MachineLICMBase::SpeculateUnknown" title='(anonymous namespace)::MachineLICMBase::SpeculateUnknown' data-type='2' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateUnknown">SpeculateUnknown</dfn> = <var>2</var></td></tr>
<tr><th id="138">138</th><td>    };</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <i  data-doc="(anonymousnamespace)::MachineLICMBase::SpeculationState">// If a MBB does not dominate loop exiting blocks then it may not safe</i></td></tr>
<tr><th id="141">141</th><td><i  data-doc="(anonymousnamespace)::MachineLICMBase::SpeculationState">    // to hoist loads from this block.</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="(anonymousnamespace)::MachineLICMBase::SpeculationState">    // Tri-state: 0 - false, 1 - true, 2 - unknown</i></td></tr>
<tr><th id="143">143</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-type='unsigned int' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>public</b>:</td></tr>
<tr><th id="146">146</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb" title='(anonymous namespace)::MachineLICMBase::MachineLICMBase' data-type='void (anonymous namespace)::MachineLICMBase::MachineLICMBase(char &amp; PassID, bool PreRegAlloc)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb">MachineLICMBase</dfn>(<em>char</em> &amp;<dfn class="local col2 decl" id="2PassID" title='PassID' data-type='char &amp;' data-ref="2PassID">PassID</dfn>, <em>bool</em> <dfn class="local col3 decl" id="3PreRegAlloc" title='PreRegAlloc' data-type='bool' data-ref="3PreRegAlloc">PreRegAlloc</dfn>)</td></tr>
<tr><th id="147">147</th><td>        : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="local col2 ref" href="#2PassID" title='PassID' data-ref="2PassID">PassID</a>), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a>(<a class="local col3 ref" href="#3PreRegAlloc" title='PreRegAlloc' data-ref="3PreRegAlloc">PreRegAlloc</a>) {}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineLICMBase::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineLICMBase::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>) override;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115MachineLICMBase16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineLICMBase::getAnalysisUsage' data-type='void (anonymous namespace)::MachineLICMBase::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="5AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="5AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="152">152</th><td>      <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="153">153</th><td>      <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="154">154</th><td>      <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="155">155</th><td>      <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="156">156</th><td>      <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="157">157</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a></span>);</td></tr>
<tr><th id="158">158</th><td>    }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase13releaseMemoryEv" title='(anonymous namespace)::MachineLICMBase::releaseMemory' data-type='void (anonymous namespace)::MachineLICMBase::releaseMemory()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase13releaseMemoryEv">releaseMemory</dfn>() override {</td></tr>
<tr><th id="161">161</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegSeen" title='(anonymous namespace)::MachineLICMBase::RegSeen' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegSeen">RegSeen</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="162">162</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="163">163</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegLimit" title='(anonymous namespace)::MachineLICMBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegLimit">RegLimit</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="164">164</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="165">165</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="166">166</th><td>    }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>private</b>:</td></tr>
<tr><th id="169">169</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MachineLICMBase::CandidateInfo">/// Keep track of information about hoisting candidates.</i></td></tr>
<tr><th id="170">170</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</dfn> {</td></tr>
<tr><th id="171">171</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI">MI</dfn>;</td></tr>
<tr><th id="172">172</th><td>      <em>unsigned</em>      <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::Def' data-type='unsigned int' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def">Def</dfn>;</td></tr>
<tr><th id="173">173</th><td>      <em>int</em>           <dfn class="tu decl" id="(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::FI' data-type='int' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI">FI</dfn>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>      <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase13CandidateInfoC1EPN4llvm12MachineInstrEji" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::CandidateInfo' data-type='void (anonymous namespace)::MachineLICMBase::CandidateInfo::CandidateInfo(llvm::MachineInstr * mi, unsigned int def, int fi)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase13CandidateInfoC1EPN4llvm12MachineInstrEji">CandidateInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6mi" title='mi' data-type='llvm::MachineInstr *' data-ref="6mi">mi</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7def" title='def' data-type='unsigned int' data-ref="7def">def</dfn>, <em>int</em> <dfn class="local col8 decl" id="8fi" title='fi' data-type='int' data-ref="8fi">fi</dfn>)</td></tr>
<tr><th id="176">176</th><td>        : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::MI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI">MI</a>(<a class="local col6 ref" href="#6mi" title='mi' data-ref="6mi">mi</a>), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::Def' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def">Def</a>(<a class="local col7 ref" href="#7def" title='def' data-ref="7def">def</a>), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::FI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI">FI</a>(<a class="local col8 ref" href="#8fi" title='fi' data-ref="8fi">fi</a>) {}</td></tr>
<tr><th id="177">177</th><td>    };</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv" title='(anonymous namespace)::MachineLICMBase::HoistRegionPostRA' data-type='void (anonymous namespace)::MachineLICMBase::HoistRegionPostRA()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv">HoistRegionPostRA</a>();</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj" title='(anonymous namespace)::MachineLICMBase::HoistPostRA' data-type='void (anonymous namespace)::MachineLICMBase::HoistPostRA(llvm::MachineInstr * MI, unsigned int Def)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj">HoistPostRA</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr *' data-ref="9MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Def" title='Def' data-type='unsigned int' data-ref="10Def">Def</dfn>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE" title='(anonymous namespace)::MachineLICMBase::ProcessMI' data-type='void (anonymous namespace)::MachineLICMBase::ProcessMI(llvm::MachineInstr * MI, llvm::BitVector &amp; PhysRegDefs, llvm::BitVector &amp; PhysRegClobbers, SmallSet&lt;int, 32&gt; &amp; StoredFIs, SmallVectorImpl&lt;(anonymous namespace)::MachineLICMBase::CandidateInfo&gt; &amp; Candidates)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE">ProcessMI</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="12PhysRegDefs" title='PhysRegDefs' data-type='llvm::BitVector &amp;' data-ref="12PhysRegDefs">PhysRegDefs</dfn>,</td></tr>
<tr><th id="184">184</th><td>                   <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="13PhysRegClobbers" title='PhysRegClobbers' data-type='llvm::BitVector &amp;' data-ref="13PhysRegClobbers">PhysRegClobbers</dfn>, <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>int</em>, <var>32</var>&gt; &amp;<dfn class="local col4 decl" id="14StoredFIs" title='StoredFIs' data-type='SmallSet&lt;int, 32&gt; &amp;' data-ref="14StoredFIs">StoredFIs</dfn>,</td></tr>
<tr><th id="185">185</th><td>                   <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</a>&gt; &amp;<dfn class="local col5 decl" id="15Candidates" title='Candidates' data-type='SmallVectorImpl&lt;(anonymous namespace)::MachineLICMBase::CandidateInfo&gt; &amp;' data-ref="15Candidates">Candidates</dfn>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj" title='(anonymous namespace)::MachineLICMBase::AddToLiveIns' data-type='void (anonymous namespace)::MachineLICMBase::AddToLiveIns(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj">AddToLiveIns</a>(<em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLICMCandidate' data-type='bool (anonymous namespace)::MachineLICMBase::IsLICMCandidate(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">IsLICMCandidate</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="17I">I</dfn>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLoopInvariantInst' data-type='bool (anonymous namespace)::MachineLICMBase::IsLoopInvariantInst(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">IsLoopInvariantInst</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="18I">I</dfn>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::HasLoopPHIUse' data-type='bool (anonymous namespace)::MachineLICMBase::HasLoopPHIUse(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">HasLoopPHIUse</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="19MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj" title='(anonymous namespace)::MachineLICMBase::HasHighOperandLatency' data-type='bool (anonymous namespace)::MachineLICMBase::HasHighOperandLatency(llvm::MachineInstr &amp; MI, unsigned int DefIdx, unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj">HasHighOperandLatency</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21DefIdx" title='DefIdx' data-type='unsigned int' data-ref="21DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="196">196</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="22Reg" title='Reg' data-type='unsigned int' data-ref="22Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsCheapInstruction' data-type='bool (anonymous namespace)::MachineLICMBase::IsCheapInstruction(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE">IsCheapInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb" title='(anonymous namespace)::MachineLICMBase::CanCauseHighRegPressure' data-type='bool (anonymous namespace)::MachineLICMBase::CanCauseHighRegPressure(const DenseMap&lt;unsigned int, int&gt; &amp; Cost, bool Cheap)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb">CanCauseHighRegPressure</a>(<em>const</em> <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; &amp;<dfn class="local col4 decl" id="24Cost" title='Cost' data-type='const DenseMap&lt;unsigned int, int&gt; &amp;' data-ref="24Cost">Cost</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                 <em>bool</em> <dfn class="local col5 decl" id="25Cheap" title='Cheap' data-type='bool' data-ref="25Cheap">Cheap</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::UpdateBackTraceRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::UpdateBackTraceRegPressure(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">UpdateBackTraceRegPressure</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="26MI">MI</dfn>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsProfitableToHoist' data-type='bool (anonymous namespace)::MachineLICMBase::IsProfitableToHoist(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">IsProfitableToHoist</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute' data-type='bool (anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">IsGuaranteedToExecute</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="28BB">BB</dfn>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::EnterScope' data-type='void (anonymous namespace)::MachineLICMBase::EnterScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="29MBB">MBB</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::ExitScope' data-type='void (anonymous namespace)::MachineLICMBase::ExitScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="30MBB">MBB</dfn>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761" title='(anonymous namespace)::MachineLICMBase::ExitScopeIfDone' data-type='void (anonymous namespace)::MachineLICMBase::ExitScopeIfDone(MachineDomTreeNode * Node, DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp; OpenChildren, DenseMap&lt;MachineDomTreeNode *, MachineDomTreeNode *&gt; &amp; ParentMap)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">ExitScopeIfDone</a>(</td></tr>
<tr><th id="214">214</th><td>        <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col1 decl" id="31Node" title='Node' data-type='MachineDomTreeNode *' data-ref="31Node">Node</dfn>,</td></tr>
<tr><th id="215">215</th><td>        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="32OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp;' data-ref="32OpenChildren">OpenChildren</dfn>,</td></tr>
<tr><th id="216">216</th><td>        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *, <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *&gt; &amp;<dfn class="local col3 decl" id="33ParentMap" title='ParentMap' data-type='DenseMap&lt;MachineDomTreeNode *, MachineDomTreeNode *&gt; &amp;' data-ref="33ParentMap">ParentMap</dfn>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineLICMBase::HoistOutOfLoop' data-type='void (anonymous namespace)::MachineLICMBase::HoistOutOfLoop(MachineDomTreeNode * HeaderN)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">HoistOutOfLoop</a>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col4 decl" id="34HeaderN" title='HeaderN' data-type='MachineDomTreeNode *' data-ref="34HeaderN">HeaderN</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <em>void</em> <dfn class="tu decl" id="_ZN12_GLOBAL__N_115MachineLICMBase11HoistRegionEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEb" title='(anonymous namespace)::MachineLICMBase::HoistRegion' data-type='void (anonymous namespace)::MachineLICMBase::HoistRegion(MachineDomTreeNode * N, bool IsHeader)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase11HoistRegionEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEb">HoistRegion</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col5 decl" id="35N" title='N' data-type='MachineDomTreeNode *' data-ref="35N">N</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36IsHeader" title='IsHeader' data-type='bool' data-ref="36IsHeader">IsHeader</dfn>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv" title='(anonymous namespace)::MachineLICMBase::SinkIntoLoop' data-type='void (anonymous namespace)::MachineLICMBase::SinkIntoLoop()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">SinkIntoLoop</a>();</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::InitRegPressure(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">InitRegPressure</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="37BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="37BB">BB</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb" title='(anonymous namespace)::MachineLICMBase::calcRegisterCost' data-type='DenseMap&lt;unsigned int, int&gt; (anonymous namespace)::MachineLICMBase::calcRegisterCost(const llvm::MachineInstr * MI, bool ConsiderSeen, bool ConsiderUnseenAsDef)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">calcRegisterCost</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="38MI">MI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                                             <em>bool</em> <dfn class="local col9 decl" id="39ConsiderSeen" title='ConsiderSeen' data-type='bool' data-ref="39ConsiderSeen">ConsiderSeen</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                             <em>bool</em> <dfn class="local col0 decl" id="40ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-type='bool' data-ref="40ConsiderUnseenAsDef">ConsiderUnseenAsDef</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::MachineLICMBase::UpdateRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::UpdateRegPressure(const llvm::MachineInstr * MI, bool ConsiderUnseenAsDef = false)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">UpdateRegPressure</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="231">231</th><td>                           <em>bool</em> <dfn class="local col2 decl" id="42ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-type='bool' data-ref="42ConsiderUnseenAsDef">ConsiderUnseenAsDef</dfn> = <b>false</b>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::ExtractHoistableLoad' data-type='llvm::MachineInstr * (anonymous namespace)::MachineLICMBase::ExtractHoistableLoad(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">ExtractHoistableLoad</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr *' data-ref="43MI">MI</dfn>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="236">236</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE" title='(anonymous namespace)::MachineLICMBase::LookForDuplicate' data-type='const llvm::MachineInstr * (anonymous namespace)::MachineLICMBase::LookForDuplicate(const llvm::MachineInstr * MI, std::vector&lt;const MachineInstr *&gt; &amp; PrevMIs)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">LookForDuplicate</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="44MI">MI</dfn>,</td></tr>
<tr><th id="237">237</th><td>                     <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="45PrevMIs" title='PrevMIs' data-type='std::vector&lt;const MachineInstr *&gt; &amp;' data-ref="45PrevMIs">PrevMIs</dfn>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484" title='(anonymous namespace)::MachineLICMBase::EliminateCSE' data-type='bool (anonymous namespace)::MachineLICMBase::EliminateCSE(llvm::MachineInstr * MI, DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator &amp; CI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">EliminateCSE</a>(</td></tr>
<tr><th id="240">240</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr *' data-ref="46MI">MI</dfn>,</td></tr>
<tr><th id="241">241</th><td>        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923">iterator</a> &amp;<dfn class="local col7 decl" id="47CI" title='CI' data-type='DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator &amp;' data-ref="47CI">CI</dfn>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::MayCSE' data-type='bool (anonymous namespace)::MachineLICMBase::MayCSE(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE">MayCSE</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr *' data-ref="48MI">MI</dfn>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::Hoist' data-type='bool (anonymous namespace)::MachineLICMBase::Hoist(llvm::MachineInstr * MI, llvm::MachineBasicBlock * Preheader)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">Hoist</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr *' data-ref="49MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="50Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="50Preheader">Preheader</dfn>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitCSEMap' data-type='void (anonymous namespace)::MachineLICMBase::InitCSEMap(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">InitCSEMap</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="51BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="51BB">BB</dfn>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineLICMBase::getCurPreheader()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</a>();</td></tr>
<tr><th id="250">250</th><td>  };</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineLICM" title='(anonymous namespace)::MachineLICM' data-ref="(anonymousnamespace)::MachineLICM">MachineLICM</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a> {</td></tr>
<tr><th id="253">253</th><td>  <b>public</b>:</td></tr>
<tr><th id="254">254</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineLICM::ID" title='(anonymous namespace)::MachineLICM::ID' data-type='char' data-ref="(anonymousnamespace)::MachineLICM::ID">ID</dfn>;</td></tr>
<tr><th id="255">255</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111MachineLICMC1Ev" title='(anonymous namespace)::MachineLICM::MachineLICM' data-type='void (anonymous namespace)::MachineLICM::MachineLICM()' data-ref="_ZN12_GLOBAL__N_111MachineLICMC1Ev">MachineLICM</dfn>() : <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb" title='(anonymous namespace)::MachineLICMBase::MachineLICMBase' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb">(</a><a class="tu member" href="#(anonymousnamespace)::MachineLICM::ID" title='(anonymous namespace)::MachineLICM::ID' data-use='a' data-ref="(anonymousnamespace)::MachineLICM::ID">ID</a>, <b>false</b>) {</td></tr>
<tr><th id="256">256</th><td>      <a class="ref" href="#281" title='llvm::initializeMachineLICMPass' data-ref="_ZN4llvm25initializeMachineLICMPassERNS_12PassRegistryE">initializeMachineLICMPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td>  };</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::EarlyMachineLICM" title='(anonymous namespace)::EarlyMachineLICM' data-ref="(anonymousnamespace)::EarlyMachineLICM">EarlyMachineLICM</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a> {</td></tr>
<tr><th id="261">261</th><td>  <b>public</b>:</td></tr>
<tr><th id="262">262</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::EarlyMachineLICM::ID" title='(anonymous namespace)::EarlyMachineLICM::ID' data-type='char' data-ref="(anonymousnamespace)::EarlyMachineLICM::ID">ID</dfn>;</td></tr>
<tr><th id="263">263</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116EarlyMachineLICMC1Ev" title='(anonymous namespace)::EarlyMachineLICM::EarlyMachineLICM' data-type='void (anonymous namespace)::EarlyMachineLICM::EarlyMachineLICM()' data-ref="_ZN12_GLOBAL__N_116EarlyMachineLICMC1Ev">EarlyMachineLICM</dfn>() : <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb" title='(anonymous namespace)::MachineLICMBase::MachineLICMBase' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb">(</a><a class="tu member" href="#(anonymousnamespace)::EarlyMachineLICM::ID" title='(anonymous namespace)::EarlyMachineLICM::ID' data-use='a' data-ref="(anonymousnamespace)::EarlyMachineLICM::ID">ID</a>, <b>true</b>) {</td></tr>
<tr><th id="264">264</th><td>      <a class="ref" href="#289" title='llvm::initializeEarlyMachineLICMPass' data-ref="_ZN4llvm30initializeEarlyMachineLICMPassERNS_12PassRegistryE">initializeEarlyMachineLICMPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="265">265</th><td>    }</td></tr>
<tr><th id="266">266</th><td>  };</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICM" title='(anonymous namespace)::MachineLICM' data-ref="(anonymousnamespace)::MachineLICM">MachineLICM</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineLICM::ID" title='(anonymous namespace)::MachineLICM::ID' data-type='char' data-ref="(anonymousnamespace)::MachineLICM::ID">ID</dfn>;</td></tr>
<tr><th id="271">271</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::EarlyMachineLICM" title='(anonymous namespace)::EarlyMachineLICM' data-ref="(anonymousnamespace)::EarlyMachineLICM">EarlyMachineLICM</a>::<dfn class="tu decl def" id="(anonymousnamespace)::EarlyMachineLICM::ID" title='(anonymous namespace)::EarlyMachineLICM::ID' data-type='char' data-ref="(anonymousnamespace)::EarlyMachineLICM::ID">ID</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachineLICMID" title='llvm::MachineLICMID' data-ref="llvm::MachineLICMID">MachineLICMID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineLICM" title='(anonymous namespace)::MachineLICM' data-ref="(anonymousnamespace)::MachineLICM">MachineLICM</a>::<a class="tu ref" href="#(anonymousnamespace)::MachineLICM::ID" title='(anonymous namespace)::MachineLICM::ID' data-ref="(anonymousnamespace)::MachineLICM::ID">ID</a>;</td></tr>
<tr><th id="274">274</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::EarlyMachineLICMID" title='llvm::EarlyMachineLICMID' data-ref="llvm::EarlyMachineLICMID">EarlyMachineLICMID</dfn> = <a class="tu type" href="#(anonymousnamespace)::EarlyMachineLICM" title='(anonymous namespace)::EarlyMachineLICM' data-ref="(anonymousnamespace)::EarlyMachineLICM">EarlyMachineLICM</a>::<a class="tu ref" href="#(anonymousnamespace)::EarlyMachineLICM::ID" title='(anonymous namespace)::EarlyMachineLICM::ID' data-ref="(anonymousnamespace)::EarlyMachineLICM::ID">ID</a>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMachineLICMPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachineLICM, DEBUG_TYPE,</td></tr>
<tr><th id="277">277</th><td>                      <q>"Machine Loop Invariant Code Motion"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="278">278</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="279">279</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="280">280</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="281">281</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Machine Loop Invariant Code Motion&quot;, &quot;machinelicm&quot;, &amp;MachineLICM::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineLICM&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineLICMPassFlag; void llvm::initializeMachineLICMPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineLICMPassFlag, initializeMachineLICMPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MachineLICM" title='(anonymous namespace)::MachineLICM' data-ref="(anonymousnamespace)::MachineLICM">MachineLICM</a>, <a class="macro" href="#56" title="&quot;machinelicm&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="282">282</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine Loop Invariant Code Motion"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeEarlyMachineLICMPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(EarlyMachineLICM, <q>"early-machinelicm"</q>,</td></tr>
<tr><th id="285">285</th><td>                      <q>"Early Machine Loop Invariant Code Motion"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="286">286</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="287">287</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="288">288</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="289">289</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Early Machine Loop Invariant Code Motion&quot;, &quot;early-machinelicm&quot;, &amp;EarlyMachineLICM::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;EarlyMachineLICM&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeEarlyMachineLICMPassFlag; void llvm::initializeEarlyMachineLICMPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeEarlyMachineLICMPassFlag, initializeEarlyMachineLICMPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::EarlyMachineLICM" title='(anonymous namespace)::EarlyMachineLICM' data-ref="(anonymousnamespace)::EarlyMachineLICM">EarlyMachineLICM</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"early-machinelicm"</q>,</td></tr>
<tr><th id="290">290</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Early Machine Loop Invariant Code Motion"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZL30LoopIsOuterMostWithPredecessorPN4llvm11MachineLoopE">/// Test if the given loop is the outer-most loop that has a unique predecessor.</i></td></tr>
<tr><th id="293">293</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL30LoopIsOuterMostWithPredecessorPN4llvm11MachineLoopE" title='LoopIsOuterMostWithPredecessor' data-type='bool LoopIsOuterMostWithPredecessor(llvm::MachineLoop * CurLoop)' data-ref="_ZL30LoopIsOuterMostWithPredecessorPN4llvm11MachineLoopE">LoopIsOuterMostWithPredecessor</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col2 decl" id="52CurLoop" title='CurLoop' data-type='llvm::MachineLoop *' data-ref="52CurLoop">CurLoop</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <i>// Check whether this loop even has a unique predecessor.</i></td></tr>
<tr><th id="295">295</th><td>  <b>if</b> (!<a class="local col2 ref" href="#52CurLoop" title='CurLoop' data-ref="52CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase18getLoopPredecessorEv" title='llvm::LoopBase::getLoopPredecessor' data-ref="_ZNK4llvm8LoopBase18getLoopPredecessorEv">getLoopPredecessor</a>())</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td>  <i>// Ok, now check to see if any of its outer loops do.</i></td></tr>
<tr><th id="298">298</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col3 decl" id="53L" title='L' data-type='llvm::MachineLoop *' data-ref="53L">L</dfn> = <a class="local col2 ref" href="#52CurLoop" title='CurLoop' data-ref="52CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>(); <a class="local col3 ref" href="#53L" title='L' data-ref="53L">L</a>; <a class="local col3 ref" href="#53L" title='L' data-ref="53L">L</a> = <a class="local col3 ref" href="#53L" title='L' data-ref="53L">L</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getParentLoopEv" title='llvm::LoopBase::getParentLoop' data-ref="_ZNK4llvm8LoopBase13getParentLoopEv">getParentLoop</a>())</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (<a class="local col3 ref" href="#53L" title='L' data-ref="53L">L</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase18getLoopPredecessorEv" title='llvm::LoopBase::getLoopPredecessor' data-ref="_ZNK4llvm8LoopBase18getLoopPredecessorEv">getLoopPredecessor</a>())</td></tr>
<tr><th id="300">300</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="301">301</th><td>  <i>// None of them did, so this is the outermost with a unique predecessor.</i></td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineLICMBase::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineLICMBase::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="54MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="54MF">MF</dfn>) {</td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::Changed" title='(anonymous namespace)::MachineLICMBase::Changed' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::Changed">Changed</a> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::FirstInLoop" title='(anonymous namespace)::MachineLICMBase::FirstInLoop' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::FirstInLoop">FirstInLoop</a> = <b>false</b>;</td></tr>
<tr><th id="310">310</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="55ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="55ST">ST</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="311">311</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a> = <a class="local col5 ref" href="#55ST" title='ST' data-ref="55ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="312">312</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TLI" title='(anonymous namespace)::MachineLICMBase::TLI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::TLI">TLI</a> = <a class="local col5 ref" href="#55ST" title='ST' data-ref="55ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="313">313</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a> = <a class="local col5 ref" href="#55ST" title='ST' data-ref="55ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="314">314</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MFI" title='(anonymous namespace)::MachineLICMBase::MFI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::MFI">MFI</a> = &amp;<a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="315">315</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="316">316</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SchedModel" title='(anonymous namespace)::MachineLICMBase::SchedModel' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</a>(&amp;<a class="local col5 ref" href="#55ST" title='ST' data-ref="55ST">ST</a>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a>)</td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;******** Pre-regalloc Machine LICM: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"******** Pre-regalloc Machine LICM: "</q>);</td></tr>
<tr><th id="322">322</th><td>  <b>else</b></td></tr>
<tr><th id="323">323</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;******** Post-regalloc Machine LICM: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"******** Post-regalloc Machine LICM: "</q>);</td></tr>
<tr><th id="324">324</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; MF.getName() &lt;&lt; &quot; ********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ********\n"</q>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a>) {</td></tr>
<tr><th id="327">327</th><td>    <i>// Estimate register pressure during pre-regalloc pass.</i></td></tr>
<tr><th id="328">328</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56NumRPS" title='NumRPS' data-type='unsigned int' data-ref="56NumRPS">NumRPS</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</a>();</td></tr>
<tr><th id="329">329</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#56NumRPS" title='NumRPS' data-ref="56NumRPS">NumRPS</a>);</td></tr>
<tr><th id="330">330</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="331">331</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegLimit" title='(anonymous namespace)::MachineLICMBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegLimit">RegLimit</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#56NumRPS" title='NumRPS' data-ref="56NumRPS">NumRPS</a>);</td></tr>
<tr><th id="332">332</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57i" title='i' data-type='unsigned int' data-ref="57i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="58e" title='e' data-type='unsigned int' data-ref="58e">e</dfn> = <a class="local col6 ref" href="#56NumRPS" title='NumRPS' data-ref="56NumRPS">NumRPS</a>; <a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a> != <a class="local col8 ref" href="#58e" title='e' data-ref="58e">e</a>; ++<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>)</td></tr>
<tr><th id="333">333</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegLimit" title='(anonymous namespace)::MachineLICMBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegLimit">RegLimit</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(<a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>, <a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// Get our Loop information...</i></td></tr>
<tr><th id="337">337</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="338">338</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::DT" title='(anonymous namespace)::MachineLICMBase::DT' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::DT">DT</a>  = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="339">339</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *, <var>8</var>&gt; <dfn class="local col9 decl" id="59Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineLoop *, 8&gt;' data-ref="59Worklist">Worklist</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo5beginEv" title='llvm::MachineLoopInfo::begin' data-ref="_ZNK4llvm15MachineLoopInfo5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo3endEv" title='llvm::MachineLoopInfo::end' data-ref="_ZNK4llvm15MachineLoopInfo3endEv">end</a>());</td></tr>
<tr><th id="342">342</th><td>  <b>while</b> (!<a class="local col9 ref" href="#59Worklist" title='Worklist' data-ref="59Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="343">343</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a> = <a class="local col9 ref" href="#59Worklist" title='Worklist' data-ref="59Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="344">344</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> = <b>nullptr</b>;</td></tr>
<tr><th id="345">345</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::ExitBlocks" title='(anonymous namespace)::MachineLICMBase::ExitBlocks' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::ExitBlocks">ExitBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <i>// If this is done before regalloc, only visit outer-most preheader-sporting</i></td></tr>
<tr><th id="348">348</th><td><i>    // loops.</i></td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a> &amp;&amp; !<a class="tu ref" href="#_ZL30LoopIsOuterMostWithPredecessorPN4llvm11MachineLoopE" title='LoopIsOuterMostWithPredecessor' data-use='c' data-ref="_ZL30LoopIsOuterMostWithPredecessorPN4llvm11MachineLoopE">LoopIsOuterMostWithPredecessor</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>)) {</td></tr>
<tr><th id="350">350</th><td>      <a class="local col9 ref" href="#59Worklist" title='Worklist' data-ref="59Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase5beginEv" title='llvm::LoopBase::begin' data-ref="_ZNK4llvm8LoopBase5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase3endEv" title='llvm::LoopBase::end' data-ref="_ZNK4llvm8LoopBase3endEv">end</a>());</td></tr>
<tr><th id="351">351</th><td>      <b>continue</b>;</td></tr>
<tr><th id="352">352</th><td>    }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13getExitBlocksERNS_15SmallVectorImplIPT_EE" title='llvm::LoopBase::getExitBlocks' data-ref="_ZNK4llvm8LoopBase13getExitBlocksERNS_15SmallVectorImplIPT_EE">getExitBlocks</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::ExitBlocks" title='(anonymous namespace)::MachineLICMBase::ExitBlocks' data-use='a' data-ref="(anonymousnamespace)::MachineLICMBase::ExitBlocks">ExitBlocks</a></span>);</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a>)</td></tr>
<tr><th id="357">357</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv" title='(anonymous namespace)::MachineLICMBase::HoistRegionPostRA' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv">HoistRegionPostRA</a>();</td></tr>
<tr><th id="358">358</th><td>    <b>else</b> {</td></tr>
<tr><th id="359">359</th><td>      <i>// CSEMap is initialized for loop header when the first instruction is</i></td></tr>
<tr><th id="360">360</th><td><i>      // being hoisted.</i></td></tr>
<tr><th id="361">361</th><td>      <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col0 decl" id="60N" title='N' data-type='MachineDomTreeNode *' data-ref="60N">N</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::DT" title='(anonymous namespace)::MachineLICMBase::DT' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>());</td></tr>
<tr><th id="362">362</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::FirstInLoop" title='(anonymous namespace)::MachineLICMBase::FirstInLoop' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::FirstInLoop">FirstInLoop</a> = <b>true</b>;</td></tr>
<tr><th id="363">363</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineLICMBase::HoistOutOfLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">HoistOutOfLoop</a>(<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>);</td></tr>
<tr><th id="364">364</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SinkInstsToAvoidSpills" title='SinkInstsToAvoidSpills' data-use='m' data-ref="SinkInstsToAvoidSpills">SinkInstsToAvoidSpills</a>)</td></tr>
<tr><th id="367">367</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv" title='(anonymous namespace)::MachineLICMBase::SinkIntoLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">SinkIntoLoop</a>();</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::Changed" title='(anonymous namespace)::MachineLICMBase::Changed' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::Changed">Changed</a>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZL21InstructionStoresToFIPKN4llvm12MachineInstrEi">/// Return true if instruction stores to the specified frame.</i></td></tr>
<tr><th id="375">375</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21InstructionStoresToFIPKN4llvm12MachineInstrEi" title='InstructionStoresToFI' data-type='bool InstructionStoresToFI(const llvm::MachineInstr * MI, int FI)' data-ref="_ZL21InstructionStoresToFIPKN4llvm12MachineInstrEi">InstructionStoresToFI</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="61MI">MI</dfn>, <em>int</em> <dfn class="local col2 decl" id="62FI" title='FI' data-type='int' data-ref="62FI">FI</dfn>) {</td></tr>
<tr><th id="376">376</th><td>  <i>// Check mayStore before memory operands so that e.g. DBG_VALUEs will return</i></td></tr>
<tr><th id="377">377</th><td><i>  // true since they have no memory operands.</i></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="379">379</th><td>     <b>return</b> <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>  <i>// If we lost memory operands, conservatively assume that the instruction</i></td></tr>
<tr><th id="381">381</th><td><i>  // writes to all slots.</i></td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="384">384</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="63MemOp" title='MemOp' data-type='const llvm::MachineMemOperand *' data-ref="63MemOp">MemOp</dfn> : <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63MemOp" title='MemOp' data-ref="63MemOp">MemOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>() || !<a class="local col3 ref" href="#63MemOp" title='MemOp' data-ref="63MemOp">MemOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="386">386</th><td>      <b>continue</b>;</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a> *<dfn class="local col4 decl" id="64Value" title='Value' data-type='const llvm::FixedStackPseudoSourceValue *' data-ref="64Value"><a class="local col4 ref" href="#64Value" title='Value' data-ref="64Value">Value</a></dfn> =</td></tr>
<tr><th id="388">388</th><td>        <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col3 ref" href="#63MemOp" title='MemOp' data-ref="63MemOp">MemOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())) {</td></tr>
<tr><th id="389">389</th><td>      <b>if</b> (<a class="local col4 ref" href="#64Value" title='Value' data-ref="64Value">Value</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>() == <a class="local col2 ref" href="#62FI" title='FI' data-ref="62FI">FI</a>)</td></tr>
<tr><th id="390">390</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE">/// Examine the instruction for potentai LICM candidate. Also</i></td></tr>
<tr><th id="397">397</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE">/// gather register def and frame object update information.</i></td></tr>
<tr><th id="398">398</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE" title='(anonymous namespace)::MachineLICMBase::ProcessMI' data-type='void (anonymous namespace)::MachineLICMBase::ProcessMI(llvm::MachineInstr * MI, llvm::BitVector &amp; PhysRegDefs, llvm::BitVector &amp; PhysRegClobbers, SmallSet&lt;int, 32&gt; &amp; StoredFIs, SmallVectorImpl&lt;(anonymous namespace)::MachineLICMBase::CandidateInfo&gt; &amp; Candidates)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE">ProcessMI</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr *' data-ref="65MI">MI</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="66PhysRegDefs" title='PhysRegDefs' data-type='llvm::BitVector &amp;' data-ref="66PhysRegDefs">PhysRegDefs</dfn>,</td></tr>
<tr><th id="400">400</th><td>                                <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="67PhysRegClobbers" title='PhysRegClobbers' data-type='llvm::BitVector &amp;' data-ref="67PhysRegClobbers">PhysRegClobbers</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>int</em>, <var>32</var>&gt; &amp;<dfn class="local col8 decl" id="68StoredFIs" title='StoredFIs' data-type='SmallSet&lt;int, 32&gt; &amp;' data-ref="68StoredFIs">StoredFIs</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</a>&gt; &amp;<dfn class="local col9 decl" id="69Candidates" title='Candidates' data-type='SmallVectorImpl&lt;(anonymous namespace)::MachineLICMBase::CandidateInfo&gt; &amp;' data-ref="69Candidates">Candidates</dfn>) {</td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70RuledOut" title='RuledOut' data-type='bool' data-ref="70RuledOut">RuledOut</dfn> = <b>false</b>;</td></tr>
<tr><th id="404">404</th><td>  <em>bool</em> <dfn class="local col1 decl" id="71HasNonInvariantUse" title='HasNonInvariantUse' data-type='bool' data-ref="71HasNonInvariantUse">HasNonInvariantUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="405">405</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72Def" title='Def' data-type='unsigned int' data-ref="72Def">Def</dfn> = <var>0</var>;</td></tr>
<tr><th id="406">406</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="73MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="73MO">MO</dfn> : <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="408">408</th><td>      <i>// Remember if the instruction stores to the frame index.</i></td></tr>
<tr><th id="409">409</th><td>      <em>int</em> <dfn class="local col4 decl" id="74FI" title='FI' data-type='int' data-ref="74FI">FI</dfn> = <a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="410">410</th><td>      <b>if</b> (!<a class="local col8 ref" href="#68StoredFIs" title='StoredFIs' data-ref="68StoredFIs">StoredFIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col4 ref" href="#74FI" title='FI' data-ref="74FI">FI</a>) &amp;&amp;</td></tr>
<tr><th id="411">411</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MFI" title='(anonymous namespace)::MachineLICMBase::MFI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MFI">MFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(<a class="local col4 ref" href="#74FI" title='FI' data-ref="74FI">FI</a>) &amp;&amp;</td></tr>
<tr><th id="412">412</th><td>          <a class="tu ref" href="#_ZL21InstructionStoresToFIPKN4llvm12MachineInstrEi" title='InstructionStoresToFI' data-use='c' data-ref="_ZL21InstructionStoresToFIPKN4llvm12MachineInstrEi">InstructionStoresToFI</a>(<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>, <a class="local col4 ref" href="#74FI" title='FI' data-ref="74FI">FI</a>))</td></tr>
<tr><th id="413">413</th><td>        <a class="local col8 ref" href="#68StoredFIs" title='StoredFIs' data-ref="68StoredFIs">StoredFIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col4 ref" href="#74FI" title='FI' data-ref="74FI">FI</a>);</td></tr>
<tr><th id="414">414</th><td>      <a class="local col1 ref" href="#71HasNonInvariantUse" title='HasNonInvariantUse' data-ref="71HasNonInvariantUse">HasNonInvariantUse</a> = <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>      <b>continue</b>;</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <i>// We can't hoist an instruction defining a physreg that is clobbered in</i></td></tr>
<tr><th id="419">419</th><td><i>    // the loop.</i></td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="421">421</th><td>      <a class="local col7 ref" href="#67PhysRegClobbers" title='PhysRegClobbers' data-ref="67PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector16setBitsNotInMaskEPKjj" title='llvm::BitVector::setBitsNotInMask' data-ref="_ZN4llvm9BitVector16setBitsNotInMaskEPKjj">setBitsNotInMask</a>(<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="422">422</th><td>      <b>continue</b>;</td></tr>
<tr><th id="423">423</th><td>    }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (!<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="426">426</th><td>      <b>continue</b>;</td></tr>
<tr><th id="427">427</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75Reg" title='Reg' data-type='unsigned int' data-ref="75Reg">Reg</dfn> = <a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>)</td></tr>
<tr><th id="429">429</th><td>      <b>continue</b>;</td></tr>
<tr><th id="430">430</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; &quot;Not expecting virtual register!&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; \&quot;Not expecting virtual register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="431">431</th><td>           <q>"Not expecting virtual register!"</q>);</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (!<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="434">434</th><td>      <b>if</b> (<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a> &amp;&amp; (<a class="local col6 ref" href="#66PhysRegDefs" title='PhysRegDefs' data-ref="66PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) || <a class="local col7 ref" href="#67PhysRegClobbers" title='PhysRegClobbers' data-ref="67PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>)))</td></tr>
<tr><th id="435">435</th><td>        <i>// If it's using a non-loop-invariant register, then it's obviously not</i></td></tr>
<tr><th id="436">436</th><td><i>        // safe to hoist.</i></td></tr>
<tr><th id="437">437</th><td>        <a class="local col1 ref" href="#71HasNonInvariantUse" title='HasNonInvariantUse' data-ref="71HasNonInvariantUse">HasNonInvariantUse</a> = <b>true</b>;</td></tr>
<tr><th id="438">438</th><td>      <b>continue</b>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="442">442</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col6 decl" id="76AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="76AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <b>true</b>); <a class="local col6 ref" href="#76AI" title='AI' data-ref="76AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col6 ref" href="#76AI" title='AI' data-ref="76AI">AI</a>)</td></tr>
<tr><th id="443">443</th><td>        <a class="local col7 ref" href="#67PhysRegClobbers" title='PhysRegClobbers' data-ref="67PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col6 ref" href="#76AI" title='AI' data-ref="76AI">AI</a>);</td></tr>
<tr><th id="444">444</th><td>      <b>if</b> (!<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="445">445</th><td>        <i>// Non-dead implicit def? This cannot be hoisted.</i></td></tr>
<tr><th id="446">446</th><td>        <a class="local col0 ref" href="#70RuledOut" title='RuledOut' data-ref="70RuledOut">RuledOut</a> = <b>true</b>;</td></tr>
<tr><th id="447">447</th><td>      <i>// No need to check if a dead implicit def is also defined by</i></td></tr>
<tr><th id="448">448</th><td><i>      // another instruction.</i></td></tr>
<tr><th id="449">449</th><td>      <b>continue</b>;</td></tr>
<tr><th id="450">450</th><td>    }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>    <i>// FIXME: For now, avoid instructions with multiple defs, unless</i></td></tr>
<tr><th id="453">453</th><td><i>    // it's a dead implicit def.</i></td></tr>
<tr><th id="454">454</th><td>    <b>if</b> (<a class="local col2 ref" href="#72Def" title='Def' data-ref="72Def">Def</a>)</td></tr>
<tr><th id="455">455</th><td>      <a class="local col0 ref" href="#70RuledOut" title='RuledOut' data-ref="70RuledOut">RuledOut</a> = <b>true</b>;</td></tr>
<tr><th id="456">456</th><td>    <b>else</b></td></tr>
<tr><th id="457">457</th><td>      <a class="local col2 ref" href="#72Def" title='Def' data-ref="72Def">Def</a> = <a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>    <i>// If we have already seen another instruction that defines the same</i></td></tr>
<tr><th id="460">460</th><td><i>    // register, then this is not safe.  Two defs is indicated by setting a</i></td></tr>
<tr><th id="461">461</th><td><i>    // PhysRegClobbers bit.</i></td></tr>
<tr><th id="462">462</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="77AS" title='AS' data-type='llvm::MCRegAliasIterator' data-ref="77AS">AS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#77AS" title='AS' data-ref="77AS">AS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#77AS" title='AS' data-ref="77AS">AS</a>) {</td></tr>
<tr><th id="463">463</th><td>      <b>if</b> (<a class="local col6 ref" href="#66PhysRegDefs" title='PhysRegDefs' data-ref="66PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#77AS" title='AS' data-ref="77AS">AS</a>))</td></tr>
<tr><th id="464">464</th><td>        <a class="local col7 ref" href="#67PhysRegClobbers" title='PhysRegClobbers' data-ref="67PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#77AS" title='AS' data-ref="77AS">AS</a>);</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>    <i>// Need a second loop because MCRegAliasIterator can visit the same</i></td></tr>
<tr><th id="467">467</th><td><i>    // register twice.</i></td></tr>
<tr><th id="468">468</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col8 decl" id="78AS" title='AS' data-type='llvm::MCRegAliasIterator' data-ref="78AS">AS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <b>true</b>); <a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a>)</td></tr>
<tr><th id="469">469</th><td>      <a class="local col6 ref" href="#66PhysRegDefs" title='PhysRegDefs' data-ref="66PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#78AS" title='AS' data-ref="78AS">AS</a>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (<a class="local col7 ref" href="#67PhysRegClobbers" title='PhysRegClobbers' data-ref="67PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>))</td></tr>
<tr><th id="472">472</th><td>      <i>// MI defined register is seen defined by another instruction in</i></td></tr>
<tr><th id="473">473</th><td><i>      // the loop, it cannot be a LICM candidate.</i></td></tr>
<tr><th id="474">474</th><td>      <a class="local col0 ref" href="#70RuledOut" title='RuledOut' data-ref="70RuledOut">RuledOut</a> = <b>true</b>;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i>// Only consider reloads for now and remats which do not have register</i></td></tr>
<tr><th id="478">478</th><td><i>  // operands. FIXME: Consider unfold load folding instructions.</i></td></tr>
<tr><th id="479">479</th><td>  <b>if</b> (<a class="local col2 ref" href="#72Def" title='Def' data-ref="72Def">Def</a> &amp;&amp; !<a class="local col0 ref" href="#70RuledOut" title='RuledOut' data-ref="70RuledOut">RuledOut</a>) {</td></tr>
<tr><th id="480">480</th><td>    <em>int</em> <dfn class="local col9 decl" id="79FI" title='FI' data-type='int' data-ref="79FI">FI</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3minEv" title='std::numeric_limits&lt;int&gt;::min' data-ref="_ZNSt14numeric_limitsIiE3minEv">min</a>();</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> ((!<a class="local col1 ref" href="#71HasNonInvariantUse" title='HasNonInvariantUse' data-ref="71HasNonInvariantUse">HasNonInvariantUse</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLICMCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">IsLICMCandidate</a>(<span class='refarg'>*<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a></span>)) ||</td></tr>
<tr><th id="482">482</th><td>        (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(*<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#79FI" title='FI' data-ref="79FI">FI</a></span>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MFI" title='(anonymous namespace)::MachineLICMBase::MFI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MFI">MFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(<a class="local col9 ref" href="#79FI" title='FI' data-ref="79FI">FI</a>)))</td></tr>
<tr><th id="483">483</th><td>      <a class="local col9 ref" href="#69Candidates" title='Candidates' data-ref="69Candidates">Candidates</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineLICMBase13CandidateInfoC1EPN4llvm12MachineInstrEji" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::CandidateInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase13CandidateInfoC1EPN4llvm12MachineInstrEji">(</a><a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>, <a class="local col2 ref" href="#72Def" title='Def' data-ref="72Def">Def</a>, <a class="local col9 ref" href="#79FI" title='FI' data-ref="79FI">FI</a>));</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv">/// Walk the specified region of the CFG and hoist loop invariants out to the</i></td></tr>
<tr><th id="488">488</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv">/// preheader.</i></td></tr>
<tr><th id="489">489</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv" title='(anonymous namespace)::MachineLICMBase::HoistRegionPostRA' data-type='void (anonymous namespace)::MachineLICMBase::HoistRegionPostRA()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv">HoistRegionPostRA</dfn>() {</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="80Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="80Preheader">Preheader</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</a>();</td></tr>
<tr><th id="491">491</th><td>  <b>if</b> (!<a class="local col0 ref" href="#80Preheader" title='Preheader' data-ref="80Preheader">Preheader</a>)</td></tr>
<tr><th id="492">492</th><td>    <b>return</b>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81NumRegs" title='NumRegs' data-type='unsigned int' data-ref="81NumRegs">NumRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col2 decl" id="82PhysRegDefs" title='PhysRegDefs' data-type='llvm::BitVector' data-ref="82PhysRegDefs">PhysRegDefs</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col1 ref" href="#81NumRegs" title='NumRegs' data-ref="81NumRegs">NumRegs</a>); <i>// Regs defined once in the loop.</i></td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="83PhysRegClobbers" title='PhysRegClobbers' data-type='llvm::BitVector' data-ref="83PhysRegClobbers">PhysRegClobbers</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col1 ref" href="#81NumRegs" title='NumRegs' data-ref="81NumRegs">NumRegs</a>); <i>// Regs defined more than once.</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</a>, <var>32</var>&gt; <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="84Candidates" title='Candidates' data-type='SmallVector&lt;(anonymous namespace)::MachineLICMBase::CandidateInfo, 32&gt;' data-ref="84Candidates">Candidates</dfn>;</td></tr>
<tr><th id="499">499</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>int</em>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col5 decl" id="85StoredFIs" title='StoredFIs' data-type='SmallSet&lt;int, 32&gt;' data-ref="85StoredFIs">StoredFIs</dfn>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Walk the entire region, count number of defs for each register, and</i></td></tr>
<tr><th id="502">502</th><td><i>  // collect potential LICM candidates.</i></td></tr>
<tr><th id="503">503</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="86BB">BB</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>()) {</td></tr>
<tr><th id="504">504</th><td>    <i>// If the header of the loop containing this basic block is a landing pad,</i></td></tr>
<tr><th id="505">505</th><td><i>    // then don't try to hoist instructions out of this loop.</i></td></tr>
<tr><th id="506">506</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="87ML" title='ML' data-type='const llvm::MachineLoop *' data-ref="87ML">ML</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col6 ref" href="#86BB" title='BB' data-ref="86BB">BB</a>);</td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (<a class="local col7 ref" href="#87ML" title='ML' data-ref="87ML">ML</a> &amp;&amp; <a class="local col7 ref" href="#87ML" title='ML' data-ref="87ML">ML</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>()) <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <i>// Conservatively treat live-in's as an external def.</i></td></tr>
<tr><th id="510">510</th><td><i>    // FIXME: That means a reload that're reused in successor block(s) will not</i></td></tr>
<tr><th id="511">511</th><td><i>    // be LICM'ed.</i></td></tr>
<tr><th id="512">512</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="88LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="88LI">LI</dfn> : <a class="local col6 ref" href="#86BB" title='BB' data-ref="86BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="513">513</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="89AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="89AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#88LI" title='LI' data-ref="88LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <b>true</b>); <a class="local col9 ref" href="#89AI" title='AI' data-ref="89AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#89AI" title='AI' data-ref="89AI">AI</a>)</td></tr>
<tr><th id="514">514</th><td>        <a class="local col2 ref" href="#82PhysRegDefs" title='PhysRegDefs' data-ref="82PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#89AI" title='AI' data-ref="89AI">AI</a>);</td></tr>
<tr><th id="515">515</th><td>    }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> = <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateUnknown" title='(anonymous namespace)::MachineLICMBase::SpeculateUnknown' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateUnknown">SpeculateUnknown</a>;</td></tr>
<tr><th id="518">518</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="90MI">MI</dfn> : *<a class="local col6 ref" href="#86BB" title='BB' data-ref="86BB">BB</a>)</td></tr>
<tr><th id="519">519</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE" title='(anonymous namespace)::MachineLICMBase::ProcessMI' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE">ProcessMI</a>(&amp;<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#82PhysRegDefs" title='PhysRegDefs' data-ref="82PhysRegDefs">PhysRegDefs</a></span>, <span class='refarg'><a class="local col3 ref" href="#83PhysRegClobbers" title='PhysRegClobbers' data-ref="83PhysRegClobbers">PhysRegClobbers</a></span>, <span class='refarg'><a class="local col5 ref" href="#85StoredFIs" title='StoredFIs' data-ref="85StoredFIs">StoredFIs</a></span>, <span class='refarg'><a class="local col4 ref" href="#84Candidates" title='Candidates' data-ref="84Candidates">Candidates</a></span>);</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// Gather the registers read / clobbered by the terminator.</i></td></tr>
<tr><th id="523">523</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="91TermRegs" title='TermRegs' data-type='llvm::BitVector' data-ref="91TermRegs">TermRegs</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col1 ref" href="#81NumRegs" title='NumRegs' data-ref="81NumRegs">NumRegs</a>);</td></tr>
<tr><th id="524">524</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92TI" title='TI' data-type='MachineBasicBlock::iterator' data-ref="92TI">TI</dfn> = <a class="local col0 ref" href="#80Preheader" title='Preheader' data-ref="80Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (<a class="local col2 ref" href="#92TI" title='TI' data-ref="92TI">TI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#80Preheader" title='Preheader' data-ref="80Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="526">526</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="93MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="93MO">MO</dfn> : <a class="local col2 ref" href="#92TI" title='TI' data-ref="92TI">TI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="527">527</th><td>      <b>if</b> (!<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="528">528</th><td>        <b>continue</b>;</td></tr>
<tr><th id="529">529</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="94Reg" title='Reg' data-type='unsigned int' data-ref="94Reg">Reg</dfn> = <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="530">530</th><td>      <b>if</b> (!<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>)</td></tr>
<tr><th id="531">531</th><td>        <b>continue</b>;</td></tr>
<tr><th id="532">532</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="95AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="95AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>)</td></tr>
<tr><th id="533">533</th><td>        <a class="local col1 ref" href="#91TermRegs" title='TermRegs' data-ref="91TermRegs">TermRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>);</td></tr>
<tr><th id="534">534</th><td>    }</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i>// Now evaluate whether the potential candidates qualify.</i></td></tr>
<tr><th id="538">538</th><td><i>  // 1. Check if the candidate defined register is defined by another</i></td></tr>
<tr><th id="539">539</th><td><i>  //    instruction in the loop.</i></td></tr>
<tr><th id="540">540</th><td><i>  // 2. If the candidate is a load from stack slot (always true for now),</i></td></tr>
<tr><th id="541">541</th><td><i>  //    check if the slot is stored anywhere in the loop.</i></td></tr>
<tr><th id="542">542</th><td><i>  // 3. Make sure candidate def should not clobber</i></td></tr>
<tr><th id="543">543</th><td><i>  //    registers read by the terminator. Similarly its def should not be</i></td></tr>
<tr><th id="544">544</th><td><i>  //    clobbered by the terminator.</i></td></tr>
<tr><th id="545">545</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo" title='(anonymous namespace)::MachineLICMBase::CandidateInfo' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo">CandidateInfo</a> &amp;<dfn class="local col6 decl" id="96Candidate" title='Candidate' data-type='(anonymous namespace)::MachineLICMBase::CandidateInfo &amp;' data-ref="96Candidate">Candidate</dfn> : <a class="local col4 ref" href="#84Candidates" title='Candidates' data-ref="84Candidates">Candidates</a>) {</td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (<a class="local col6 ref" href="#96Candidate" title='Candidate' data-ref="96Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::FI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI">FI</a> != <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3minEv" title='std::numeric_limits&lt;int&gt;::min' data-ref="_ZNSt14numeric_limitsIiE3minEv">min</a>() &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>        <a class="local col5 ref" href="#85StoredFIs" title='StoredFIs' data-ref="85StoredFIs">StoredFIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#96Candidate" title='Candidate' data-ref="96Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::FI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::FI">FI</a>))</td></tr>
<tr><th id="548">548</th><td>      <b>continue</b>;</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="97Def" title='Def' data-type='unsigned int' data-ref="97Def">Def</dfn> = <a class="local col6 ref" href="#96Candidate" title='Candidate' data-ref="96Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::Def' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def">Def</a>;</td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83PhysRegClobbers" title='PhysRegClobbers' data-ref="83PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#97Def" title='Def' data-ref="97Def">Def</a>) &amp;&amp; !<a class="local col1 ref" href="#91TermRegs" title='TermRegs' data-ref="91TermRegs">TermRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#97Def" title='Def' data-ref="97Def">Def</a>)) {</td></tr>
<tr><th id="552">552</th><td>      <em>bool</em> <dfn class="local col8 decl" id="98Safe" title='Safe' data-type='bool' data-ref="98Safe">Safe</dfn> = <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="99MI" title='MI' data-type='llvm::MachineInstr *' data-ref="99MI">MI</dfn> = <a class="local col6 ref" href="#96Candidate" title='Candidate' data-ref="96Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::MI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::MI">MI</a>;</td></tr>
<tr><th id="554">554</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="100MO">MO</dfn> : <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="555">555</th><td>        <b>if</b> (!<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="556">556</th><td>          <b>continue</b>;</td></tr>
<tr><th id="557">557</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='unsigned int' data-ref="101Reg">Reg</dfn> = <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="558">558</th><td>        <b>if</b> (<a class="local col2 ref" href="#82PhysRegDefs" title='PhysRegDefs' data-ref="82PhysRegDefs">PhysRegDefs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>) ||</td></tr>
<tr><th id="559">559</th><td>            <a class="local col3 ref" href="#83PhysRegClobbers" title='PhysRegClobbers' data-ref="83PhysRegClobbers">PhysRegClobbers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>)) {</td></tr>
<tr><th id="560">560</th><td>          <i>// If it's using a non-loop-invariant register, then it's obviously</i></td></tr>
<tr><th id="561">561</th><td><i>          // not safe to hoist.</i></td></tr>
<tr><th id="562">562</th><td>          <a class="local col8 ref" href="#98Safe" title='Safe' data-ref="98Safe">Safe</a> = <b>false</b>;</td></tr>
<tr><th id="563">563</th><td>          <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>        }</td></tr>
<tr><th id="565">565</th><td>      }</td></tr>
<tr><th id="566">566</th><td>      <b>if</b> (<a class="local col8 ref" href="#98Safe" title='Safe' data-ref="98Safe">Safe</a>)</td></tr>
<tr><th id="567">567</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj" title='(anonymous namespace)::MachineLICMBase::HoistPostRA' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj">HoistPostRA</a>(<a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a>, <a class="local col6 ref" href="#96Candidate" title='Candidate' data-ref="96Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def" title='(anonymous namespace)::MachineLICMBase::CandidateInfo::Def' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CandidateInfo::Def">Def</a>);</td></tr>
<tr><th id="568">568</th><td>    }</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj">/// Add register 'Reg' to the livein sets of BBs in the current loop, and make</i></td></tr>
<tr><th id="573">573</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj">/// sure it is not killed by any instructions in the loop.</i></td></tr>
<tr><th id="574">574</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj" title='(anonymous namespace)::MachineLICMBase::AddToLiveIns' data-type='void (anonymous namespace)::MachineLICMBase::AddToLiveIns(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj">AddToLiveIns</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='unsigned int' data-ref="102Reg">Reg</dfn>) {</td></tr>
<tr><th id="575">575</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="103BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="103BB">BB</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>()) {</td></tr>
<tr><th id="576">576</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103BB" title='BB' data-ref="103BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>))</td></tr>
<tr><th id="577">577</th><td>      <a class="local col3 ref" href="#103BB" title='BB' data-ref="103BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="578">578</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="104MI">MI</dfn> : *<a class="local col3 ref" href="#103BB" title='BB' data-ref="103BB">BB</a>) {</td></tr>
<tr><th id="579">579</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="105MO">MO</dfn> : <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="580">580</th><td>        <b>if</b> (!<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() || <a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="581">581</th><td>        <b>if</b> (<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a> || <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>, <a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="582">582</th><td>          <a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="583">583</th><td>      }</td></tr>
<tr><th id="584">584</th><td>    }</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj">/// When an instruction is found to only use loop invariant operands that is</i></td></tr>
<tr><th id="589">589</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj">/// safe to hoist, this instruction is called to do the dirty work.</i></td></tr>
<tr><th id="590">590</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj" title='(anonymous namespace)::MachineLICMBase::HoistPostRA' data-type='void (anonymous namespace)::MachineLICMBase::HoistPostRA(llvm::MachineInstr * MI, unsigned int Def)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase11HoistPostRAEPN4llvm12MachineInstrEj">HoistPostRA</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr *' data-ref="106MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107Def" title='Def' data-type='unsigned int' data-ref="107Def">Def</dfn>) {</td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="108Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="108Preheader">Preheader</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</a>();</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i>// Now move the instructions to the predecessor, inserting it before any</i></td></tr>
<tr><th id="594">594</th><td><i>  // terminator instructions.</i></td></tr>
<tr><th id="595">595</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Hoisting to &quot; &lt;&lt; printMBBReference(*Preheader) &lt;&lt; &quot; from &quot; &lt;&lt; printMBBReference(*MI-&gt;getParent()) &lt;&lt; &quot;: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Hoisting to "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#108Preheader" title='Preheader' data-ref="108Preheader">Preheader</a>)</td></tr>
<tr><th id="596">596</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" from "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="597">597</th><td>                    <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>);</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// Splice the instruction to the preheader.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="109MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="109MBB">MBB</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="601">601</th><td>  <a class="local col8 ref" href="#108Preheader" title='Preheader' data-ref="108Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col8 ref" href="#108Preheader" title='Preheader' data-ref="108Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <a class="local col9 ref" href="#109MBB" title='MBB' data-ref="109MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// Add register to livein list to all the BBs in the current loop since a</i></td></tr>
<tr><th id="604">604</th><td><i>  // loop invariant must be kept live throughout the whole loop. This is</i></td></tr>
<tr><th id="605">605</th><td><i>  // important to ensure later passes do not scavenge the def register.</i></td></tr>
<tr><th id="606">606</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj" title='(anonymous namespace)::MachineLICMBase::AddToLiveIns' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj">AddToLiveIns</a>(<a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#86" title='NumPostRAHoisted' data-ref="NumPostRAHoisted">NumPostRAHoisted</a>;</td></tr>
<tr><th id="609">609</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::Changed" title='(anonymous namespace)::MachineLICMBase::Changed' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">/// Check if this mbb is guaranteed to execute. If not then a load from this mbb</i></td></tr>
<tr><th id="613">613</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">/// may not be safe to hoist.</i></td></tr>
<tr><th id="614">614</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute' data-type='bool (anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">IsGuaranteedToExecute</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="110BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="110BB">BB</dfn>) {</td></tr>
<tr><th id="615">615</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> != <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateUnknown" title='(anonymous namespace)::MachineLICMBase::SpeculateUnknown' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateUnknown">SpeculateUnknown</a>)</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> == <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateFalse" title='(anonymous namespace)::MachineLICMBase::SpeculateFalse' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateFalse">SpeculateFalse</a>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>if</b> (<a class="local col0 ref" href="#110BB" title='BB' data-ref="110BB">BB</a> != <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()) {</td></tr>
<tr><th id="619">619</th><td>    <i>// Check loop exiting blocks.</i></td></tr>
<tr><th id="620">620</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="111CurrentLoopExitingBlocks" title='CurrentLoopExitingBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="111CurrentLoopExitingBlocks">CurrentLoopExitingBlocks</dfn>;</td></tr>
<tr><th id="621">621</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getExitingBlocksERNS_15SmallVectorImplIPT_EE" title='llvm::LoopBase::getExitingBlocks' data-ref="_ZNK4llvm8LoopBase16getExitingBlocksERNS_15SmallVectorImplIPT_EE">getExitingBlocks</a>(<span class='refarg'><a class="local col1 ref" href="#111CurrentLoopExitingBlocks" title='CurrentLoopExitingBlocks' data-ref="111CurrentLoopExitingBlocks">CurrentLoopExitingBlocks</a></span>);</td></tr>
<tr><th id="622">622</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="112CurrentLoopExitingBlock" title='CurrentLoopExitingBlock' data-type='llvm::MachineBasicBlock *' data-ref="112CurrentLoopExitingBlock">CurrentLoopExitingBlock</dfn> : <a class="local col1 ref" href="#111CurrentLoopExitingBlocks" title='CurrentLoopExitingBlocks' data-ref="111CurrentLoopExitingBlocks">CurrentLoopExitingBlocks</a>)</td></tr>
<tr><th id="623">623</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::DT" title='(anonymous namespace)::MachineLICMBase::DT' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col0 ref" href="#110BB" title='BB' data-ref="110BB">BB</a>, <a class="local col2 ref" href="#112CurrentLoopExitingBlock" title='CurrentLoopExitingBlock' data-ref="112CurrentLoopExitingBlock">CurrentLoopExitingBlock</a>)) {</td></tr>
<tr><th id="624">624</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> = <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateTrue" title='(anonymous namespace)::MachineLICMBase::SpeculateTrue' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateTrue">SpeculateTrue</a>;</td></tr>
<tr><th id="625">625</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="626">626</th><td>      }</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> = <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateFalse" title='(anonymous namespace)::MachineLICMBase::SpeculateFalse' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateFalse">SpeculateFalse</a>;</td></tr>
<tr><th id="630">630</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::EnterScope' data-type='void (anonymous namespace)::MachineLICMBase::EnterScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="113MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="113MBB">MBB</dfn>) {</td></tr>
<tr><th id="634">634</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Entering &quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Entering "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col3 ref" href="#113MBB" title='MBB' data-ref="113MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <i>// Remember livein register pressure.</i></td></tr>
<tr><th id="637">637</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>);</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::ExitScope' data-type='void (anonymous namespace)::MachineLICMBase::ExitScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="114MBB">MBB</dfn>) {</td></tr>
<tr><th id="641">641</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Exiting &quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exiting "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="642">642</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase8pop_backEv" title='llvm::SmallVectorTemplateBase::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBase8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">/// Destroy scope for the MBB that corresponds to the given dominator tree node</i></td></tr>
<tr><th id="646">646</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">/// if its a leaf or all of its children are done. Walk up the dominator tree to</i></td></tr>
<tr><th id="647">647</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">/// destroy ancestors which are now done.</i></td></tr>
<tr><th id="648">648</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761" title='(anonymous namespace)::MachineLICMBase::ExitScopeIfDone' data-type='void (anonymous namespace)::MachineLICMBase::ExitScopeIfDone(MachineDomTreeNode * Node, DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp; OpenChildren, DenseMap&lt;MachineDomTreeNode *, MachineDomTreeNode *&gt; &amp; ParentMap)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">ExitScopeIfDone</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col5 decl" id="115Node" title='Node' data-type='MachineDomTreeNode *' data-ref="115Node">Node</dfn>,</td></tr>
<tr><th id="649">649</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="116OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp;' data-ref="116OpenChildren">OpenChildren</dfn>,</td></tr>
<tr><th id="650">650</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt; &amp;<dfn class="local col7 decl" id="117ParentMap" title='ParentMap' data-type='DenseMap&lt;MachineDomTreeNode *, MachineDomTreeNode *&gt; &amp;' data-ref="117ParentMap">ParentMap</dfn>) {</td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (<a class="local col6 ref" href="#116OpenChildren" title='OpenChildren' data-ref="116OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#115Node" title='Node' data-ref="115Node">Node</a>]</a>)</td></tr>
<tr><th id="652">652</th><td>    <b>return</b>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i>// Pop scope.</i></td></tr>
<tr><th id="655">655</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::ExitScope' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="local col5 ref" href="#115Node" title='Node' data-ref="115Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <i>// Now traverse upwards to pop ancestors whose offsprings are all done.</i></td></tr>
<tr><th id="658">658</th><td>  <b>while</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col8 decl" id="118Parent" title='Parent' data-type='MachineDomTreeNode *' data-ref="118Parent"><a class="local col8 ref" href="#118Parent" title='Parent' data-ref="118Parent">Parent</a></dfn> = <a class="local col7 ref" href="#117ParentMap" title='ParentMap' data-ref="117ParentMap">ParentMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#115Node" title='Node' data-ref="115Node">Node</a>]</a>) {</td></tr>
<tr><th id="659">659</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119Left" title='Left' data-type='unsigned int' data-ref="119Left">Left</dfn> = --<a class="local col6 ref" href="#116OpenChildren" title='OpenChildren' data-ref="116OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#118Parent" title='Parent' data-ref="118Parent">Parent</a>]</a>;</td></tr>
<tr><th id="660">660</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Left" title='Left' data-ref="119Left">Left</a> != <var>0</var>)</td></tr>
<tr><th id="661">661</th><td>      <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::ExitScope' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="local col8 ref" href="#118Parent" title='Parent' data-ref="118Parent">Parent</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="663">663</th><td>    <a class="local col5 ref" href="#115Node" title='Node' data-ref="115Node">Node</a> = <a class="local col8 ref" href="#118Parent" title='Parent' data-ref="118Parent">Parent</a>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>}</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">/// Walk the specified loop in the CFG (defined by all blocks dominated by the</i></td></tr>
<tr><th id="668">668</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">/// specified header block, and that are in the current loop) in depth first</i></td></tr>
<tr><th id="669">669</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">/// order w.r.t the DominatorTree. This allows us to visit definitions before</i></td></tr>
<tr><th id="670">670</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">/// uses, allowing us to hoist a loop body in one pass without iteration.</i></td></tr>
<tr><th id="671">671</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineLICMBase::HoistOutOfLoop' data-type='void (anonymous namespace)::MachineLICMBase::HoistOutOfLoop(MachineDomTreeNode * HeaderN)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase14HoistOutOfLoopEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">HoistOutOfLoop</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col0 decl" id="120HeaderN" title='HeaderN' data-type='MachineDomTreeNode *' data-ref="120HeaderN">HeaderN</dfn>) {</td></tr>
<tr><th id="672">672</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="121Preheader">Preheader</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</a>();</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (!<a class="local col1 ref" href="#121Preheader" title='Preheader' data-ref="121Preheader">Preheader</a>)</td></tr>
<tr><th id="674">674</th><td>    <b>return</b>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="122Scopes" title='Scopes' data-type='SmallVector&lt;MachineDomTreeNode *, 32&gt;' data-ref="122Scopes">Scopes</dfn>;</td></tr>
<tr><th id="677">677</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="123WorkList" title='WorkList' data-type='SmallVector&lt;MachineDomTreeNode *, 8&gt;' data-ref="123WorkList">WorkList</dfn>;</td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col4 decl" id="124ParentMap" title='ParentMap' data-type='DenseMap&lt;MachineDomTreeNode *, MachineDomTreeNode *&gt;' data-ref="124ParentMap">ParentMap</dfn>;</td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="125OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt;' data-ref="125OpenChildren">OpenChildren</dfn>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// Perform a DFS walk to determine the order of visit.</i></td></tr>
<tr><th id="682">682</th><td>  <a class="local col3 ref" href="#123WorkList" title='WorkList' data-ref="123WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#120HeaderN" title='HeaderN' data-ref="120HeaderN">HeaderN</a>);</td></tr>
<tr><th id="683">683</th><td>  <b>while</b> (!<a class="local col3 ref" href="#123WorkList" title='WorkList' data-ref="123WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="684">684</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col6 decl" id="126Node" title='Node' data-type='MachineDomTreeNode *' data-ref="126Node">Node</dfn> = <a class="local col3 ref" href="#123WorkList" title='WorkList' data-ref="123WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="685">685</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node &amp;&amp; &quot;Null dominator tree node?&quot;) ? void (0) : __assert_fail (&quot;Node &amp;&amp; \&quot;Null dominator tree node?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a> &amp;&amp; <q>"Null dominator tree node?"</q>);</td></tr>
<tr><th id="686">686</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="127BB">BB</dfn> = <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <i>// If the header of the loop containing this basic block is a landing pad,</i></td></tr>
<tr><th id="689">689</th><td><i>    // then don't try to hoist instructions out of this loop.</i></td></tr>
<tr><th id="690">690</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col8 decl" id="128ML" title='ML' data-type='const llvm::MachineLoop *' data-ref="128ML">ML</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MLI" title='(anonymous namespace)::MachineLICMBase::MLI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col7 ref" href="#127BB" title='BB' data-ref="127BB">BB</a>);</td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col8 ref" href="#128ML" title='ML' data-ref="128ML">ML</a> &amp;&amp; <a class="local col8 ref" href="#128ML" title='ML' data-ref="128ML">ML</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="692">692</th><td>      <b>continue</b>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    <i>// If this subregion is not in the top level loop at all, exit.</i></td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col7 ref" href="#127BB" title='BB' data-ref="127BB">BB</a>))</td></tr>
<tr><th id="696">696</th><td>      <b>continue</b>;</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <a class="local col2 ref" href="#122Scopes" title='Scopes' data-ref="122Scopes">Scopes</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>);</td></tr>
<tr><th id="699">699</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt; &amp;<dfn class="local col9 decl" id="129Children" title='Children' data-type='const std::vector&lt;MachineDomTreeNode *&gt; &amp;' data-ref="129Children">Children</dfn> = <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>();</td></tr>
<tr><th id="700">700</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="130NumChildren" title='NumChildren' data-type='unsigned int' data-ref="130NumChildren">NumChildren</dfn> = <a class="local col9 ref" href="#129Children" title='Children' data-ref="129Children">Children</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>    <i>// Don't hoist things out of a large switch statement.  This often causes</i></td></tr>
<tr><th id="703">703</th><td><i>    // code to be hoisted that wasn't going to be executed, and increases</i></td></tr>
<tr><th id="704">704</th><td><i>    // register pressure in a situation where it's likely to matter.</i></td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="local col7 ref" href="#127BB" title='BB' data-ref="127BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &gt;= <var>25</var>)</td></tr>
<tr><th id="706">706</th><td>      <a class="local col0 ref" href="#130NumChildren" title='NumChildren' data-ref="130NumChildren">NumChildren</a> = <var>0</var>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    <a class="local col5 ref" href="#125OpenChildren" title='OpenChildren' data-ref="125OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>]</a> = <a class="local col0 ref" href="#130NumChildren" title='NumChildren' data-ref="130NumChildren">NumChildren</a>;</td></tr>
<tr><th id="709">709</th><td>    <i>// Add children in reverse order as then the next popped worklist node is</i></td></tr>
<tr><th id="710">710</th><td><i>    // the first child of this node.  This means we ultimately traverse the</i></td></tr>
<tr><th id="711">711</th><td><i>    // DOM tree in exactly the same order as if we'd recursed.</i></td></tr>
<tr><th id="712">712</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="131i" title='i' data-type='int' data-ref="131i">i</dfn> = (<em>int</em>)<a class="local col0 ref" href="#130NumChildren" title='NumChildren' data-ref="130NumChildren">NumChildren</a>-<var>1</var>; <a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a> &gt;= <var>0</var>; --<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>) {</td></tr>
<tr><th id="713">713</th><td>      <a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col2 decl" id="132Child" title='Child' data-type='MachineDomTreeNode *' data-ref="132Child">Child</dfn> = <a class="local col9 ref" href="#129Children" title='Children' data-ref="129Children">Children</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#131i" title='i' data-ref="131i">i</a>]</a>;</td></tr>
<tr><th id="714">714</th><td>      <a class="local col4 ref" href="#124ParentMap" title='ParentMap' data-ref="124ParentMap">ParentMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#132Child" title='Child' data-ref="132Child">Child</a>]</a> = <a class="local col6 ref" href="#126Node" title='Node' data-ref="126Node">Node</a>;</td></tr>
<tr><th id="715">715</th><td>      <a class="local col3 ref" href="#123WorkList" title='WorkList' data-ref="123WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#132Child" title='Child' data-ref="132Child">Child</a>);</td></tr>
<tr><th id="716">716</th><td>    }</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <b>if</b> (<a class="local col2 ref" href="#122Scopes" title='Scopes' data-ref="122Scopes">Scopes</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="720">720</th><td>    <b>return</b>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i>// Compute registers which are livein into the loop headers.</i></td></tr>
<tr><th id="723">723</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegSeen" title='(anonymous namespace)::MachineLICMBase::RegSeen' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegSeen">RegSeen</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="724">724</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="725">725</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">InitRegPressure</a>(<a class="local col1 ref" href="#121Preheader" title='Preheader' data-ref="121Preheader">Preheader</a>);</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <i>// Now perform LICM.</i></td></tr>
<tr><th id="728">728</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col3 decl" id="133Node" title='Node' data-type='MachineDomTreeNode *' data-ref="133Node">Node</dfn> : <a class="local col2 ref" href="#122Scopes" title='Scopes' data-ref="122Scopes">Scopes</a>) {</td></tr>
<tr><th id="729">729</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="134MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="134MBB">MBB</dfn> = <a class="local col3 ref" href="#133Node" title='Node' data-ref="133Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::EnterScope' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</a>(<a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <i>// Process the block</i></td></tr>
<tr><th id="734">734</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SpeculationState" title='(anonymous namespace)::MachineLICMBase::SpeculationState' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculationState">SpeculationState</a> = <a class="tu enum" href="#(anonymousnamespace)::MachineLICMBase::SpeculateUnknown" title='(anonymous namespace)::MachineLICMBase::SpeculateUnknown' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SpeculateUnknown">SpeculateUnknown</a>;</td></tr>
<tr><th id="735">735</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="736">736</th><td>         <dfn class="local col5 decl" id="135MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="135MII">MII</dfn> = <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="136E" title='E' data-type='MachineBasicBlock::iterator' data-ref="136E">E</dfn> = <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#135MII" title='MII' data-ref="135MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#136E" title='E' data-ref="136E">E</a>; ) {</td></tr>
<tr><th id="737">737</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137NextMII" title='NextMII' data-type='MachineBasicBlock::iterator' data-ref="137NextMII">NextMII</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#135MII" title='MII' data-ref="135MII">MII</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#137NextMII" title='NextMII' data-ref="137NextMII">NextMII</a>;</td></tr>
<tr><th id="738">738</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr *' data-ref="138MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#135MII" title='MII' data-ref="135MII">MII</a>;</td></tr>
<tr><th id="739">739</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::Hoist' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">Hoist</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="local col1 ref" href="#121Preheader" title='Preheader' data-ref="121Preheader">Preheader</a>))</td></tr>
<tr><th id="740">740</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::MachineLICMBase::UpdateRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">UpdateRegPressure</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>);</td></tr>
<tr><th id="741">741</th><td>      <i>// If we have hoisted an instruction that may store, it can only be a</i></td></tr>
<tr><th id="742">742</th><td><i>      // constant store.</i></td></tr>
<tr><th id="743">743</th><td>      <a class="local col5 ref" href="#135MII" title='MII' data-ref="135MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#137NextMII" title='NextMII' data-ref="137NextMII">NextMII</a>;</td></tr>
<tr><th id="744">744</th><td>    }</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>    <i>// If it's a leaf node, it's done. Traverse upwards to pop ancestors.</i></td></tr>
<tr><th id="747">747</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761" title='(anonymous namespace)::MachineLICMBase::ExitScopeIfDone' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_2346761">ExitScopeIfDone</a>(<a class="local col3 ref" href="#133Node" title='Node' data-ref="133Node">Node</a>, <span class='refarg'><a class="local col5 ref" href="#125OpenChildren" title='OpenChildren' data-ref="125OpenChildren">OpenChildren</a></span>, <span class='refarg'><a class="local col4 ref" href="#124ParentMap" title='ParentMap' data-ref="124ParentMap">ParentMap</a></span>);</td></tr>
<tr><th id="748">748</th><td>  }</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">/// Sink instructions into loops if profitable. This especially tries to prevent</i></td></tr>
<tr><th id="752">752</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">/// register spills caused by register pressure if there is little to no</i></td></tr>
<tr><th id="753">753</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">/// overhead moving instructions into loops.</i></td></tr>
<tr><th id="754">754</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv" title='(anonymous namespace)::MachineLICMBase::SinkIntoLoop' data-type='void (anonymous namespace)::MachineLICMBase::SinkIntoLoop()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv">SinkIntoLoop</dfn>() {</td></tr>
<tr><th id="755">755</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="139Preheader">Preheader</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</a>();</td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139Preheader" title='Preheader' data-ref="139Preheader">Preheader</a>)</td></tr>
<tr><th id="757">757</th><td>    <b>return</b>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="140Candidates" title='Candidates' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="140Candidates">Candidates</dfn>;</td></tr>
<tr><th id="760">760</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="141I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="141I">I</dfn> = <a class="local col9 ref" href="#139Preheader" title='Preheader' data-ref="139Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>();</td></tr>
<tr><th id="761">761</th><td>       <a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#139Preheader" title='Preheader' data-ref="139Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>) {</td></tr>
<tr><th id="762">762</th><td>    <i>// We need to ensure that we can safely move this instruction into the loop.</i></td></tr>
<tr><th id="763">763</th><td><i>    // As such, it must not have side-effects, e.g. such as a call has.</i></td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLoopInvariantInst' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">IsLoopInvariantInst</a>(<span class='refarg'><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a></span>) &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::HasLoopPHIUse' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">HasLoopPHIUse</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>))</td></tr>
<tr><th id="765">765</th><td>      <a class="local col0 ref" href="#140Candidates" title='Candidates' data-ref="140Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>);</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="142I" title='I' data-type='llvm::MachineInstr *' data-ref="142I">I</dfn> : <a class="local col0 ref" href="#140Candidates" title='Candidates' data-ref="140Candidates">Candidates</a>) {</td></tr>
<tr><th id="769">769</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="143MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="143MO">MO</dfn> = <a class="local col2 ref" href="#142I" title='I' data-ref="142I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="770">770</th><td>    <b>if</b> (!<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="771">771</th><td>      <b>continue</b>;</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="773">773</th><td>      <b>continue</b>;</td></tr>
<tr><th id="774">774</th><td>    <em>bool</em> <dfn class="local col4 decl" id="144CanSink" title='CanSink' data-type='bool' data-ref="144CanSink">CanSink</dfn> = <b>true</b>;</td></tr>
<tr><th id="775">775</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="145B">B</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="776">776</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="146MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="777">777</th><td>      <i>// FIXME: Come up with a proper cost model that estimates whether sinking</i></td></tr>
<tr><th id="778">778</th><td><i>      // the instruction (and thus possibly executing it on every loop</i></td></tr>
<tr><th id="779">779</th><td><i>      // iteration) is more expensive than a register.</i></td></tr>
<tr><th id="780">780</th><td><i>      // For now assumes that copies are cheap and thus almost always worth it.</i></td></tr>
<tr><th id="781">781</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="782">782</th><td>        <a class="local col4 ref" href="#144CanSink" title='CanSink' data-ref="144CanSink">CanSink</a> = <b>false</b>;</td></tr>
<tr><th id="783">783</th><td>        <b>break</b>;</td></tr>
<tr><th id="784">784</th><td>      }</td></tr>
<tr><th id="785">785</th><td>      <b>if</b> (!<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>) {</td></tr>
<tr><th id="786">786</th><td>        <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a> = <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="787">787</th><td>        <b>continue</b>;</td></tr>
<tr><th id="788">788</th><td>      }</td></tr>
<tr><th id="789">789</th><td>      <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::DT" title='(anonymous namespace)::MachineLICMBase::DT' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>, <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="790">790</th><td>      <b>if</b> (!<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>) {</td></tr>
<tr><th id="791">791</th><td>        <a class="local col4 ref" href="#144CanSink" title='CanSink' data-ref="144CanSink">CanSink</a> = <b>false</b>;</td></tr>
<tr><th id="792">792</th><td>        <b>break</b>;</td></tr>
<tr><th id="793">793</th><td>      }</td></tr>
<tr><th id="794">794</th><td>    }</td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (!<a class="local col4 ref" href="#144CanSink" title='CanSink' data-ref="144CanSink">CanSink</a> || !<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a> || <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a> == <a class="local col9 ref" href="#139Preheader" title='Preheader' data-ref="139Preheader">Preheader</a>)</td></tr>
<tr><th id="796">796</th><td>      <b>continue</b>;</td></tr>
<tr><th id="797">797</th><td>    <a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col5 ref" href="#145B" title='B' data-ref="145B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="local col9 ref" href="#139Preheader" title='Preheader' data-ref="139Preheader">Preheader</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#142I" title='I' data-ref="142I">I</a>);</td></tr>
<tr><th id="798">798</th><td>  }</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isOperandKillRKN4llvm14MachineOperandEPNS_19MachineRegisterInfoE" title='isOperandKill' data-type='bool isOperandKill(const llvm::MachineOperand &amp; MO, llvm::MachineRegisterInfo * MRI)' data-ref="_ZL13isOperandKillRKN4llvm14MachineOperandEPNS_19MachineRegisterInfoE">isOperandKill</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="147MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="147MO">MO</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="148MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="148MRI">MRI</dfn>) {</td></tr>
<tr><th id="802">802</th><td>  <b>return</b> <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || <a class="local col8 ref" href="#148MRI" title='MRI' data-ref="148MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">/// Find all virtual register references that are liveout of the preheader to</i></td></tr>
<tr><th id="806">806</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">/// initialize the starting "register pressure". Note this does not count live</i></td></tr>
<tr><th id="807">807</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">/// through (livein but not used) registers.</i></td></tr>
<tr><th id="808">808</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::InitRegPressure(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">InitRegPressure</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="149BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="149BB">BB</dfn>) {</td></tr>
<tr><th id="809">809</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <i>// If the preheader has only a single predecessor and it ends with a</i></td></tr>
<tr><th id="812">812</th><td><i>  // fallthrough or an unconditional branch, then scan its predecessor for live</i></td></tr>
<tr><th id="813">813</th><td><i>  // defs as well. This happens whenever the preheader is created by splitting</i></td></tr>
<tr><th id="814">814</th><td><i>  // the critical edge from the loop predecessor to the loop header.</i></td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (<a class="local col9 ref" href="#149BB" title='BB' data-ref="149BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>) {</td></tr>
<tr><th id="816">816</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="150TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="150TBB">TBB</dfn> = <b>nullptr</b>, *<dfn class="local col1 decl" id="151FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="151FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="152Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="152Cond">Cond</dfn>;</td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col9 ref" href="#149BB" title='BB' data-ref="149BB">BB</a></span>, <span class='refarg'><a class="local col0 ref" href="#150TBB" title='TBB' data-ref="150TBB">TBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#151FBB" title='FBB' data-ref="151FBB">FBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#152Cond" title='Cond' data-ref="152Cond">Cond</a></span>, <b>false</b>) &amp;&amp; <a class="local col2 ref" href="#152Cond" title='Cond' data-ref="152Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="819">819</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15InitRegPressureEPN4llvm17MachineBasicBlockE">InitRegPressure</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#149BB" title='BB' data-ref="149BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>());</td></tr>
<tr><th id="820">820</th><td>  }</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="153MI">MI</dfn> : *<a class="local col9 ref" href="#149BB" title='BB' data-ref="149BB">BB</a>)</td></tr>
<tr><th id="823">823</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::MachineLICMBase::UpdateRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">UpdateRegPressure</a>(&amp;<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>, <i>/*ConsiderUnseenAsDef=*/</i><b>true</b>);</td></tr>
<tr><th id="824">824</th><td>}</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">/// Update estimate of register pressure after the specified instruction.</i></td></tr>
<tr><th id="827">827</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::MachineLICMBase::UpdateRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::UpdateRegPressure(const llvm::MachineInstr * MI, bool ConsiderUnseenAsDef = false)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">UpdateRegPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="154MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="154MI">MI</dfn>,</td></tr>
<tr><th id="828">828</th><td>                                        <em>bool</em> <dfn class="local col5 decl" id="155ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-type='bool' data-ref="155ConsiderUnseenAsDef">ConsiderUnseenAsDef</dfn>) {</td></tr>
<tr><th id="829">829</th><td>  <em>auto</em> <dfn class="local col6 decl" id="156Cost" title='Cost' data-type='llvm::DenseMap&lt;unsigned int, int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &gt;' data-ref="156Cost">Cost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb" title='(anonymous namespace)::MachineLICMBase::calcRegisterCost' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">calcRegisterCost</a>(<a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI">MI</a>, <i>/*ConsiderSeen=*/</i><b>true</b>, <a class="local col5 ref" href="#155ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-ref="155ConsiderUnseenAsDef">ConsiderUnseenAsDef</a>);</td></tr>
<tr><th id="830">830</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="157RPIdAndCost" title='RPIdAndCost' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &amp;' data-ref="157RPIdAndCost">RPIdAndCost</dfn> : <a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>) {</td></tr>
<tr><th id="831">831</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="158Class" title='Class' data-type='unsigned int' data-ref="158Class">Class</dfn> = <a class="local col7 ref" href="#157RPIdAndCost" title='RPIdAndCost' data-ref="157RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="832">832</th><td>    <b>if</b> (<b>static_cast</b>&lt;<em>int</em>&gt;(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#158Class" title='Class' data-ref="158Class">Class</a>]</a>) &lt; -<a class="local col7 ref" href="#157RPIdAndCost" title='RPIdAndCost' data-ref="157RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="833">833</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#158Class" title='Class' data-ref="158Class">Class</a>]</a> = <var>0</var>;</td></tr>
<tr><th id="834">834</th><td>    <b>else</b></td></tr>
<tr><th id="835">835</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegPressure" title='(anonymous namespace)::MachineLICMBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegPressure">RegPressure</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#158Class" title='Class' data-ref="158Class">Class</a>]</a> += <a class="local col7 ref" href="#157RPIdAndCost" title='RPIdAndCost' data-ref="157RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="836">836</th><td>  }</td></tr>
<tr><th id="837">837</th><td>}</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">/// Calculate the additional register pressure that the registers used in MI</i></td></tr>
<tr><th id="840">840</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">/// cause.</i></td></tr>
<tr><th id="841">841</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">///</i></td></tr>
<tr><th id="842">842</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">/// If 'ConsiderSeen' is true, updates 'RegSeen' and uses the information to</i></td></tr>
<tr><th id="843">843</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">/// figure out which usages are live-ins.</i></td></tr>
<tr><th id="844">844</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">/// FIXME: Figure out a way to consider 'RegSeen' from all code paths.</i></td></tr>
<tr><th id="845">845</th><td><a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt;</td></tr>
<tr><th id="846">846</th><td><a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb" title='(anonymous namespace)::MachineLICMBase::calcRegisterCost' data-type='DenseMap&lt;unsigned int, int&gt; (anonymous namespace)::MachineLICMBase::calcRegisterCost(const llvm::MachineInstr * MI, bool ConsiderSeen, bool ConsiderUnseenAsDef)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">calcRegisterCost</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="159MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="159MI">MI</dfn>, <em>bool</em> <dfn class="local col0 decl" id="160ConsiderSeen" title='ConsiderSeen' data-type='bool' data-ref="160ConsiderSeen">ConsiderSeen</dfn>,</td></tr>
<tr><th id="847">847</th><td>                                  <em>bool</em> <dfn class="local col1 decl" id="161ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-type='bool' data-ref="161ConsiderUnseenAsDef">ConsiderUnseenAsDef</dfn>) {</td></tr>
<tr><th id="848">848</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="162Cost" title='Cost' data-type='DenseMap&lt;unsigned int, int&gt;' data-ref="162Cost">Cost</dfn>;</td></tr>
<tr><th id="849">849</th><td>  <b>if</b> (<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="850">850</th><td>    <b>return</b> <a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a>;</td></tr>
<tr><th id="851">851</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="163i" title='i' data-type='unsigned int' data-ref="163i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="164e" title='e' data-type='unsigned int' data-ref="164e">e</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a> != <a class="local col4 ref" href="#164e" title='e' data-ref="164e">e</a>; ++<a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a>) {</td></tr>
<tr><th id="852">852</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="165MO">MO</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#163i" title='i' data-ref="163i">i</a>);</td></tr>
<tr><th id="853">853</th><td>    <b>if</b> (!<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="854">854</th><td>      <b>continue</b>;</td></tr>
<tr><th id="855">855</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="166Reg" title='Reg' data-type='unsigned int' data-ref="166Reg">Reg</dfn> = <a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="856">856</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg">Reg</a>))</td></tr>
<tr><th id="857">857</th><td>      <b>continue</b>;</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>    <i>// FIXME: It seems bad to use RegSeen only for some of these calculations.</i></td></tr>
<tr><th id="860">860</th><td>    <em>bool</em> <dfn class="local col7 decl" id="167isNew" title='isNew' data-type='bool' data-ref="167isNew">isNew</dfn> = <a class="local col0 ref" href="#160ConsiderSeen" title='ConsiderSeen' data-ref="160ConsiderSeen">ConsiderSeen</a> ? <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegSeen" title='(anonymous namespace)::MachineLICMBase::RegSeen' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegSeen">RegSeen</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg">Reg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a> : <b>false</b>;</td></tr>
<tr><th id="861">861</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="168RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="168RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg">Reg</a>);</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>    <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight" title='llvm::RegClassWeight' data-ref="llvm::RegClassWeight">RegClassWeight</a> <dfn class="local col9 decl" id="169W" title='W' data-type='llvm::RegClassWeight' data-ref="169W">W</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#208" title='llvm::RegClassWeight::RegClassWeight' data-ref="_ZN4llvm14RegClassWeightC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col8 ref" href="#168RC" title='RC' data-ref="168RC">RC</a>);</td></tr>
<tr><th id="864">864</th><td>    <em>int</em> <dfn class="local col0 decl" id="170RCCost" title='RCCost' data-type='int' data-ref="170RCCost">RCCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="865">865</th><td>    <b>if</b> (<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="866">866</th><td>      <a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a> = <a class="local col9 ref" href="#169W" title='W' data-ref="169W">W</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>;</td></tr>
<tr><th id="867">867</th><td>    <b>else</b> {</td></tr>
<tr><th id="868">868</th><td>      <em>bool</em> <dfn class="local col1 decl" id="171isKill" title='isKill' data-type='bool' data-ref="171isKill">isKill</dfn> = <a class="tu ref" href="#_ZL13isOperandKillRKN4llvm14MachineOperandEPNS_19MachineRegisterInfoE" title='isOperandKill' data-use='c' data-ref="_ZL13isOperandKillRKN4llvm14MachineOperandEPNS_19MachineRegisterInfoE">isOperandKill</a>(<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>);</td></tr>
<tr><th id="869">869</th><td>      <b>if</b> (<a class="local col7 ref" href="#167isNew" title='isNew' data-ref="167isNew">isNew</a> &amp;&amp; !<a class="local col1 ref" href="#171isKill" title='isKill' data-ref="171isKill">isKill</a> &amp;&amp; <a class="local col1 ref" href="#161ConsiderUnseenAsDef" title='ConsiderUnseenAsDef' data-ref="161ConsiderUnseenAsDef">ConsiderUnseenAsDef</a>)</td></tr>
<tr><th id="870">870</th><td>        <i>// Haven't seen this, it must be a livein.</i></td></tr>
<tr><th id="871">871</th><td>        <a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a> = <a class="local col9 ref" href="#169W" title='W' data-ref="169W">W</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>;</td></tr>
<tr><th id="872">872</th><td>      <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#167isNew" title='isNew' data-ref="167isNew">isNew</a> &amp;&amp; <a class="local col1 ref" href="#171isKill" title='isKill' data-ref="171isKill">isKill</a>)</td></tr>
<tr><th id="873">873</th><td>        <a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a> = -<a class="local col9 ref" href="#169W" title='W' data-ref="169W">W</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>;</td></tr>
<tr><th id="874">874</th><td>    }</td></tr>
<tr><th id="875">875</th><td>    <b>if</b> (<a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a> == <var>0</var>)</td></tr>
<tr><th id="876">876</th><td>      <b>continue</b>;</td></tr>
<tr><th id="877">877</th><td>    <em>const</em> <em>int</em> *<dfn class="local col2 decl" id="172PS" title='PS' data-type='const int *' data-ref="172PS">PS</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</a>(<a class="local col8 ref" href="#168RC" title='RC' data-ref="168RC">RC</a>);</td></tr>
<tr><th id="878">878</th><td>    <b>for</b> (; *<a class="local col2 ref" href="#172PS" title='PS' data-ref="172PS">PS</a> != -<var>1</var>; ++<a class="local col2 ref" href="#172PS" title='PS' data-ref="172PS">PS</a>) {</td></tr>
<tr><th id="879">879</th><td>      <b>if</b> (<a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(*<a class="local col2 ref" href="#172PS" title='PS' data-ref="172PS">PS</a>) <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="880">880</th><td>        <a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[*<a class="local col2 ref" href="#172PS" title='PS' data-ref="172PS">PS</a>]</a> = <a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a>;</td></tr>
<tr><th id="881">881</th><td>      <b>else</b></td></tr>
<tr><th id="882">882</th><td>        <a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[*<a class="local col2 ref" href="#172PS" title='PS' data-ref="172PS">PS</a>]</a> += <a class="local col0 ref" href="#170RCCost" title='RCCost' data-ref="170RCCost">RCCost</a>;</td></tr>
<tr><th id="883">883</th><td>    }</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td>  <b>return</b> <a class="local col2 ref" href="#162Cost" title='Cost' data-ref="162Cost">Cost</a>;</td></tr>
<tr><th id="886">886</th><td>}</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><i class="doc" data-doc="_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE">/// Return true if this machine instruction loads from global offset table or</i></td></tr>
<tr><th id="889">889</th><td><i class="doc" data-doc="_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE">/// constant pool. The capability table is included as a GOT-like entity.</i></td></tr>
<tr><th id="890">890</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE" title='mayLoadFromGOTOrConstantPool' data-type='bool mayLoadFromGOTOrConstantPool(llvm::MachineInstr &amp; MI)' data-ref="_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE">mayLoadFromGOTOrConstantPool</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="173MI">MI</dfn>) {</td></tr>
<tr><th id="891">891</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.mayLoad() &amp;&amp; &quot;Expected MI that loads!&quot;) ? void (0) : __assert_fail (&quot;MI.mayLoad() &amp;&amp; \&quot;Expected MI that loads!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 891, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <q>"Expected MI that loads!"</q>);</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <i>// If we lost memory operands, conservatively assume that the instruction</i></td></tr>
<tr><th id="894">894</th><td><i>  // reads from everything..</i></td></tr>
<tr><th id="895">895</th><td>  <b>if</b> (<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="896">896</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="174MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="174MemOp">MemOp</dfn> : <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="899">899</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col5 decl" id="175PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="175PSV"><a class="local col5 ref" href="#175PSV" title='PSV' data-ref="175PSV">PSV</a></dfn> = <a class="local col4 ref" href="#174MemOp" title='MemOp' data-ref="174MemOp">MemOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="900">900</th><td>      <b>if</b> (<a class="local col5 ref" href="#175PSV" title='PSV' data-ref="175PSV">PSV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue5isGOTEv" title='llvm::PseudoSourceValue::isGOT' data-ref="_ZNK4llvm17PseudoSourceValue5isGOTEv">isGOT</a>() || <a class="local col5 ref" href="#175PSV" title='PSV' data-ref="175PSV">PSV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue10isCapTableEv" title='llvm::PseudoSourceValue::isCapTable' data-ref="_ZNK4llvm17PseudoSourceValue10isCapTableEv">isCapTable</a>() || <a class="local col5 ref" href="#175PSV" title='PSV' data-ref="175PSV">PSV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue14isConstantPoolEv" title='llvm::PseudoSourceValue::isConstantPool' data-ref="_ZNK4llvm17PseudoSourceValue14isConstantPoolEv">isConstantPool</a>())</td></tr>
<tr><th id="901">901</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="904">904</th><td>}</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// This function iterates through all the operands of the input store MI and</i></td></tr>
<tr><th id="907">907</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// checks that each register operand statisfies isCallerPreservedPhysReg.</i></td></tr>
<tr><th id="908">908</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// This means, the value being stored and the address where it is being stored</i></td></tr>
<tr><th id="909">909</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// is constant throughout the body of the function (not including prologue and</i></td></tr>
<tr><th id="910">910</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// epilogue). When called with an MI that isn't a store, it returns false.</i></td></tr>
<tr><th id="911">911</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// A future improvement can be to check if the store registers are constant</i></td></tr>
<tr><th id="912">912</th><td><i  data-doc="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">// throughout the loop rather than throughout the funtion.</i></td></tr>
<tr><th id="913">913</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE" title='isInvariantStore' data-type='bool isInvariantStore(const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterInfo * TRI, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">isInvariantStore</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>,</td></tr>
<tr><th id="914">914</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="177TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="177TRI">TRI</dfn>,</td></tr>
<tr><th id="915">915</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="178MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="178MRI">MRI</dfn>) {</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179FoundCallerPresReg" title='FoundCallerPresReg' data-type='bool' data-ref="179FoundCallerPresReg">FoundCallerPresReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (!<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="919">919</th><td>      (<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>0</var>))</td></tr>
<tr><th id="920">920</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>  <i>// Check that all register operands are caller-preserved physical registers.</i></td></tr>
<tr><th id="923">923</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="180MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="180MO">MO</dfn> : <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="local col0 ref" href="#180MO" title='MO' data-ref="180MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="925">925</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="181Reg" title='Reg' data-type='unsigned int' data-ref="181Reg">Reg</dfn> = <a class="local col0 ref" href="#180MO" title='MO' data-ref="180MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="926">926</th><td>      <i>// If operand is a virtual register, check if it comes from a copy of a</i></td></tr>
<tr><th id="927">927</th><td><i>      // physical register.</i></td></tr>
<tr><th id="928">928</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>))</td></tr>
<tr><th id="929">929</th><td>        <a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a> = <a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col0 ref" href="#180MO" title='MO' data-ref="180MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#178MRI" title='MRI' data-ref="178MRI">MRI</a>);</td></tr>
<tr><th id="930">930</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>))</td></tr>
<tr><th id="931">931</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="932">932</th><td>      <b>if</b> (!<a class="local col7 ref" href="#177TRI" title='TRI' data-ref="177TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>, *<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()))</td></tr>
<tr><th id="933">933</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="934">934</th><td>      <b>else</b></td></tr>
<tr><th id="935">935</th><td>        <a class="local col9 ref" href="#179FoundCallerPresReg" title='FoundCallerPresReg' data-ref="179FoundCallerPresReg">FoundCallerPresReg</a> = <b>true</b>;</td></tr>
<tr><th id="936">936</th><td>    } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#180MO" title='MO' data-ref="180MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="937">937</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="938">938</th><td>    }</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td>  <b>return</b> <a class="local col9 ref" href="#179FoundCallerPresReg" title='FoundCallerPresReg' data-ref="179FoundCallerPresReg">FoundCallerPresReg</a>;</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><i  data-doc="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">// Return true if the input MI is a copy instruction that feeds an invariant</i></td></tr>
<tr><th id="944">944</th><td><i  data-doc="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">// store instruction. This means that the src of the copy has to satisfy</i></td></tr>
<tr><th id="945">945</th><td><i  data-doc="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">// isCallerPreservedPhysReg and atleast one of it's users should satisfy</i></td></tr>
<tr><th id="946">946</th><td><i  data-doc="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">// isInvariantStore.</i></td></tr>
<tr><th id="947">947</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE" title='isCopyFeedingInvariantStore' data-type='bool isCopyFeedingInvariantStore(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo * MRI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">isCopyFeedingInvariantStore</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="182MI">MI</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="183MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="183MRI">MRI</dfn>,</td></tr>
<tr><th id="949">949</th><td>                                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="184TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="184TRI">TRI</dfn>) {</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <i>// FIXME: If targets would like to look through instructions that aren't</i></td></tr>
<tr><th id="952">952</th><td><i>  // pure copies, this can be updated to a query.</i></td></tr>
<tr><th id="953">953</th><td>  <b>if</b> (!<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="954">954</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="185MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="185MF">MF</dfn> = <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="957">957</th><td>  <i>// Check that we are copying a constant physical register.</i></td></tr>
<tr><th id="958">958</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="186CopySrcReg" title='CopySrcReg' data-type='unsigned int' data-ref="186CopySrcReg">CopySrcReg</dfn> = <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="959">959</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#186CopySrcReg" title='CopySrcReg' data-ref="186CopySrcReg">CopySrcReg</a>))</td></tr>
<tr><th id="960">960</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <b>if</b> (!<a class="local col4 ref" href="#184TRI" title='TRI' data-ref="184TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</a>(<a class="local col6 ref" href="#186CopySrcReg" title='CopySrcReg' data-ref="186CopySrcReg">CopySrcReg</a>, *<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>))</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187CopyDstReg" title='CopyDstReg' data-type='unsigned int' data-ref="187CopyDstReg">CopyDstReg</dfn> = <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="966">966</th><td>  <i>// Check if any of the uses of the copy are invariant stores.</i></td></tr>
<tr><th id="967">967</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(CopyDstReg) &amp;&amp; &quot;copy dst is not a virtual reg&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(CopyDstReg) &amp;&amp; \&quot;copy dst is not a virtual reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 968, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#187CopyDstReg" title='CopyDstReg' data-ref="187CopyDstReg">CopyDstReg</a>) &amp;&amp;</td></tr>
<tr><th id="968">968</th><td>          <q>"copy dst is not a virtual reg"</q>);</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="188UseMI">UseMI</dfn> : <a class="local col3 ref" href="#183MRI" title='MRI' data-ref="183MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col7 ref" href="#187CopyDstReg" title='CopyDstReg' data-ref="187CopyDstReg">CopyDstReg</a>)) {</td></tr>
<tr><th id="971">971</th><td>    <b>if</b> (<a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="tu ref" href="#_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE" title='isInvariantStore' data-use='c' data-ref="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">isInvariantStore</a>(<a class="local col8 ref" href="#188UseMI" title='UseMI' data-ref="188UseMI">UseMI</a>, <a class="local col4 ref" href="#184TRI" title='TRI' data-ref="184TRI">TRI</a>, <a class="local col3 ref" href="#183MRI" title='MRI' data-ref="183MRI">MRI</a>))</td></tr>
<tr><th id="972">972</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">/// Returns true if the instruction may be a suitable candidate for LICM.</i></td></tr>
<tr><th id="978">978</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">/// e.g. If the instruction is a call, then it's obviously not safe to hoist it.</i></td></tr>
<tr><th id="979">979</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLICMCandidate' data-type='bool (anonymous namespace)::MachineLICMBase::IsLICMCandidate(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">IsLICMCandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="189I">I</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <i>// Check if it's safe to move the instruction.</i></td></tr>
<tr><th id="981">981</th><td>  <em>bool</em> <dfn class="local col0 decl" id="190DontMoveAcrossStore" title='DontMoveAcrossStore' data-type='bool' data-ref="190DontMoveAcrossStore">DontMoveAcrossStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="982">982</th><td>  <b>if</b> ((!<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a>, <span class='refarg'><a class="local col0 ref" href="#190DontMoveAcrossStore" title='DontMoveAcrossStore' data-ref="190DontMoveAcrossStore">DontMoveAcrossStore</a></span>)) &amp;&amp;</td></tr>
<tr><th id="983">983</th><td>      !(<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HoistConstStores" title='HoistConstStores' data-use='m' data-ref="HoistConstStores">HoistConstStores</a> &amp;&amp; <a class="tu ref" href="#_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE" title='isInvariantStore' data-use='c' data-ref="_ZL16isInvariantStoreRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoEPKNS_19MachineRegisterInfoE">isInvariantStore</a>(<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>))) {</td></tr>
<tr><th id="984">984</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="985">985</th><td>  }</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <i>// If it is load then check if it is guaranteed to execute by making sure that</i></td></tr>
<tr><th id="988">988</th><td><i>  // it dominates all exiting blocks. If it doesn't, then there is a path out of</i></td></tr>
<tr><th id="989">989</th><td><i>  // the loop which does not execute this load, so we can't hoist it. Loads</i></td></tr>
<tr><th id="990">990</th><td><i>  // from constant memory are not safe to speculate all the time, for example</i></td></tr>
<tr><th id="991">991</th><td><i>  // indexed load from a jump table.</i></td></tr>
<tr><th id="992">992</th><td><i>  // Stores and side effects are already checked by isSafeToMove.</i></td></tr>
<tr><th id="993">993</th><td>  <b>if</b> (<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="tu ref" href="#_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE" title='mayLoadFromGOTOrConstantPool' data-use='c' data-ref="_ZL28mayLoadFromGOTOrConstantPoolRN4llvm12MachineInstrE">mayLoadFromGOTOrConstantPool</a>(<span class='refarg'><a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a></span>) &amp;&amp;</td></tr>
<tr><th id="994">994</th><td>      !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">IsGuaranteedToExecute</a>(<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="995">995</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="998">998</th><td>}</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">/// Returns true if the instruction is loop invariant.</i></td></tr>
<tr><th id="1001">1001</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">/// I.e., all virtual register operands are defined outside of the loop,</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">/// physical registers aren't accessed explicitly, and there are no side</i></td></tr>
<tr><th id="1003">1003</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">/// effects that aren't captured by the operands or other flags.</i></td></tr>
<tr><th id="1004">1004</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLoopInvariantInst' data-type='bool (anonymous namespace)::MachineLICMBase::IsLoopInvariantInst(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">IsLoopInvariantInst</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="191I">I</dfn>) {</td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLICMCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15IsLICMCandidateERN4llvm12MachineInstrE">IsLICMCandidate</a>(<span class='refarg'><a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a></span>))</td></tr>
<tr><th id="1006">1006</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <i>// The instruction is loop invariant if all of its operands are.</i></td></tr>
<tr><th id="1009">1009</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="192MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="192MO">MO</dfn> : <a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1010">1010</th><td>    <b>if</b> (!<a class="local col2 ref" href="#192MO" title='MO' data-ref="192MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1011">1011</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="193Reg" title='Reg' data-type='unsigned int' data-ref="193Reg">Reg</dfn> = <a class="local col2 ref" href="#192MO" title='MO' data-ref="192MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1014">1014</th><td>    <b>if</b> (<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a> == <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <i>// Don't hoist an instruction that uses or defines a physical register.</i></td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>)) {</td></tr>
<tr><th id="1018">1018</th><td>      <b>if</b> (<a class="local col2 ref" href="#192MO" title='MO' data-ref="192MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1019">1019</th><td>        <i>// If the physreg has no defs anywhere, it's just an ambient register</i></td></tr>
<tr><th id="1020">1020</th><td><i>        // and we can freely move its uses. Alternatively, if it's allocatable,</i></td></tr>
<tr><th id="1021">1021</th><td><i>        // it could get allocated to something with a def during allocation.</i></td></tr>
<tr><th id="1022">1022</th><td><i>        // However, if the physreg is known to always be caller saved/restored</i></td></tr>
<tr><th id="1023">1023</th><td><i>        // then this use is safe to hoist.</i></td></tr>
<tr><th id="1024">1024</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1025">1025</th><td>            !(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>, *<a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>())))</td></tr>
<tr><th id="1026">1026</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td>        <i>// Otherwise it's safe to move.</i></td></tr>
<tr><th id="1028">1028</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1029">1029</th><td>      } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#192MO" title='MO' data-ref="192MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1030">1030</th><td>        <i>// A def that isn't dead. We can't move it.</i></td></tr>
<tr><th id="1031">1031</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1032">1032</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>)) {</td></tr>
<tr><th id="1033">1033</th><td>        <i>// If the reg is live into the loop, we can't hoist an instruction</i></td></tr>
<tr><th id="1034">1034</th><td><i>        // which would clobber it.</i></td></tr>
<tr><th id="1035">1035</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1036">1036</th><td>      }</td></tr>
<tr><th id="1037">1037</th><td>    }</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <b>if</b> (!<a class="local col2 ref" href="#192MO" title='MO' data-ref="192MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1040">1040</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;getVRegDef(Reg) &amp;&amp; &quot;Machine instr not mapped for this vreg?!&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;getVRegDef(Reg) &amp;&amp; \&quot;Machine instr not mapped for this vreg?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 1043, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1043">1043</th><td>           <q>"Machine instr not mapped for this vreg?!"</q>);</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <i>// If the loop contains the definition of an operand, then the instruction</i></td></tr>
<tr><th id="1046">1046</th><td><i>    // isn't loop invariant.</i></td></tr>
<tr><th id="1047">1047</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#193Reg" title='Reg' data-ref="193Reg">Reg</a>)))</td></tr>
<tr><th id="1048">1048</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <i>// If we got this far, the instruction is loop invariant!</i></td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">/// Return true if the specified instruction is used by a phi node and hoisting</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">/// it could cause a copy to be inserted.</i></td></tr>
<tr><th id="1057">1057</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::HasLoopPHIUse' data-type='bool (anonymous namespace)::MachineLICMBase::HasLoopPHIUse(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">HasLoopPHIUse</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="194MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="194MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1058">1058</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="local col5 decl" id="195Work" title='Work' data-type='SmallVector&lt;const llvm::MachineInstr *, 8&gt;' data-ref="195Work">Work</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><var>1</var>, <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>);</td></tr>
<tr><th id="1059">1059</th><td>  <b>do</b> {</td></tr>
<tr><th id="1060">1060</th><td>    <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a> = <a class="local col5 ref" href="#195Work" title='Work' data-ref="195Work">Work</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1061">1061</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="196MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="196MO">MO</dfn> : <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1062">1062</th><td>      <b>if</b> (!<a class="local col6 ref" href="#196MO" title='MO' data-ref="196MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#196MO" title='MO' data-ref="196MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1063">1063</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="197Reg" title='Reg' data-type='unsigned int' data-ref="197Reg">Reg</dfn> = <a class="local col6 ref" href="#196MO" title='MO' data-ref="196MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1065">1065</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#197Reg" title='Reg' data-ref="197Reg">Reg</a>))</td></tr>
<tr><th id="1066">1066</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1067">1067</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="198UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col7 ref" href="#197Reg" title='Reg' data-ref="197Reg">Reg</a>)) {</td></tr>
<tr><th id="1068">1068</th><td>        <i>// A PHI may cause a copy to be inserted.</i></td></tr>
<tr><th id="1069">1069</th><td>        <b>if</b> (<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="1070">1070</th><td>          <i>// A PHI inside the loop causes a copy because the live range of Reg is</i></td></tr>
<tr><th id="1071">1071</th><td><i>          // extended across the PHI.</i></td></tr>
<tr><th id="1072">1072</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(&amp;<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>))</td></tr>
<tr><th id="1073">1073</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1074">1074</th><td>          <i>// A PHI in an exit block can cause a copy to be inserted if the PHI</i></td></tr>
<tr><th id="1075">1075</th><td><i>          // has multiple predecessors in the loop with different values.</i></td></tr>
<tr><th id="1076">1076</th><td><i>          // For now, approximate by rejecting all exit blocks.</i></td></tr>
<tr><th id="1077">1077</th><td>          <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineLICMBase11isExitBlockEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::isExitBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase11isExitBlockEPKN4llvm17MachineBasicBlockE">isExitBlock</a>(<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1078">1078</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1080">1080</th><td>        }</td></tr>
<tr><th id="1081">1081</th><td>        <i>// Look past copies as well.</i></td></tr>
<tr><th id="1082">1082</th><td>        <b>if</b> (<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(&amp;<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>))</td></tr>
<tr><th id="1083">1083</th><td>          <a class="local col5 ref" href="#195Work" title='Work' data-ref="195Work">Work</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col8 ref" href="#198UseMI" title='UseMI' data-ref="198UseMI">UseMI</a>);</td></tr>
<tr><th id="1084">1084</th><td>      }</td></tr>
<tr><th id="1085">1085</th><td>    }</td></tr>
<tr><th id="1086">1086</th><td>  } <b>while</b> (!<a class="local col5 ref" href="#195Work" title='Work' data-ref="195Work">Work</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="1087">1087</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1088">1088</th><td>}</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj">/// Compute operand latency between a def of 'Reg' and an use in the current</i></td></tr>
<tr><th id="1091">1091</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj">/// loop, return true if the target considered it high.</i></td></tr>
<tr><th id="1092">1092</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj" title='(anonymous namespace)::MachineLICMBase::HasHighOperandLatency' data-type='bool (anonymous namespace)::MachineLICMBase::HasHighOperandLatency(llvm::MachineInstr &amp; MI, unsigned int DefIdx, unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj">HasHighOperandLatency</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="199MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="199MI">MI</dfn>,</td></tr>
<tr><th id="1093">1093</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="200DefIdx" title='DefIdx' data-type='unsigned int' data-ref="200DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1094">1094</th><td>                                            <em>unsigned</em> <dfn class="local col1 decl" id="201Reg" title='Reg' data-type='unsigned int' data-ref="201Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col1 ref" href="#201Reg" title='Reg' data-ref="201Reg">Reg</a>))</td></tr>
<tr><th id="1096">1096</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="202UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col1 ref" href="#201Reg" title='Reg' data-ref="201Reg">Reg</a>)) {</td></tr>
<tr><th id="1099">1099</th><td>    <b>if</b> (<a class="local col2 ref" href="#202UseMI" title='UseMI' data-ref="202UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="1100">1100</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1101">1101</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col2 ref" href="#202UseMI" title='UseMI' data-ref="202UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1102">1102</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1103">1103</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="203i" title='i' data-type='unsigned int' data-ref="203i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="204e" title='e' data-type='unsigned int' data-ref="204e">e</dfn> = <a class="local col2 ref" href="#202UseMI" title='UseMI' data-ref="202UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a> != <a class="local col4 ref" href="#204e" title='e' data-ref="204e">e</a>; ++<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>) {</td></tr>
<tr><th id="1104">1104</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="205MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="205MO">MO</dfn> = <a class="local col2 ref" href="#202UseMI" title='UseMI' data-ref="202UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>);</td></tr>
<tr><th id="1105">1105</th><td>      <b>if</b> (!<a class="local col5 ref" href="#205MO" title='MO' data-ref="205MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#205MO" title='MO' data-ref="205MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1106">1106</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1107">1107</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="206MOReg" title='MOReg' data-type='unsigned int' data-ref="206MOReg">MOReg</dfn> = <a class="local col5 ref" href="#205MO" title='MO' data-ref="205MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1108">1108</th><td>      <b>if</b> (<a class="local col6 ref" href="#206MOReg" title='MOReg' data-ref="206MOReg">MOReg</a> != <a class="local col1 ref" href="#201Reg" title='Reg' data-ref="201Reg">Reg</a>)</td></tr>
<tr><th id="1109">1109</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::TargetInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SchedModel" title='(anonymous namespace)::MachineLICMBase::SchedModel' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SchedModel">SchedModel</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>, <a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI">MI</a>, <a class="local col0 ref" href="#200DefIdx" title='DefIdx' data-ref="200DefIdx">DefIdx</a>, <a class="local col2 ref" href="#202UseMI" title='UseMI' data-ref="202UseMI">UseMI</a>, <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>))</td></tr>
<tr><th id="1112">1112</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1113">1113</th><td>    }</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>    <i>// Only look at the first in loop use.</i></td></tr>
<tr><th id="1116">1116</th><td>    <b>break</b>;</td></tr>
<tr><th id="1117">1117</th><td>  }</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1120">1120</th><td>}</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE">/// Return true if the instruction is marked "cheap" or the operand latency</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE">/// between its def and a use is one or less.</i></td></tr>
<tr><th id="1124">1124</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsCheapInstruction' data-type='bool (anonymous namespace)::MachineLICMBase::IsCheapInstruction(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE">IsCheapInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="207MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1125">1125</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</a>(<a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>) || <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="1126">1126</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <em>bool</em> <dfn class="local col8 decl" id="208isCheap" title='isCheap' data-type='bool' data-ref="208isCheap">isCheap</dfn> = <b>false</b>;</td></tr>
<tr><th id="1129">1129</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209NumDefs" title='NumDefs' data-type='unsigned int' data-ref="209NumDefs">NumDefs</dfn> = <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1130">1130</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="210i" title='i' data-type='unsigned int' data-ref="210i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="211e" title='e' data-type='unsigned int' data-ref="211e">e</dfn> = <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#209NumDefs" title='NumDefs' data-ref="209NumDefs">NumDefs</a> &amp;&amp; <a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a> != <a class="local col1 ref" href="#211e" title='e' data-ref="211e">e</a>; ++<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>) {</td></tr>
<tr><th id="1131">1131</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="212DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="212DefMO">DefMO</dfn> = <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>);</td></tr>
<tr><th id="1132">1132</th><td>    <b>if</b> (!<a class="local col2 ref" href="#212DefMO" title='DefMO' data-ref="212DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#212DefMO" title='DefMO' data-ref="212DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1133">1133</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1134">1134</th><td>    --<a class="local col9 ref" href="#209NumDefs" title='NumDefs' data-ref="209NumDefs">NumDefs</a>;</td></tr>
<tr><th id="1135">1135</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="213Reg" title='Reg' data-type='unsigned int' data-ref="213Reg">Reg</dfn> = <a class="local col2 ref" href="#212DefMO" title='DefMO' data-ref="212DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1136">1136</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#213Reg" title='Reg' data-ref="213Reg">Reg</a>))</td></tr>
<tr><th id="1137">1137</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::TargetInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::SchedModel" title='(anonymous namespace)::MachineLICMBase::SchedModel' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::SchedModel">SchedModel</a>, <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>, <a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>))</td></tr>
<tr><th id="1140">1140</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td>    <a class="local col8 ref" href="#208isCheap" title='isCheap' data-ref="208isCheap">isCheap</a> = <b>true</b>;</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <b>return</b> <a class="local col8 ref" href="#208isCheap" title='isCheap' data-ref="208isCheap">isCheap</a>;</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb">/// Visit BBs from header to current BB, check if hoisting an instruction of the</i></td></tr>
<tr><th id="1148">1148</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb">/// given cost matrix can cause high register pressure.</i></td></tr>
<tr><th id="1149">1149</th><td><em>bool</em></td></tr>
<tr><th id="1150">1150</th><td><a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb" title='(anonymous namespace)::MachineLICMBase::CanCauseHighRegPressure' data-type='bool (anonymous namespace)::MachineLICMBase::CanCauseHighRegPressure(const DenseMap&lt;unsigned int, int&gt; &amp; Cost, bool CheapInstr)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb">CanCauseHighRegPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt;&amp; <dfn class="local col4 decl" id="214Cost" title='Cost' data-type='const DenseMap&lt;unsigned int, int&gt; &amp;' data-ref="214Cost">Cost</dfn>,</td></tr>
<tr><th id="1151">1151</th><td>                                         <em>bool</em> <dfn class="local col5 decl" id="215CheapInstr" title='CheapInstr' data-type='bool' data-ref="215CheapInstr">CheapInstr</dfn>) {</td></tr>
<tr><th id="1152">1152</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="216RPIdAndCost" title='RPIdAndCost' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &amp;' data-ref="216RPIdAndCost">RPIdAndCost</dfn> : <a class="local col4 ref" href="#214Cost" title='Cost' data-ref="214Cost">Cost</a>) {</td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="local col6 ref" href="#216RPIdAndCost" title='RPIdAndCost' data-ref="216RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second">second</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="1154">1154</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="217Class" title='Class' data-type='unsigned int' data-ref="217Class">Class</dfn> = <a class="local col6 ref" href="#216RPIdAndCost" title='RPIdAndCost' data-ref="216RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1157">1157</th><td>    <em>int</em> <dfn class="local col8 decl" id="218Limit" title='Limit' data-type='int' data-ref="218Limit">Limit</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::RegLimit" title='(anonymous namespace)::MachineLICMBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::RegLimit">RegLimit</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#217Class" title='Class' data-ref="217Class">Class</a>]</a>;</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>    <i>// Don't hoist cheap instructions if they would increase register pressure,</i></td></tr>
<tr><th id="1160">1160</th><td><i>    // even if we're under the limit.</i></td></tr>
<tr><th id="1161">1161</th><td>    <b>if</b> (<a class="local col5 ref" href="#215CheapInstr" title='CheapInstr' data-ref="215CheapInstr">CheapInstr</a> &amp;&amp; !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HoistCheapInsts" title='HoistCheapInsts' data-use='m' data-ref="HoistCheapInsts">HoistCheapInsts</a>)</td></tr>
<tr><th id="1162">1162</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="219RP" title='RP' data-type='const llvm::SmallVector&lt;unsigned int, 8&gt; &amp;' data-ref="219RP">RP</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>)</td></tr>
<tr><th id="1165">1165</th><td>      <b>if</b> (<b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#219RP" title='RP' data-ref="219RP">RP</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#217Class" title='Class' data-ref="217Class">Class</a>]</a>) + <a class="local col6 ref" href="#216RPIdAndCost" title='RPIdAndCost' data-ref="216RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second">second</a> &gt;= <a class="local col8 ref" href="#218Limit" title='Limit' data-ref="218Limit">Limit</a>)</td></tr>
<tr><th id="1166">1166</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1167">1167</th><td>  }</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1170">1170</th><td>}</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">/// Traverse the back trace from header to the current block and update their</i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">/// register pressures to reflect the effect of hoisting MI from the current</i></td></tr>
<tr><th id="1174">1174</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">/// block to the preheader.</i></td></tr>
<tr><th id="1175">1175</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::UpdateBackTraceRegPressure' data-type='void (anonymous namespace)::MachineLICMBase::UpdateBackTraceRegPressure(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">UpdateBackTraceRegPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="220MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="220MI">MI</dfn>) {</td></tr>
<tr><th id="1176">1176</th><td>  <i>// First compute the 'cost' of the instruction, i.e. its contribution</i></td></tr>
<tr><th id="1177">1177</th><td><i>  // to register pressure.</i></td></tr>
<tr><th id="1178">1178</th><td>  <em>auto</em> <dfn class="local col1 decl" id="221Cost" title='Cost' data-type='llvm::DenseMap&lt;unsigned int, int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &gt;' data-ref="221Cost">Cost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb" title='(anonymous namespace)::MachineLICMBase::calcRegisterCost' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">calcRegisterCost</a>(<a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>, <i>/*ConsiderSeen=*/</i><b>false</b>,</td></tr>
<tr><th id="1179">1179</th><td>                               <i>/*ConsiderUnseenAsDef=*/</i><b>false</b>);</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>  <i>// Update register pressure of blocks from loop header to current block.</i></td></tr>
<tr><th id="1182">1182</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="222RP" title='RP' data-type='llvm::SmallVector&lt;unsigned int, 8&gt; &amp;' data-ref="222RP">RP</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::BackTrace" title='(anonymous namespace)::MachineLICMBase::BackTrace' data-ref="(anonymousnamespace)::MachineLICMBase::BackTrace">BackTrace</a>)</td></tr>
<tr><th id="1183">1183</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="223RPIdAndCost" title='RPIdAndCost' data-type='const llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &amp;' data-ref="223RPIdAndCost">RPIdAndCost</dfn> : <a class="local col1 ref" href="#221Cost" title='Cost' data-ref="221Cost">Cost</a>)</td></tr>
<tr><th id="1184">1184</th><td>      <a class="local col2 ref" href="#222RP" title='RP' data-ref="222RP">RP</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#223RPIdAndCost" title='RPIdAndCost' data-ref="223RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, int&gt;::first' data-ref="std::pair::first">first</a>]</a> += <a class="local col3 ref" href="#223RPIdAndCost" title='RPIdAndCost' data-ref="223RPIdAndCost">RPIdAndCost</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1185">1185</th><td>}</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">/// Return true if it is potentially profitable to hoist the given loop</i></td></tr>
<tr><th id="1188">1188</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">/// invariant.</i></td></tr>
<tr><th id="1189">1189</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsProfitableToHoist' data-type='bool (anonymous namespace)::MachineLICMBase::IsProfitableToHoist(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">IsProfitableToHoist</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="224MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="224MI">MI</dfn>) {</td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1191">1191</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i>// Besides removing computation from the loop, hoisting an instruction has</i></td></tr>
<tr><th id="1194">1194</th><td><i>  // these effects:</i></td></tr>
<tr><th id="1195">1195</th><td><i>  //</i></td></tr>
<tr><th id="1196">1196</th><td><i>  // - The value defined by the instruction becomes live across the entire</i></td></tr>
<tr><th id="1197">1197</th><td><i>  //   loop. This increases register pressure in the loop.</i></td></tr>
<tr><th id="1198">1198</th><td><i>  //</i></td></tr>
<tr><th id="1199">1199</th><td><i>  // - If the value is used by a PHI in the loop, a copy will be required for</i></td></tr>
<tr><th id="1200">1200</th><td><i>  //   lowering the PHI after extending the live range.</i></td></tr>
<tr><th id="1201">1201</th><td><i>  //</i></td></tr>
<tr><th id="1202">1202</th><td><i>  // - When hoisting the last use of a value in the loop, that value no longer</i></td></tr>
<tr><th id="1203">1203</th><td><i>  //   needs to be live in the loop. This lowers register pressure in the loop.</i></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HoistConstStores" title='HoistConstStores' data-use='m' data-ref="HoistConstStores">HoistConstStores</a> &amp;&amp;  <a class="tu ref" href="#_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE" title='isCopyFeedingInvariantStore' data-use='c' data-ref="_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE">isCopyFeedingInvariantStore</a>(<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>))</td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225CheapInstr" title='CheapInstr' data-type='bool' data-ref="225CheapInstr">CheapInstr</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsCheapInstruction' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE">IsCheapInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a></span>);</td></tr>
<tr><th id="1209">1209</th><td>  <em>bool</em> <dfn class="local col6 decl" id="226CreatesCopy" title='CreatesCopy' data-type='bool' data-ref="226CreatesCopy">CreatesCopy</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::HasLoopPHIUse' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE">HasLoopPHIUse</a>(&amp;<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <i>// Don't hoist a cheap instruction if it would create a copy in the loop.</i></td></tr>
<tr><th id="1212">1212</th><td>  <b>if</b> (<a class="local col5 ref" href="#225CheapInstr" title='CheapInstr' data-ref="225CheapInstr">CheapInstr</a> &amp;&amp; <a class="local col6 ref" href="#226CreatesCopy" title='CreatesCopy' data-ref="226CreatesCopy">CreatesCopy</a>) {</td></tr>
<tr><th id="1213">1213</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t hoist cheap instr with loop PHI use: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't hoist cheap instr with loop PHI use: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td>  }</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <i>// Rematerializable instructions should always be hoisted since the register</i></td></tr>
<tr><th id="1218">1218</th><td><i>  // allocator can just pull them down again when needed.</i></td></tr>
<tr><th id="1219">1219</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isTriviallyReMaterializable</a>(<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a>))</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <i>// FIXME: If there are long latency loop-invariant instructions inside the</i></td></tr>
<tr><th id="1223">1223</th><td><i>  // loop at this point, why didn't the optimizer's LICM hoist them?</i></td></tr>
<tr><th id="1224">1224</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="227i" title='i' data-type='unsigned int' data-ref="227i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="228e" title='e' data-type='unsigned int' data-ref="228e">e</dfn> = <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a> != <a class="local col8 ref" href="#228e" title='e' data-ref="228e">e</a>; ++<a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>) {</td></tr>
<tr><th id="1225">1225</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="229MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="229MO">MO</dfn> = <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>);</td></tr>
<tr><th id="1226">1226</th><td>    <b>if</b> (!<a class="local col9 ref" href="#229MO" title='MO' data-ref="229MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#229MO" title='MO' data-ref="229MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1227">1227</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1228">1228</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="230Reg" title='Reg' data-type='unsigned int' data-ref="230Reg">Reg</dfn> = <a class="local col9 ref" href="#229MO" title='MO' data-ref="229MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1229">1229</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg">Reg</a>))</td></tr>
<tr><th id="1230">1230</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1231">1231</th><td>    <b>if</b> (<a class="local col9 ref" href="#229MO" title='MO' data-ref="229MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj" title='(anonymous namespace)::MachineLICMBase::HasHighOperandLatency' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj">HasHighOperandLatency</a>(<span class='refarg'><a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a></span>, <a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>, <a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg">Reg</a>)) {</td></tr>
<tr><th id="1232">1232</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Hoist High Latency: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Hoist High Latency: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1233">1233</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#82" title='NumHighLatency' data-ref="NumHighLatency">NumHighLatency</a>;</td></tr>
<tr><th id="1234">1234</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1235">1235</th><td>    }</td></tr>
<tr><th id="1236">1236</th><td>  }</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <i>// Estimate register pressure to determine whether to LICM the instruction.</i></td></tr>
<tr><th id="1239">1239</th><td><i>  // In low register pressure situation, we can be more aggressive about</i></td></tr>
<tr><th id="1240">1240</th><td><i>  // hoisting. Also, favors hoisting long latency instructions even in</i></td></tr>
<tr><th id="1241">1241</th><td><i>  // moderately high pressure situation.</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // Cheap instructions will only be hoisted if they don't increase register</i></td></tr>
<tr><th id="1243">1243</th><td><i>  // pressure at all.</i></td></tr>
<tr><th id="1244">1244</th><td>  <em>auto</em> <dfn class="local col1 decl" id="231Cost" title='Cost' data-type='llvm::DenseMap&lt;unsigned int, int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, int&gt; &gt;' data-ref="231Cost">Cost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb" title='(anonymous namespace)::MachineLICMBase::calcRegisterCost' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16calcRegisterCostEPKN4llvm12MachineInstrEbb">calcRegisterCost</a>(&amp;<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <i>/*ConsiderSeen=*/</i><b>false</b>,</td></tr>
<tr><th id="1245">1245</th><td>                               <i>/*ConsiderUnseenAsDef=*/</i><b>false</b>);</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <i>// Visit BBs from header to current BB, if hoisting this doesn't cause</i></td></tr>
<tr><th id="1248">1248</th><td><i>  // high register pressure, then it's safe to proceed.</i></td></tr>
<tr><th id="1249">1249</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb" title='(anonymous namespace)::MachineLICMBase::CanCauseHighRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase23CanCauseHighRegPressureERKN4llvm8DenseMapIjiNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjiEEEEb">CanCauseHighRegPressure</a>(<a class="local col1 ref" href="#231Cost" title='Cost' data-ref="231Cost">Cost</a>, <a class="local col5 ref" href="#225CheapInstr" title='CheapInstr' data-ref="225CheapInstr">CheapInstr</a>)) {</td></tr>
<tr><th id="1250">1250</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Hoist non-reg-pressure: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Hoist non-reg-pressure: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1251">1251</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#80" title='NumLowRP' data-ref="NumLowRP">NumLowRP</a>;</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1253">1253</th><td>  }</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <i>// Don't risk increasing register pressure if it would create copies.</i></td></tr>
<tr><th id="1256">1256</th><td>  <b>if</b> (<a class="local col6 ref" href="#226CreatesCopy" title='CreatesCopy' data-ref="226CreatesCopy">CreatesCopy</a>) {</td></tr>
<tr><th id="1257">1257</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t hoist instr with loop PHI use: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't hoist instr with loop PHI use: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1258">1258</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1259">1259</th><td>  }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <i>// Do not "speculate" in high register pressure situation. If an</i></td></tr>
<tr><th id="1262">1262</th><td><i>  // instruction is not guaranteed to be executed in the loop, it's best to be</i></td></tr>
<tr><th id="1263">1263</th><td><i>  // conservative.</i></td></tr>
<tr><th id="1264">1264</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AvoidSpeculation" title='AvoidSpeculation' data-use='m' data-ref="AvoidSpeculation">AvoidSpeculation</a> &amp;&amp;</td></tr>
<tr><th id="1265">1265</th><td>      (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::IsGuaranteedToExecute' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase21IsGuaranteedToExecuteEPN4llvm17MachineBasicBlockE">IsGuaranteedToExecute</a>(<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::MayCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE">MayCSE</a>(&amp;<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>))) {</td></tr>
<tr><th id="1266">1266</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t speculate: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't speculate: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1267">1267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>// High register pressure situation, only hoist if the instruction is going</i></td></tr>
<tr><th id="1271">1271</th><td><i>  // to be remat'ed.</i></td></tr>
<tr><th id="1272">1272</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isTriviallyReMaterializable</a>(<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a>) &amp;&amp;</td></tr>
<tr><th id="1273">1273</th><td>      !<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a>)) {</td></tr>
<tr><th id="1274">1274</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t remat / high reg-pressure: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't remat / high reg-pressure: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>);</td></tr>
<tr><th id="1275">1275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1276">1276</th><td>  }</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1279">1279</th><td>}</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">/// Unfold a load from the given machineinstr if the load itself could be</i></td></tr>
<tr><th id="1282">1282</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">/// hoisted. Return the unfolded and hoistable load, or null if the load</i></td></tr>
<tr><th id="1283">1283</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">/// couldn't be unfolded or if it wouldn't be hoistable.</i></td></tr>
<tr><th id="1284">1284</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::ExtractHoistableLoad' data-type='llvm::MachineInstr * (anonymous namespace)::MachineLICMBase::ExtractHoistableLoad(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">ExtractHoistableLoad</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr *' data-ref="232MI">MI</dfn>) {</td></tr>
<tr><th id="1285">1285</th><td>  <i>// Don't unfold simple loads.</i></td></tr>
<tr><th id="1286">1286</th><td>  <b>if</b> (<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE" title='llvm::MachineInstr::canFoldAsLoad' data-ref="_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE">canFoldAsLoad</a>())</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <i>// If not, we may be able to unfold a load and hoist that.</i></td></tr>
<tr><th id="1290">1290</th><td><i>  // First test whether the instruction is loading from an amenable</i></td></tr>
<tr><th id="1291">1291</th><td><i>  // memory location.</i></td></tr>
<tr><th id="1292">1292</th><td>  <b>if</b> (!<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::AA" title='(anonymous namespace)::MachineLICMBase::AA' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::AA">AA</a>))</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>  <i>// Next determine the register class for a temporary register.</i></td></tr>
<tr><th id="1296">1296</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="233LoadRegIndex" title='LoadRegIndex' data-type='unsigned int' data-ref="233LoadRegIndex">LoadRegIndex</dfn>;</td></tr>
<tr><th id="1297">1297</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234NewOpc" title='NewOpc' data-type='unsigned int' data-ref="234NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="1298">1298</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</a>(<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="1299">1299</th><td>                                    <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1300">1300</th><td>                                    <i>/*UnfoldStore=*/</i><b>false</b>,</td></tr>
<tr><th id="1301">1301</th><td>                                    &amp;<a class="local col3 ref" href="#233LoadRegIndex" title='LoadRegIndex' data-ref="233LoadRegIndex">LoadRegIndex</a>);</td></tr>
<tr><th id="1302">1302</th><td>  <b>if</b> (<a class="local col4 ref" href="#234NewOpc" title='NewOpc' data-ref="234NewOpc">NewOpc</a> == <var>0</var>) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1303">1303</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="235MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="235MID">MID</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#234NewOpc" title='NewOpc' data-ref="234NewOpc">NewOpc</a>);</td></tr>
<tr><th id="1304">1304</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="236MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="236MF">MF</dfn> = *<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="1305">1305</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="237RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="237RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#235MID" title='MID' data-ref="235MID">MID</a>, <a class="local col3 ref" href="#233LoadRegIndex" title='LoadRegIndex' data-ref="233LoadRegIndex">LoadRegIndex</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TRI" title='(anonymous namespace)::MachineLICMBase::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TRI">TRI</a>, <a class="local col6 ref" href="#236MF" title='MF' data-ref="236MF">MF</a>);</td></tr>
<tr><th id="1306">1306</th><td>  <i>// Ok, we're unfolding. Create a temporary register and do the unfold.</i></td></tr>
<tr><th id="1307">1307</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="238Reg" title='Reg' data-type='unsigned int' data-ref="238Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#237RC" title='RC' data-ref="237RC">RC</a>);</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="239NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="239NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1310">1310</th><td>  <em>bool</em> <dfn class="local col0 decl" id="240Success" title='Success' data-type='bool' data-ref="240Success">Success</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</a>(<span class='refarg'><a class="local col6 ref" href="#236MF" title='MF' data-ref="236MF">MF</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a></span>, <a class="local col8 ref" href="#238Reg" title='Reg' data-ref="238Reg">Reg</a>,</td></tr>
<tr><th id="1311">1311</th><td>                                          <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1312">1312</th><td>                                          <i>/*UnfoldStore=*/</i><b>false</b>, <span class='refarg'><a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a></span>);</td></tr>
<tr><th id="1313">1313</th><td>  (<em>void</em>)<a class="local col0 ref" href="#240Success" title='Success' data-ref="240Success">Success</a>;</td></tr>
<tr><th id="1314">1314</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Success &amp;&amp; &quot;unfoldMemoryOperand failed when getOpcodeAfterMemoryUnfold &quot; &quot;succeeded!&quot;) ? void (0) : __assert_fail (&quot;Success &amp;&amp; \&quot;unfoldMemoryOperand failed when getOpcodeAfterMemoryUnfold \&quot; \&quot;succeeded!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 1316, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#240Success" title='Success' data-ref="240Success">Success</a> &amp;&amp;</td></tr>
<tr><th id="1315">1315</th><td>         <q>"unfoldMemoryOperand failed when getOpcodeAfterMemoryUnfold "</q></td></tr>
<tr><th id="1316">1316</th><td>         <q>"succeeded!"</q>);</td></tr>
<tr><th id="1317">1317</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMIs.size() == 2 &amp;&amp; &quot;Unfolded a load into multiple instructions!&quot;) ? void (0) : __assert_fail (&quot;NewMIs.size() == 2 &amp;&amp; \&quot;Unfolded a load into multiple instructions!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 1318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="1318">1318</th><td>         <q>"Unfolded a load into multiple instructions!"</q>);</td></tr>
<tr><th id="1319">1319</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="241MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="241MBB">MBB</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1320">1320</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="242Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="242Pos">Pos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>;</td></tr>
<tr><th id="1321">1321</th><td>  <a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242Pos" title='Pos' data-ref="242Pos">Pos</a>, <a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1322">1322</th><td>  <a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242Pos" title='Pos' data-ref="242Pos">Pos</a>, <a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1323">1323</th><td>  <i>// If unfolding produced a load that wasn't loop-invariant or profitable to</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // hoist, discard the new instructions and bail.</i></td></tr>
<tr><th id="1325">1325</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLoopInvariantInst' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">IsLoopInvariantInst</a>(<span class='refarg'>*<a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsProfitableToHoist' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">IsProfitableToHoist</a>(<span class='refarg'>*<a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>)) {</td></tr>
<tr><th id="1326">1326</th><td>    <a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1327">1327</th><td>    <a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1329">1329</th><td>  }</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>  <i>// Update register pressure for the unfolded instruction.</i></td></tr>
<tr><th id="1332">1332</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb" title='(anonymous namespace)::MachineLICMBase::UpdateRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase17UpdateRegPressureEPKN4llvm12MachineInstrEb">UpdateRegPressure</a>(<a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <i>// Otherwise we successfully unfolded a load that we can hoist.</i></td></tr>
<tr><th id="1335">1335</th><td>  <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1336">1336</th><td>  <b>return</b> <a class="local col9 ref" href="#239NewMIs" title='NewMIs' data-ref="239NewMIs">NewMIs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1337">1337</th><td>}</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">/// Initialize the CSE map with instructions that are in the current loop</i></td></tr>
<tr><th id="1340">1340</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">/// preheader that may become duplicates of instructions that are hoisted</i></td></tr>
<tr><th id="1341">1341</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">/// out of the loop.</i></td></tr>
<tr><th id="1342">1342</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitCSEMap' data-type='void (anonymous namespace)::MachineLICMBase::InitCSEMap(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">InitCSEMap</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="243BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="243BB">BB</dfn>) {</td></tr>
<tr><th id="1343">1343</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="244MI">MI</dfn> : *<a class="local col3 ref" href="#243BB" title='BB' data-ref="243BB">BB</a>)</td></tr>
<tr><th id="1344">1344</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1345">1345</th><td>}</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">/// Find an instruction amount PrevMIs that is a duplicate of MI.</i></td></tr>
<tr><th id="1348">1348</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">/// Return this instruction if it's found.</i></td></tr>
<tr><th id="1349">1349</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*</td></tr>
<tr><th id="1350">1350</th><td><a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE" title='(anonymous namespace)::MachineLICMBase::LookForDuplicate' data-type='const llvm::MachineInstr * (anonymous namespace)::MachineLICMBase::LookForDuplicate(const llvm::MachineInstr * MI, std::vector&lt;const MachineInstr *&gt; &amp; PrevMIs)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">LookForDuplicate</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="245MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="245MI">MI</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                                  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col6 decl" id="246PrevMIs" title='PrevMIs' data-type='std::vector&lt;const MachineInstr *&gt; &amp;' data-ref="246PrevMIs">PrevMIs</dfn>) {</td></tr>
<tr><th id="1352">1352</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="247PrevMI" title='PrevMI' data-type='const llvm::MachineInstr *' data-ref="247PrevMI">PrevMI</dfn> : <a class="local col6 ref" href="#246PrevMIs" title='PrevMIs' data-ref="246PrevMIs">PrevMIs</a>)</td></tr>
<tr><th id="1353">1353</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::TII" title='(anonymous namespace)::MachineLICMBase::TII' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::produceSameValue' data-ref="_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</a>(*<a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>, *<a class="local col7 ref" href="#247PrevMI" title='PrevMI' data-ref="247PrevMI">PrevMI</a>, (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::PreRegAlloc" title='(anonymous namespace)::MachineLICMBase::PreRegAlloc' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::PreRegAlloc">PreRegAlloc</a> ? <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a> : <b>nullptr</b>)))</td></tr>
<tr><th id="1354">1354</th><td>      <b>return</b> <a class="local col7 ref" href="#247PrevMI" title='PrevMI' data-ref="247PrevMI">PrevMI</a>;</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1357">1357</th><td>}</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">/// Given a LICM'ed instruction, look for an instruction on the preheader that</i></td></tr>
<tr><th id="1360">1360</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">/// computes the same value. If it's found, do a RAU on with the definition of</i></td></tr>
<tr><th id="1361">1361</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">/// the existing instruction rather than hoisting the instruction to the</i></td></tr>
<tr><th id="1362">1362</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">/// preheader.</i></td></tr>
<tr><th id="1363">1363</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484" title='(anonymous namespace)::MachineLICMBase::EliminateCSE' data-type='bool (anonymous namespace)::MachineLICMBase::EliminateCSE(llvm::MachineInstr * MI, DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator &amp; CI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">EliminateCSE</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="248MI" title='MI' data-type='llvm::MachineInstr *' data-ref="248MI">MI</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923">iterator</a> &amp;<dfn class="local col9 decl" id="249CI" title='CI' data-type='DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator &amp;' data-ref="249CI">CI</dfn>) {</td></tr>
<tr><th id="1365">1365</th><td>  <i>// Do not CSE implicit_def so ProcessImplicitDefs can properly propagate</i></td></tr>
<tr><th id="1366">1366</th><td><i>  // the undef property onto uses.</i></td></tr>
<tr><th id="1367">1367</th><td>  <b>if</b> (<a class="local col9 ref" href="#249CI" title='CI' data-ref="249CI">CI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() || <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1368">1368</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="250Dup" title='Dup' data-type='const llvm::MachineInstr *' data-ref="250Dup"><a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE" title='(anonymous namespace)::MachineLICMBase::LookForDuplicate' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">LookForDuplicate</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#249CI" title='CI' data-ref="249CI">CI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>)) {</td></tr>
<tr><th id="1371">1371</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { dbgs() &lt;&lt; &quot;CSEing &quot; &lt;&lt; *MI &lt;&lt; &quot; with &quot; &lt;&lt; *Dup; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CSEing "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a>);</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>    <i>// Replace virtual registers defined by MI by their counterparts defined</i></td></tr>
<tr><th id="1374">1374</th><td><i>    // by Dup.</i></td></tr>
<tr><th id="1375">1375</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="251Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="251Defs">Defs</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="252i" title='i' data-type='unsigned int' data-ref="252i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="253e" title='e' data-type='unsigned int' data-ref="253e">e</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a> != <a class="local col3 ref" href="#253e" title='e' data-ref="253e">e</a>; ++<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>) {</td></tr>
<tr><th id="1377">1377</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="254MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="254MO">MO</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>);</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>      <i>// Physical registers may not differ here.</i></td></tr>
<tr><th id="1380">1380</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!MO.isReg() || MO.getReg() == 0 || !TargetRegisterInfo::isPhysicalRegister(MO.getReg()) || MO.getReg() == Dup-&gt;getOperand(i).getReg()) &amp;&amp; &quot;Instructions with different phys regs are not identical!&quot;) ? void (0) : __assert_fail (&quot;(!MO.isReg() || MO.getReg() == 0 || !TargetRegisterInfo::isPhysicalRegister(MO.getReg()) || MO.getReg() == Dup-&gt;getOperand(i).getReg()) &amp;&amp; \&quot;Instructions with different phys regs are not identical!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineLICM.cpp&quot;, 1383, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var> ||</td></tr>
<tr><th id="1381">1381</th><td>              !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="1382">1382</th><td>              <a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1383">1383</th><td>             <q>"Instructions with different phys regs are not identical!"</q>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>      <b>if</b> (<a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="1386">1386</th><td>          !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#254MO" title='MO' data-ref="254MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1387">1387</th><td>        <a class="local col1 ref" href="#251Defs" title='Defs' data-ref="251Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#252i" title='i' data-ref="252i">i</a>);</td></tr>
<tr><th id="1388">1388</th><td>    }</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="255OrigRCs" title='OrigRCs' data-type='SmallVector&lt;const llvm::TargetRegisterClass *, 2&gt;' data-ref="255OrigRCs">OrigRCs</dfn>;</td></tr>
<tr><th id="1391">1391</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="256i" title='i' data-type='unsigned int' data-ref="256i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="257e" title='e' data-type='unsigned int' data-ref="257e">e</dfn> = <a class="local col1 ref" href="#251Defs" title='Defs' data-ref="251Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a> != <a class="local col7 ref" href="#257e" title='e' data-ref="257e">e</a>; ++<a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a>) {</td></tr>
<tr><th id="1392">1392</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="258Idx" title='Idx' data-type='unsigned int' data-ref="258Idx">Idx</dfn> = <a class="local col1 ref" href="#251Defs" title='Defs' data-ref="251Defs">Defs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a>]</a>;</td></tr>
<tr><th id="1393">1393</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="259Reg" title='Reg' data-type='unsigned int' data-ref="259Reg">Reg</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258Idx" title='Idx' data-ref="258Idx">Idx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1394">1394</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="260DupReg" title='DupReg' data-type='unsigned int' data-ref="260DupReg">DupReg</dfn> = <a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258Idx" title='Idx' data-ref="258Idx">Idx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1395">1395</th><td>      <a class="local col5 ref" href="#255OrigRCs" title='OrigRCs' data-ref="255OrigRCs">OrigRCs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#260DupReg" title='DupReg' data-ref="260DupReg">DupReg</a>));</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col0 ref" href="#260DupReg" title='DupReg' data-ref="260DupReg">DupReg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#259Reg" title='Reg' data-ref="259Reg">Reg</a>))) {</td></tr>
<tr><th id="1398">1398</th><td>        <i>// Restore old RCs if more than one defs.</i></td></tr>
<tr><th id="1399">1399</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="261j" title='j' data-type='unsigned int' data-ref="261j">j</dfn> = <var>0</var>; <a class="local col1 ref" href="#261j" title='j' data-ref="261j">j</a> != <a class="local col6 ref" href="#256i" title='i' data-ref="256i">i</a>; ++<a class="local col1 ref" href="#261j" title='j' data-ref="261j">j</a>)</td></tr>
<tr><th id="1400">1400</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#251Defs" title='Defs' data-ref="251Defs">Defs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#261j" title='j' data-ref="261j">j</a>]</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#255OrigRCs" title='OrigRCs' data-ref="255OrigRCs">OrigRCs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#261j" title='j' data-ref="261j">j</a>]</a>);</td></tr>
<tr><th id="1401">1401</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1402">1402</th><td>      }</td></tr>
<tr><th id="1403">1403</th><td>    }</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="262Idx" title='Idx' data-type='unsigned int' data-ref="262Idx">Idx</dfn> : <a class="local col1 ref" href="#251Defs" title='Defs' data-ref="251Defs">Defs</a>) {</td></tr>
<tr><th id="1406">1406</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="263Reg" title='Reg' data-type='unsigned int' data-ref="263Reg">Reg</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#262Idx" title='Idx' data-ref="262Idx">Idx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1407">1407</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="264DupReg" title='DupReg' data-type='unsigned int' data-ref="264DupReg">DupReg</dfn> = <a class="local col0 ref" href="#250Dup" title='Dup' data-ref="250Dup">Dup</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#262Idx" title='Idx' data-ref="262Idx">Idx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1408">1408</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col3 ref" href="#263Reg" title='Reg' data-ref="263Reg">Reg</a>, <a class="local col4 ref" href="#264DupReg" title='DupReg' data-ref="264DupReg">DupReg</a>);</td></tr>
<tr><th id="1409">1409</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#264DupReg" title='DupReg' data-ref="264DupReg">DupReg</a>);</td></tr>
<tr><th id="1410">1410</th><td>    }</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>    <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1413">1413</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#84" title='NumCSEed' data-ref="NumCSEed">NumCSEed</a>;</td></tr>
<tr><th id="1414">1414</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1415">1415</th><td>  }</td></tr>
<tr><th id="1416">1416</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1417">1417</th><td>}</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE">/// Return true if the given instruction will be CSE'd if it's hoisted out of</i></td></tr>
<tr><th id="1420">1420</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE">/// the loop.</i></td></tr>
<tr><th id="1421">1421</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::MayCSE' data-type='bool (anonymous namespace)::MachineLICMBase::MayCSE(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase6MayCSEEPN4llvm12MachineInstrE">MayCSE</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="265MI" title='MI' data-type='llvm::MachineInstr *' data-ref="265MI">MI</dfn>) {</td></tr>
<tr><th id="1422">1422</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266Opcode" title='Opcode' data-type='unsigned int' data-ref="266Opcode">Opcode</dfn> = <a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1423">1423</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923">iterator</a></td></tr>
<tr><th id="1424">1424</th><td>    <dfn class="local col7 decl" id="267CI" title='CI' data-type='DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator' data-ref="267CI">CI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#266Opcode" title='Opcode' data-ref="266Opcode">Opcode</a>);</td></tr>
<tr><th id="1425">1425</th><td>  <i>// Do not CSE implicit_def so ProcessImplicitDefs can properly propagate</i></td></tr>
<tr><th id="1426">1426</th><td><i>  // the undef property onto uses.</i></td></tr>
<tr><th id="1427">1427</th><td>  <b>if</b> (<a class="local col7 ref" href="#267CI" title='CI' data-ref="267CI">CI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() || <a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1428">1428</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE" title='(anonymous namespace)::MachineLICMBase::LookForDuplicate' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE">LookForDuplicate</a>(<a class="local col5 ref" href="#265MI" title='MI' data-ref="265MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#267CI" title='CI' data-ref="267CI">CI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>) != <b>nullptr</b>;</td></tr>
<tr><th id="1431">1431</th><td>}</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// When an instruction is found to use only loop invariant operands</i></td></tr>
<tr><th id="1434">1434</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// that are safe to hoist, this instruction is called to do the dirty work.</i></td></tr>
<tr><th id="1435">1435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// It returns true if the instruction is hoisted.</i></td></tr>
<tr><th id="1436">1436</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::Hoist' data-type='bool (anonymous namespace)::MachineLICMBase::Hoist(llvm::MachineInstr * MI, llvm::MachineBasicBlock * Preheader)' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase5HoistEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">Hoist</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="268MI" title='MI' data-type='llvm::MachineInstr *' data-ref="268MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="269Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="269Preheader">Preheader</dfn>) {</td></tr>
<tr><th id="1437">1437</th><td>  <i>// First check whether we should hoist this instruction.</i></td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsLoopInvariantInst' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE">IsLoopInvariantInst</a>(<span class='refarg'>*<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a></span>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::IsProfitableToHoist' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase19IsProfitableToHoistERN4llvm12MachineInstrE">IsProfitableToHoist</a>(<span class='refarg'>*<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a></span>)) {</td></tr>
<tr><th id="1439">1439</th><td>    <i>// If not, try unfolding a hoistable load.</i></td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::ExtractHoistableLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE">ExtractHoistableLoad</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>);</td></tr>
<tr><th id="1441">1441</th><td>    <b>if</b> (!<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1442">1442</th><td>  }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <i>// If we have hoisted an instruction that may store, it can only be a constant</i></td></tr>
<tr><th id="1445">1445</th><td><i>  // store.</i></td></tr>
<tr><th id="1446">1446</th><td>  <b>if</b> (<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1447">1447</th><td>    <a class="ref" href="#88" title='NumStoreConst' data-ref="NumStoreConst">NumStoreConst</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <i>// Now move the instructions to the predecessor, inserting it before any</i></td></tr>
<tr><th id="1450">1450</th><td><i>  // terminator instructions.</i></td></tr>
<tr><th id="1451">1451</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machinelicm&quot;)) { { dbgs() &lt;&lt; &quot;Hoisting &quot; &lt;&lt; *MI; if (MI-&gt;getParent()-&gt;getBasicBlock()) dbgs() &lt;&lt; &quot; from &quot; &lt;&lt; printMBBReference(*MI-&gt;getParent()); if (Preheader-&gt;getBasicBlock()) dbgs() &lt;&lt; &quot; to &quot; &lt;&lt; printMBBReference(*Preheader); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1452">1452</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Hoisting "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>;</td></tr>
<tr><th id="1453">1453</th><td>    <b>if</b> (<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>())</td></tr>
<tr><th id="1454">1454</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" from "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="1455">1455</th><td>    <b>if</b> (<a class="local col9 ref" href="#269Preheader" title='Preheader' data-ref="269Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>())</td></tr>
<tr><th id="1456">1456</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col9 ref" href="#269Preheader" title='Preheader' data-ref="269Preheader">Preheader</a>);</td></tr>
<tr><th id="1457">1457</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1458">1458</th><td>  });</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <i>// If this is the first instruction being hoisted to the preheader,</i></td></tr>
<tr><th id="1461">1461</th><td><i>  // initialize the CSE map with potential common expressions.</i></td></tr>
<tr><th id="1462">1462</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::FirstInLoop" title='(anonymous namespace)::MachineLICMBase::FirstInLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::FirstInLoop">FirstInLoop</a>) {</td></tr>
<tr><th id="1463">1463</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineLICMBase::InitCSEMap' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase10InitCSEMapEPN4llvm17MachineBasicBlockE">InitCSEMap</a>(<a class="local col9 ref" href="#269Preheader" title='Preheader' data-ref="269Preheader">Preheader</a>);</td></tr>
<tr><th id="1464">1464</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::FirstInLoop" title='(anonymous namespace)::MachineLICMBase::FirstInLoop' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::FirstInLoop">FirstInLoop</a> = <b>false</b>;</td></tr>
<tr><th id="1465">1465</th><td>  }</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <i>// Look for opportunity to CSE the hoisted instruction.</i></td></tr>
<tr><th id="1468">1468</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270Opcode" title='Opcode' data-type='unsigned int' data-ref="270Opcode">Opcode</dfn> = <a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1469">1469</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{constllvm::MachineInstr*,std::allocator{constllvm::MachineInstr*}},llvm::DenseMapInfo{unsign7666923">iterator</a></td></tr>
<tr><th id="1470">1470</th><td>    <dfn class="local col1 decl" id="271CI" title='CI' data-type='DenseMap&lt;unsigned int, std::vector&lt;const MachineInstr *&gt; &gt;::iterator' data-ref="271CI">CI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#270Opcode" title='Opcode' data-ref="270Opcode">Opcode</a>);</td></tr>
<tr><th id="1471">1471</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484" title='(anonymous namespace)::MachineLICMBase::EliminateCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIPKS2_SaIS7_EENS1_12DenseMapInfoIjEENS1_6deta15360484">EliminateCSE</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#271CI" title='CI' data-ref="271CI">CI</a></span>)) {</td></tr>
<tr><th id="1472">1472</th><td>    <i>// Otherwise, splice the instruction to the preheader.</i></td></tr>
<tr><th id="1473">1473</th><td>    <a class="local col9 ref" href="#269Preheader" title='Preheader' data-ref="269Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col9 ref" href="#269Preheader" title='Preheader' data-ref="269Preheader">Preheader</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(),<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>);</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>    <i>// Since we are moving the instruction out of its basic block, we do not</i></td></tr>
<tr><th id="1476">1476</th><td><i>    // retain its debug location. Doing so would degrade the debugging</i></td></tr>
<tr><th id="1477">1477</th><td><i>    // experience and adversely affect the accuracy of profiling information.</i></td></tr>
<tr><th id="1478">1478</th><td>    <a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>    <i>// Update register pressure for BBs from header to this block.</i></td></tr>
<tr><th id="1481">1481</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineLICMBase::UpdateBackTraceRegPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase26UpdateBackTraceRegPressureEPKN4llvm12MachineInstrE">UpdateBackTraceRegPressure</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>);</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>    <i>// Clear the kill flags of any register this instruction defines,</i></td></tr>
<tr><th id="1484">1484</th><td><i>    // since they may need to be live throughout the entire loop</i></td></tr>
<tr><th id="1485">1485</th><td><i>    // rather than just live for part of it.</i></td></tr>
<tr><th id="1486">1486</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="272MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="272MO">MO</dfn> : <a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1487">1487</th><td>      <b>if</b> (<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1488">1488</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::MRI" title='(anonymous namespace)::MachineLICMBase::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>    <i>// Add to the CSE map.</i></td></tr>
<tr><th id="1491">1491</th><td>    <b>if</b> (<a class="local col1 ref" href="#271CI" title='CI' data-ref="271CI">CI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1492">1492</th><td>      <a class="local col1 ref" href="#271CI" title='CI' data-ref="271CI">CI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;const llvm::MachineInstr *, std::allocator&lt;const llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>);</td></tr>
<tr><th id="1493">1493</th><td>    <b>else</b></td></tr>
<tr><th id="1494">1494</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CSEMap" title='(anonymous namespace)::MachineLICMBase::CSEMap' data-use='m' data-ref="(anonymousnamespace)::MachineLICMBase::CSEMap">CSEMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#270Opcode" title='Opcode' data-ref="270Opcode">Opcode</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI">MI</a>);</td></tr>
<tr><th id="1495">1495</th><td>  }</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#78" title='NumHoisted' data-ref="NumHoisted">NumHoisted</a>;</td></tr>
<tr><th id="1498">1498</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::Changed" title='(anonymous namespace)::MachineLICMBase::Changed' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1501">1501</th><td>}</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">/// Get the preheader for the current loop, splitting a critical edge if needed.</i></td></tr>
<tr><th id="1504">1504</th><td><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::MachineLICMBase" title='(anonymous namespace)::MachineLICMBase' data-ref="(anonymousnamespace)::MachineLICMBase">MachineLICMBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv" title='(anonymous namespace)::MachineLICMBase::getCurPreheader' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineLICMBase::getCurPreheader()' data-ref="_ZN12_GLOBAL__N_115MachineLICMBase15getCurPreheaderEv">getCurPreheader</dfn>() {</td></tr>
<tr><th id="1505">1505</th><td>  <i>// Determine the block to which to hoist instructions. If we can't find a</i></td></tr>
<tr><th id="1506">1506</th><td><i>  // suitable loop predecessor, we can't do any hoisting.</i></td></tr>
<tr><th id="1507">1507</th><td><i></i></td></tr>
<tr><th id="1508">1508</th><td><i>  // If we've tried to get a preheader and failed, don't try again.</i></td></tr>
<tr><th id="1509">1509</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> == <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;(-<var>1</var>))</td></tr>
<tr><th id="1510">1510</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a>) {</td></tr>
<tr><th id="1513">1513</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>();</td></tr>
<tr><th id="1514">1514</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a>) {</td></tr>
<tr><th id="1515">1515</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="273Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="273Pred">Pred</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase18getLoopPredecessorEv" title='llvm::LoopBase::getLoopPredecessor' data-ref="_ZNK4llvm8LoopBase18getLoopPredecessorEv">getLoopPredecessor</a>();</td></tr>
<tr><th id="1516">1516</th><td>      <b>if</b> (!<a class="local col3 ref" href="#273Pred" title='Pred' data-ref="273Pred">Pred</a>) {</td></tr>
<tr><th id="1517">1517</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="1518">1518</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1519">1519</th><td>      }</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> = <a class="local col3 ref" href="#273Pred" title='Pred' data-ref="273Pred">Pred</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE" title='llvm::MachineBasicBlock::SplitCriticalEdge' data-ref="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE">SplitCriticalEdge</a>(<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurLoop" title='(anonymous namespace)::MachineLICMBase::CurLoop' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurLoop">CurLoop</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>(), <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1522">1522</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a>) {</td></tr>
<tr><th id="1523">1523</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='w' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a> = <b>reinterpret_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;(-<var>1</var>);</td></tr>
<tr><th id="1524">1524</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1525">1525</th><td>      }</td></tr>
<tr><th id="1526">1526</th><td>    }</td></tr>
<tr><th id="1527">1527</th><td>  }</td></tr>
<tr><th id="1528">1528</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineLICMBase::CurPreheader" title='(anonymous namespace)::MachineLICMBase::CurPreheader' data-use='r' data-ref="(anonymousnamespace)::MachineLICMBase::CurPreheader">CurPreheader</a>;</td></tr>
<tr><th id="1529">1529</th><td>}</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
