{"Source Block": ["hdl/library/axi_ad9122/axi_ad9122_core.v@202:212@HdlStmAssign", "  assign dac_valid_0 = 1'b1;\n  assign dac_valid_1 = 1'b1;\n\n  // master/slave (clocks must be synchronous)\n\n  assign dac_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122_core.v@197:207", "  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n\n  assign dac_valid_0 = 1'b1;\n  assign dac_valid_1 = 1'b1;\n\n  // master/slave (clocks must be synchronous)\n\n  assign dac_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@198:208", "  wire            up_wack_s;\n\n  // defaults\n\n  assign dac_valid_0 = 1'b1;\n  assign dac_valid_1 = 1'b1;\n\n  // master/slave (clocks must be synchronous)\n\n  assign dac_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n\n"]], "Diff Content": {"Delete": [[207, "  assign dac_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n"]], "Add": [[207, "  assign dac_sync_s = (ID == 0) ? dac_sync_out : dac_sync_in;\n"]]}}