
####################################################################################
####################################################################################


# Vivado Generated miscellaneous constraints 

set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:bank1_clkout0:pll_clktoxphy[0]} [get_cells -quiet inst/u_xpll0_bank0]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUT0:sys_clk0_0_clk_p[0]:bank1_clkout0::1:0:CLKIN:CLKOUT1:sys_clk0_0_clk_p[0]:mc_clk_xpll::1:0:CLKIN:CLKOUT2:sys_clk0_0_clk_p[0]:bank1_xpll0_fifo_rd_clk::1:0:CLKIN:CLKOUTPHY:sys_clk0_0_clk_p[0]:pll_clk_xpll} [get_cells -quiet inst/u_xpll0_bank1]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:bank1_clkout0:pll_clktoxphy[2]} [get_cells -quiet inst/u_xpll0_bank2]

####################################################################################
# Constraints from file : 'bd_8dca_MC0_ddrc_0_ip.xdc'
####################################################################################

set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS12 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVSTL06_12 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS12 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk_p]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_LVSTL06_12 [get_ports sys_clk_p]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_n]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_NONE [get_ports sys_clk_p]

####################################################################################
# Constraints from file : 'vpk120_schematic.xdc'
####################################################################################

set_property src_info {type:XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC13 [get_ports {ch1_lpddr4_dmi_b[0]}]
set_property src_info {type:XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD11 [get_ports {ch1_lpddr4_dq_b[5]}]
set_property src_info {type:XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF10 [get_ports {ch1_lpddr4_dq_b[7]}]
set_property src_info {type:XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY14 [get_ports {ch1_lpddr4_cke_b[0]}]
set_property src_info {type:XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW13 [get_ports {ch1_lpddr4_ca_b[5]}]
set_property src_info {type:XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY12 [get_ports {ch1_lpddr4_ca_b[2]}]
set_property src_info {type:XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA9 [get_ports {ch1_lpddr4_ck_c_b[0]}]
set_property src_info {type:XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY9 [get_ports {ch1_lpddr4_ck_t_b[0]}]
set_property src_info {type:XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE10 [get_ports {ch1_lpddr4_dq_b[3]}]
set_property src_info {type:XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA13 [get_ports {ch1_lpddr4_ca_b[4]}]
set_property src_info {type:XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB12 [get_ports {ch1_lpddr4_ca_b[3]}]
set_property src_info {type:XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA12 [get_ports {ch1_lpddr4_ca_b[0]}]
set_property src_info {type:XDC file:2 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB11 [get_ports {ch1_lpddr4_ca_b[1]}]
set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP15 [get_ports {ch1_lpddr4_dqs_c_a[0]}]
set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN14 [get_ports {ch1_lpddr4_dqs_t_a[0]}]
set_property src_info {type:XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT13 [get_ports {ch1_lpddr4_dq_a[4]}]
set_property src_info {type:XDC file:2 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR13 [get_ports {ch1_lpddr4_dq_a[7]}]
set_property src_info {type:XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT14 [get_ports {ch1_lpddr4_dq_a[5]}]
set_property src_info {type:XDC file:2 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU14 [get_ports {ch1_lpddr4_dq_a[2]}]
set_property src_info {type:XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC12 [get_ports {ch1_lpddr4_dq_b[2]}]
set_property src_info {type:XDC file:2 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP14 [get_ports {ch1_lpddr4_dmi_a[0]}]
set_property src_info {type:XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR15 [get_ports {ch1_lpddr4_cs_b[0]}]
set_property src_info {type:XDC file:2 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV13 [get_ports {ch1_lpddr4_dq_a[3]}]
set_property src_info {type:XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP11 [get_ports {ch1_lpddr4_dq_a[0]}]
set_property src_info {type:XDC file:2 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP12 [get_ports {ch1_lpddr4_dq_a[6]}]
set_property src_info {type:XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR12 [get_ports {ch1_lpddr4_dq_a[1]}]
set_property src_info {type:XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ15 [get_ports {ch1_lpddr4_cs_a[0]}]
set_property src_info {type:XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ12 [get_ports {ch1_lpddr4_ca_a[1]}]
set_property src_info {type:XDC file:2 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ13 [get_ports {ch1_lpddr4_ca_a[0]}]
set_property src_info {type:XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA10 [get_ports {ch1_lpddr4_dq_b[1]}]
set_property src_info {type:XDC file:2 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL15 [get_ports {ch1_lpddr4_ca_a[3]}]
set_property src_info {type:XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM15 [get_ports {ch1_lpddr4_ca_a[2]}]
set_property src_info {type:XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL12 [get_ports {ch1_lpddr4_ck_c_a[0]}]
set_property src_info {type:XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13 [get_ports {ch1_lpddr4_ck_t_a[0]}]
set_property src_info {type:XDC file:2 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL14 [get_ports {ch1_lpddr4_ca_a[4]}]
set_property src_info {type:XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM13 [get_ports {ch1_lpddr4_ca_a[5]}]
set_property src_info {type:XDC file:2 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM12 [get_ports {ch1_lpddr4_cke_a[0]}]
set_property src_info {type:XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE9 [get_ports {ch1_lpddr4_dq_b[0]}]
set_property src_info {type:XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC10 [get_ports {ch1_lpddr4_dqs_c_b[0]}]
set_property src_info {type:XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC9 [get_ports {ch1_lpddr4_dqs_t_b[0]}]
set_property src_info {type:XDC file:2 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD10 [get_ports {ch1_lpddr4_dq_b[4]}]
set_property src_info {type:XDC file:2 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB10 [get_ports {ch1_lpddr4_dq_b[6]}]
set_property src_info {type:XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK6 [get_ports {ch1_lpddr4_dqs_c_a[1]}]
set_property src_info {type:XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ7 [get_ports {ch1_lpddr4_dqs_t_a[1]}]
set_property src_info {type:XDC file:2 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL3 [get_ports {ch1_lpddr4_dq_a[14]}]
set_property src_info {type:XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK3 [get_ports {ch1_lpddr4_dq_a[13]}]
set_property src_info {type:XDC file:2 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN9 [get_ports {ch0_lpddr4_dmi_a[0]}]
set_property src_info {type:XDC file:2 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL5 [get_ports {ch0_lpddr4_dq_a[6]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM4 [get_ports {ch0_lpddr4_dq_a[0]}]
set_property src_info {type:XDC file:2 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN5 [get_ports {ch0_lpddr4_dq_a[1]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN7 [get_ports {ch0_lpddr4_dq_a[3]}]
set_property src_info {type:XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN6 [get_ports {ch0_lpddr4_dqs_c_a[0]}]
set_property src_info {type:XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM6 [get_ports {ch0_lpddr4_dqs_t_a[0]}]
set_property src_info {type:XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK2 [get_ports {ch1_lpddr4_dq_a[11]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL8 [get_ports {ch0_lpddr4_dq_a[7]}]
set_property src_info {type:XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL6 [get_ports {ch0_lpddr4_dq_a[4]}]
set_property src_info {type:XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM7 [get_ports {ch0_lpddr4_dq_a[2]}]
set_property src_info {type:XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK7 [get_ports {ch0_lpddr4_dq_a[5]}]
set_property src_info {type:XDC file:2 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE13 [get_ports {ch1_lpddr4_dmi_b[1]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH11 [get_ports {ch1_lpddr4_dq_b[8]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH12 [get_ports {ch1_lpddr4_dq_b[15]}]
set_property src_info {type:XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG12 [get_ports {ch1_lpddr4_dq_b[9]}]
set_property src_info {type:XDC file:2 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE12 [get_ports {ch1_lpddr4_dq_b[11]}]
set_property src_info {type:XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK5 [get_ports {ch1_lpddr4_dq_a[10]}]
set_property src_info {type:XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH9 [get_ports {ch1_lpddr4_dqs_c_b[1]}]
set_property src_info {type:XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG9 [get_ports {ch1_lpddr4_dqs_t_b[1]}]
set_property src_info {type:XDC file:2 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG10 [get_ports {ch1_lpddr4_dq_b[10]}]
set_property src_info {type:XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF11 [get_ports {ch1_lpddr4_dq_b[12]}]
set_property src_info {type:XDC file:2 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG13 [get_ports {ch1_lpddr4_dq_b[14]}]
set_property src_info {type:XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH10 [get_ports {ch1_lpddr4_dq_b[13]}]
set_property src_info {type:XDC file:2 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL13 [get_ports {ch0_lpddr4_dmi_b[0]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK10 [get_ports {ch0_lpddr4_dq_b[5]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ12 [get_ports {ch0_lpddr4_dq_b[6]}]
set_property src_info {type:XDC file:2 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ5 [get_ports {ch1_lpddr4_dq_a[9]}]
set_property src_info {type:XDC file:2 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM12 [get_ports {ch0_lpddr4_dq_b[3]}]
set_property src_info {type:XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL10 [get_ports {ch0_lpddr4_dq_b[2]}]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN11 [get_ports {ch0_lpddr4_dqs_c_b[0]}]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM11 [get_ports {ch0_lpddr4_dqs_t_b[0]}]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN12 [get_ports {ch0_lpddr4_dq_b[1]}]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL11 [get_ports {ch0_lpddr4_dq_b[0]}]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ10 [get_ports {ch0_lpddr4_dq_b[4]}]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK11 [get_ports {ch0_lpddr4_dq_b[7]}]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ2 [get_ports {ch1_lpddr4_dq_a[8]}]
set_property src_info {type:XDC file:2 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH4 [get_ports {ch1_lpddr4_dmi_a[1]}]
set_property src_info {type:XDC file:2 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ3 [get_ports {ch1_lpddr4_dq_a[12]}]
set_property src_info {type:XDC file:2 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL4 [get_ports {ch1_lpddr4_dq_a[15]}]
set_property src_info {type:XDC file:2 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK17 [get_ports {ch0_lpddr4_ca_a[2]}]
set_property src_info {type:XDC file:2 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM16 [get_ports {ch0_lpddr4_cke_a[0]}]
set_property src_info {type:XDC file:2 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH14 [get_ports {ch0_lpddr4_ca_b[0]}]
set_property src_info {type:XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH16 [get_ports {ch0_lpddr4_ca_b[3]}]
set_property src_info {type:XDC file:2 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ17 [get_ports {ch0_lpddr4_ca_b[2]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ15 [get_ports {ch0_lpddr4_ck_c_b[0]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH15 [get_ports {ch0_lpddr4_ck_t_b[0]}]
set_property src_info {type:XDC file:2 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK16 [get_ports {ch0_lpddr4_ca_a[1]}]
set_property src_info {type:XDC file:2 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK18 [get_ports {ch0_lpddr4_ca_b[5]}]
set_property src_info {type:XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL18 [get_ports {ch0_lpddr4_ca_b[4]}]
set_property src_info {type:XDC file:2 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK15 [get_ports {ch0_lpddr4_cke_b[0]}]
set_property src_info {type:XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL14 [get_ports {ch0_lpddr4_ca_b[1]}]
set_property src_info {type:XDC file:2 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB16 [get_ports {ch0_lpddr4_dmi_a[1]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD16 [get_ports {ch0_lpddr4_dq_a[11]}]
set_property src_info {type:XDC file:2 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC16 [get_ports {ch0_lpddr4_dq_a[10]}]
set_property src_info {type:XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB14 [get_ports {ch0_lpddr4_dq_a[12]}]
set_property src_info {type:XDC file:2 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE18 [get_ports {ch0_lpddr4_dq_a[8]}]
set_property src_info {type:XDC file:2 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL15 [get_ports {ch0_lpddr4_ca_a[0]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE16 [get_ports {ch0_lpddr4_dqs_c_a[1]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD15 [get_ports {ch0_lpddr4_dqs_t_a[1]}]
set_property src_info {type:XDC file:2 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE17 [get_ports {ch0_lpddr4_dq_a[13]}]
set_property src_info {type:XDC file:2 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF16 [get_ports {ch0_lpddr4_dq_a[15]}]
set_property src_info {type:XDC file:2 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB15 [get_ports {ch0_lpddr4_dq_a[14]}]
set_property src_info {type:XDC file:2 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF18 [get_ports {ch0_lpddr4_dq_a[9]}]
set_property src_info {type:XDC file:2 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU17 [get_ports {ch0_lpddr4_dqs_c_b[1]}]
set_property src_info {type:XDC file:2 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT17 [get_ports {ch0_lpddr4_dqs_t_b[1]}]
set_property src_info {type:XDC file:2 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV16 [get_ports {ch0_lpddr4_dq_b[11]}]
set_property src_info {type:XDC file:2 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY15 [get_ports {ch0_lpddr4_dq_b[10]}]
set_property src_info {type:XDC file:2 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM18 [get_ports {ch0_lpddr4_cs_a[0]}]
set_property src_info {type:XDC file:2 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA16 [get_ports {ch0_lpddr4_dq_b[8]}]
set_property src_info {type:XDC file:2 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT16 [get_ports {ch0_lpddr4_dq_b[13]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV15 [get_ports {ch0_lpddr4_dmi_b[1]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW16 [get_ports {ch0_lpddr4_cs_b[0]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU15 [get_ports {ch0_lpddr4_dq_b[12]}]
set_property src_info {type:XDC file:2 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA15 [get_ports {ch0_lpddr4_dq_b[15]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY17 [get_ports {ch0_lpddr4_dq_b[9]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW17 [get_ports {ch0_lpddr4_dq_b[14]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG18 [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG17 [get_ports sys_clk_p]
set_property src_info {type:XDC file:2 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN17 [get_ports {ch0_lpddr4_ca_a[3]}]
set_property src_info {type:XDC file:2 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF14 [get_ports {ch0_lpddr4_reset_n[0]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG14 [get_ports {ch1_lpddr4_reset_n[0]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN14 [get_ports {ch0_lpddr4_ck_c_a[0]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM14 [get_ports {ch0_lpddr4_ck_t_a[0]}]
set_property src_info {type:XDC file:2 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM17 [get_ports {ch0_lpddr4_ca_a[4]}]
set_property src_info {type:XDC file:2 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN16 [get_ports {ch0_lpddr4_ca_a[5]}]
