Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[11]/Q
    (Clocked by vsysclk R)
Endpoint: outReg/Q_reg[52]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1969.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 1817.0
Slack: 152.2
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,  132                       
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    51,  131  /PD_TOP        (1.10)
inRegA/Q_reg[11]/CK->Q   DFF_X1*                 rr    147.8    147.8    147.8      0.0      0.0      4.9     34.5      2    51,  131  /PD_TOP        (1.10)
M64/i_0_0_23/A->ZN       INV_X32                 rf    163.8     16.0     15.2      0.8     15.3      8.2    137.3     31   114,  113  /PD_TOP        (1.10)
M64/i_0_0_24/A2->ZN      NOR2_X4                 fr    201.9     38.1     37.9      0.2      7.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A1_1/i_0_116/B->ZN   XNOR2_X2                rr    244.9     43.0     43.0      0.0     24.9      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A1_1/i_0_115/B->ZN   XNOR2_X2                rr    297.9     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A2_1/i_0_117/B->ZN   XNOR2_X2                rr    344.4     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A2_1/i_0_116/B->ZN   XNOR2_X2                rr    397.4     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A3_1/i_0_119/B->ZN   XNOR2_X2                rr    443.9     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A3_1/i_0_118/B->ZN   XNOR2_X2                rr    496.9     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A4_1/i_0_125/B->ZN   XNOR2_X2                rr    543.4     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A4_1/i_0_124/B->ZN   XNOR2_X2                rr    601.5     58.1     58.1      0.0     22.6      5.0     16.7      3   114,  113  /PD_TOP        (1.10)
M64/A5_1/i_0_135/B->ZN   XNOR2_X2                rr    650.1     48.6     47.8      0.8     52.1      0.3      4.0      1    50,   98  /PD_TOP        (1.10)
M64/A5_1/i_0_134/B->ZN   XNOR2_X2                rf    679.0     28.9     28.9      0.0     22.6      3.7      9.4      2    50,   98  /PD_TOP        (1.10)
M64/A6/i_0_146/B->Z      XOR2_X2                 ff    742.2     63.2     62.7      0.5     15.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A7/i_0_142/B->Z      XOR2_X2                 ff    804.1     61.9     61.9      0.0     13.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A8/i_0_122/B->Z      XOR2_X2                 ff    866.0     61.9     61.9      0.0     13.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A9/i_0_58/B->Z       XOR2_X2                 ff    933.6     67.6     67.6      0.0     13.7      0.8     13.0      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_210/A2->ZN
                         NOR2_X4                 fr    964.8     31.2     31.2      0.0     17.1      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_207/A->ZN
                         AOI21_X4                rf    980.7     15.9     15.9      0.0     15.3      0.6      7.7      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_206/A->ZN
                         OAI21_X4                fr   1000.7     20.0     20.0      0.0      9.1      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_205/A2->ZN
                         NAND2_X4                rf   1018.7     18.0     18.0      0.0     18.3      0.6      7.9      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_204/B2->ZN
                         OAI22_X4                fr   1071.7     53.0     53.0      0.0      8.4      1.0     12.1      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_196/A3->ZN
                         NOR3_X4                 rf   1088.8     17.1     17.1      0.0     39.9      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_188/A4->ZN
                         NOR4_X4                 fr   1189.9    101.1    101.1      0.0      6.6      1.0     12.0      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_181/A3->ZN
                         NOR3_X4                 rf   1207.7     17.8     17.8      0.0     61.3      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_256/A4->ZN
                         NOR4_X4                 fr   1309.3    101.6    101.6      0.0      6.6      1.0     12.1      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_254/A3->ZN
                         NOR3_X4                 rf   1327.1     17.8     17.8      0.0     61.7      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_251/A4->ZN
                         NOR4_X4                 fr   1440.5    113.4    113.4      0.0      6.6      1.3     16.5      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_242/A3->ZN
                         NOR3_X4                 rf   1458.5     18.0     18.0      0.0     72.2      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_241/A3->ZN
                         NOR3_X4                 fr   1533.8     75.3     75.3      0.0      6.6      1.2     16.8      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_224/A1->ZN
                         NOR2_X4                 rf   1544.8     11.0     11.0      0.0     49.9      0.3      4.4      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_223/A2->ZN
                         NOR2_X4                 fr   1587.3     42.5     42.5      0.0      5.6      1.2     16.7      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_134/B2->ZN
                         OAI21_X4                rf   1611.6     24.3     24.3      0.0     29.8      0.6      7.8      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_132/B2->ZN
                         OAI22_X4*               fr   1687.1     75.5     75.5      0.0     10.8      0.6     30.5      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_131/A->ZN
                         INV_X8                  rf   1695.1      8.0      8.0      0.0     15.3      0.6      7.9      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_125/B2->ZN
                         OAI22_X4                fr   1735.7     40.6     40.6      0.0      3.9      0.3      4.0      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_124/B->ZN
                         XNOR2_X2                rr   1784.0     48.3     48.3      0.0     29.8      5.2      7.5      1    71,   59  /PD_TOP        (1.10)
outReg/i_0_54/A2->ZN     AND2_X4                 rr   1817.0     31.9     31.9      0.0     30.6      0.3      1.4      1    51,  131  /PD_TOP        (1.10)
outReg/Q_reg[52]/D       DFF_X1                   r   1817.0      1.1               1.1      6.3                             51,  131  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1914.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 216.9
Slack: 1698.0
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        4.2     87.1      6    47,  178                       
inRegA/i_0_0/A2->ZN      OR2_X4                  rr    216.9     16.6     16.6      0.0      0.0      0.3      1.2      1    51,  131  /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            r    216.9      0.3               0.3      5.2                             51,  131  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outReg/Q_reg[61]/Q
    (Clocked by vsysclk R)
Endpoint: c[61]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 112.6
Slack: 1387.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,  132                       
outReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    51,  131  /PD_TOP        (1.10)
outReg/Q_reg[61]/CK->Q   DFF_X1                  rr    112.0    112.0    112.0      0.0      0.0      3.8     13.8      1    51,  131  /PD_TOP        (1.10)
c[61]                                             r    112.6      0.6               0.6     34.4                              0,  114                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
