Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Top_map.ncd Top.ngd Top.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Fri Aug 21 18:44:27 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 5,316 out of 202,800    2%
    Number used as Flip Flops:                 788
    Number used as Latches:                    131
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:            4,397
  Number of Slice LUTs:                     35,910 out of 101,400   35%
    Number used as logic:                   35,861 out of 101,400   35%
      Number using O6 output only:          23,991
      Number using O5 output only:             385
      Number using O5 and O6:               11,485
      Number used as ROM:                        0
    Number used as Memory:                       3 out of  35,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             3
        Number using O6 output only:             3
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     46
      Number with same-slice register load:      0
      Number with same-slice carry load:        46
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 9,227 out of  25,350   36%
  Number of LUT Flip Flop pairs used:       35,933
    Number with an unused Flip Flop:        30,662 out of  35,933   85%
    Number with an unused LUT:                  23 out of  35,933    1%
    Number of fully used LUT-FF pairs:       5,248 out of  35,933   14%
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             110 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     400    8%
    Number of LOCed IOBs:                       34 out of      34  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            2 out of     600    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.79

Peak Memory Usage:  5698 MB
Total REAL time to MAP completion:  4 mins 14 secs 
Total CPU time to MAP completion:   3 mins 54 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <SW<8>> is placed at site <AE10>. The corresponding BUFGCTRL
   component <SW_8_IBUF_BUFG> is placed at site <BUFGCTRL_X0Y3>. The clock IO
   can use the fast path between the IOB and the Clock Buffer if the IOB is
   placed on a Clock Capable IOB site that has dedicated fast path to BUFGCTRL
   sites in its half of the device (TOP or BOTTOM). You may want to analyze why
   this problem exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <SW<8>.PAD> allowing
   your design to continue. This constraint disables all clock placer rules
   related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   a1/mode[3]_GND_162_o_Mux_86_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network SW<9>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 1 more times for the following
   (max. 5 shown):
   RSTN_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 200 block(s) removed
 191 block(s) optimized away
  73 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_103_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_103_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_103_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_103_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_107_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_107_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_107_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_107_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_111_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_111_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_111_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_111_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_115_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_115_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_115_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_115_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_119_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_119_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_119_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_119_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_123_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_123_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_123_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_123_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_127_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_127_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_127_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_127_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_131_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_131_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_131_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_131_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_135_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_135_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_135_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_135_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_139_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_139_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_139_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_139_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_143_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_143_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_143_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_143_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_147_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_147_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_147_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_147_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_151_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_151_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_151_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_151_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_155_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_155_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_155_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_155_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_159_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_159_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_159_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_159_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_163_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_163_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_163_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_163_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_167_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_167_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_167_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_167_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_171_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_171_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_171_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_171_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_175_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_175_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_175_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_175_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_179_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_179_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_179_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_179_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_183_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_183_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_183_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_183_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_187_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_187_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_187_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_187_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_191_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_191_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_191_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_191_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_195_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_195_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_195_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_195_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_199_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_199_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_199_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_199_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_19_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_19_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_19_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_19_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_203_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_203_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_203_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_203_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_207_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_207_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_207_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_207_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_211_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_211_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_211_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_211_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_215_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_215_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_215_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_215_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_219_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_219_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_219_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_219_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_223_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_223_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_223_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_223_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_227_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_227_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_227_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_227_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_231_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_231_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_231_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_231_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_235_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_235_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_235_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_235_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_239_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_239_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_239_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_239_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_23_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_23_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_23_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_23_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_243_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_243_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_243_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_243_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_247_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_247_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_247_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_247_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_251_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_251_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_251_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_251_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_255_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_255_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_255_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_255_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_259_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_27_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_27_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_27_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_27_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_31_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_31_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_31_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_31_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_35_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_35_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_35_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_35_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_39_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_39_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_39_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_39_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_43_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_43_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_43_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_43_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_47_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_47_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_47_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_47_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_51_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_51_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_51_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_51_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_55_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_55_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_55_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_55_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_59_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_59_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_59_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_59_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_63_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_63_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_63_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_63_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_67_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_67_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_67_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_67_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_71_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_71_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_71_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_71_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_75_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_75_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_75_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_75_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_79_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_79_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_79_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_79_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_83_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_83_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_83_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_83_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_87_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_87_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_87_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_87_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_91_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_91_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_91_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_91_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_95_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_95_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_95_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_95_OUT61" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_99_OUT62" (ROM) removed.
Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_99_OUT_lut<0>124" (ROM)
removed.
 The signal "a1/d1/Madd_GND_91_o_GND_91_o_add_99_OUT61" is loadless and has been
removed.
  Loadless block "a1/d1/Madd_GND_91_o_GND_91_o_add_99_OUT61" (ROM) removed.
Loadless block "a1/m0/ADDERTREE_INTERNAL_Madd1462" (ROM) removed.
Loadless block "a1/m0/ADDERTREE_INTERNAL_Madd2862" (ROM) removed.
Loadless block "a1/m0/ADDERTREE_INTERNAL_Madd4461" (ROM) removed.
Loadless block "a1/m0/ADDERTREE_INTERNAL_Madd5861" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m6/XLXI_2/XLXI_3/XLXN_14" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_3/XLXI_3" (AND) removed.
  The signal "m6/XLXI_2/XLXI_3/XLXN_6" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_3/XLXI_2" (BUF) removed.
  The signal "m6/XLXI_2/XLXI_3/XLXN_5" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_3/XLXI_1" (BUF) removed.
The signal "m6/XLXI_2/XLXI_3/XLXN_15" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_3/XLXI_4" (AND) removed.
The signal "m6/XLXI_2/XLXI_3/XLXN_17" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_3/XLXI_6" (AND) removed.
The signal "m6/XLXI_2/XLXI_3/XLXN_16" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_3/XLXI_5" (AND) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_14" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_3" (AND) removed.
  The signal "m6/XLXI_2/XLXI_2/XLXN_6" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_2/XLXI_2" (BUF) removed.
  The signal "m6/XLXI_2/XLXI_2/XLXN_5" is unused and has been removed.
   Unused block "m6/XLXI_2/XLXI_2/XLXI_1" (BUF) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_15" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_4" (AND) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_17" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_6" (AND) removed.
The signal "m6/XLXI_2/XLXI_2/XLXN_16" is unused and has been removed.
 Unused block "m6/XLXI_2/XLXI_2/XLXI_5" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
LUT2 		a1/d0/Madd_GND_90_o_GND_90_o_add_8_OUT2
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd143
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1441
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1442
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1443
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1444
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1445
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1446
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1447
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1448
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1449
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1450
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1451
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1452
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1453
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1454
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1455
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1456
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1457
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1458
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1459
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1460
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd1461
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>50
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>51
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>52
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>53
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>54
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>55
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>56
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>57
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>58
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>59
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>60
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>61
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd14_lut<0>62
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd171
   optimized to 0
LUT2 		a1/m0/ADDERTREE_INTERNAL_Madd1732
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd210
   optimized to 0
LUT2 		a1/m0/ADDERTREE_INTERNAL_Madd241
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2810
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2811
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2812
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2813
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2814
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2815
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2816
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2817
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2818
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2819
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd282
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd283
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd284
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd285
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2857
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2858
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2859
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd286
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2860
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd2861
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd287
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd288
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd289
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>10
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>11
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>12
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>13
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>14
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>15
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>3
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>4
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>5
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>6
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>7
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>8
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd28_lut<0>9
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd443
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4440
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4441
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4442
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4443
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4444
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4445
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4446
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4447
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4448
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4449
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4450
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4451
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4452
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4453
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4454
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4455
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4456
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4457
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4458
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4459
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd4460
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>49
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>50
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>51
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>52
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>53
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>54
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>55
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>56
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>57
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>58
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>59
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>60
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd44_lut<0>61
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5810
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5811
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5812
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5813
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5814
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5815
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5816
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5817
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5818
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5819
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd582
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd583
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd584
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd585
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5856
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5857
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5858
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5859
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd586
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd5860
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd587
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd588
   optimized to 0
LUT3 		a1/m0/ADDERTREE_INTERNAL_Madd589
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>10
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>11
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>12
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>13
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>14
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>15
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>3
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>4
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>5
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>6
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>7
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>8
   optimized to 0
LUT4 		a1/m0/ADDERTREE_INTERNAL_Madd58_lut<0>9
   optimized to 0
AND2 		m6/XLXI_2/XLXI_1/XLXI_19
AND2 		m6/XLXI_2/XLXI_1/XLXI_24
AND2 		m6/XLXI_2/XLXI_1/XLXI_25
AND2 		m6/XLXI_2/XLXI_1/XLXI_26
AND2 		m6/XLXI_2/XLXI_2/XLXI_10
OR4 		m6/XLXI_2/XLXI_2/XLXI_11
AND2 		m6/XLXI_2/XLXI_2/XLXI_7
AND2 		m6/XLXI_2/XLXI_2/XLXI_8
AND2 		m6/XLXI_2/XLXI_2/XLXI_9
AND2 		m6/XLXI_2/XLXI_3/XLXI_10
OR4 		m6/XLXI_2/XLXI_3/XLXI_11
AND2 		m6/XLXI_2/XLXI_3/XLXI_7
AND2 		m6/XLXI_2/XLXI_3/XLXI_8
AND2 		m6/XLXI_2/XLXI_3/XLXI_9
VCC 		m6/XLXI_2/XLXI_6
INV 		m6/XLXI_3/XLXI_99
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>100
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>101
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>102
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>103
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>104
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>105
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>106
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>107
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>108
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>109
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>110
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>111
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>112
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>113
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>114
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>115
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>116
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>117
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>118
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>119
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>120
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>121
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>122
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>123
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>97
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>98
   optimized to 1
LUT3 		a1/d1/Madd_GND_91_o_GND_91_o_add_15_OUT_lut<0>99
   optimized to 1

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RSTN                               | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| SEGLED_CLK                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_CLR                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_DO                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_PEN                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<12>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<13>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
