INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2458] undeclared symbol w_out, assumed default net type wire [/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/new/DP.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/new/dataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module outBuff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/imports/new/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module BCDtoSEG
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
