test_vmaxsw_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 00000000, 00000000, 00000000]

test_vmaxsw_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_5_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000000, 00000000]

test_vmaxsw_6_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000000, 00000000]

test_vmaxsw_7_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_8_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_9_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_10_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_11_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 00000000, 11223344, 55667788]

test_vmaxsw_12_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_13_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 00000000, 41700000, 00000000]

test_vmaxsw_14_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_15_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 7FFFFFFF, 00000000]

test_vmaxsw_16_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_17_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 41A00000, 00000000, 41F00000]

test_vmaxsw_18_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 04010203]

test_vmaxsw_19_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00010203, 04050607]

test_vmaxsw_20_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_21_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00020003]

test_vmaxsw_22_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00020081, 00000000, 00030082]

test_vmaxsw_23_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 7070FFFF, 00000000, 00000000]

test_vmaxsw_24_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 0000007F, 00000000, 00010080]

test_vmaxsw_25_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_26_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_27_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 00000001, 00000001, 00000001]

test_vmaxsw_28_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_29_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_30_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000001, 00000001]

test_vmaxsw_31_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000001, 00000001]

test_vmaxsw_32_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_33_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_34_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_35_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_36_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 00000001, 11223344, 55667788]

test_vmaxsw_37_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_38_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 00000001, 41700000, 00000001]

test_vmaxsw_39_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_40_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 7FFFFFFF, 00000001]

test_vmaxsw_41_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_42_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 41A00000, 00000001, 41F00000]

test_vmaxsw_43_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 04010203]

test_vmaxsw_44_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00010203, 04050607]

test_vmaxsw_45_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_46_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00020003]

test_vmaxsw_47_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 00020081, 00000001, 00030082]

test_vmaxsw_48_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000001, 7070FFFF, 00000001, 00000001]

test_vmaxsw_49_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000001, 0000007F, 00000001, 00010080]

test_vmaxsw_50_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_51_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, 00000000, 00000000, 00000000]

test_vmaxsw_52_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [0000FFFF, 00000001, 00000001, 00000001]

test_vmaxsw_53_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_54_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_55_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000000, FFFF0000]

test_vmaxsw_56_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000000, FFFF00FF]

test_vmaxsw_57_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_58_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_59_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_60_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_61_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, FFFF0000, 11223344, 55667788]

test_vmaxsw_62_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_63_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, FFFF0000, 41700000, FFFF0000]

test_vmaxsw_64_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_65_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 7FFFFFFF, FFFF0000]

test_vmaxsw_66_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vmaxsw_67_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [0000FFFF, 41A00000, 00000000, 41F00000]

test_vmaxsw_68_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 04010203]

test_vmaxsw_69_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00010203, 04050607]

test_vmaxsw_70_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vmaxsw_71_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000001, 00020003]

test_vmaxsw_72_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [0000FFFF, 00020081, 00000000, 00030082]

test_vmaxsw_73_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, 7070FFFF, 00000000, 00000000]

test_vmaxsw_74_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000FFFF, 0000007F, 00000000, 00010080]

test_vmaxsw_75_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFFFFFF, 00000000, FFFFFFFF]

test_vmaxsw_76_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_77_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_78_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_79_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_80_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 08090A0B, 0C0D0E0F]

test_vmaxsw_81_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_82_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_83_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 08090A0B, 0C0D0E0F]

test_vmaxsw_84_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08090A0B, 0C0D0E0F]

test_vmaxsw_85_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_86_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 04050607, 11223344, 55667788]

test_vmaxsw_87_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_88_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 04050607, 41700000, 0C0D0E0F]

test_vmaxsw_89_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_90_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00010203, 04050607, 7FFFFFFF, 0C0D0E0F]

test_vmaxsw_91_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_92_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00010203, 41A00000, 08090A0B, 41F00000]

test_vmaxsw_93_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_94_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_95_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_96_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_97_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_98_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00010203, 7070FFFF, 08090A0B, 0C0D0E0F]

test_vmaxsw_99_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_100_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_101_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_102_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_103_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_104_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [000D000D, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_105_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 000D000D, 000D000D]

test_vmaxsw_106_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 000D000D, 000D000D, 000D000D]

test_vmaxsw_107_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_108_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_109_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_110_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_111_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 000D000D, 11223344, 55667788]

test_vmaxsw_112_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_113_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 000D000D, 41700000, 000D000D]

test_vmaxsw_114_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_115_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 7FFFFFFF, 000D000D]

test_vmaxsw_116_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_117_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [000D000D, 41A00000, 000D000D, 41F00000]

test_vmaxsw_118_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 04010203]

test_vmaxsw_119_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 04050607]

test_vmaxsw_120_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_121_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_122_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_123_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [000D000D, 7070FFFF, 000D000D, 000D000D]

test_vmaxsw_124_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_125_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_126_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000000, 00000000]

test_vmaxsw_127_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000001, 00000001]

test_vmaxsw_128_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000000, FFFF0000]

test_vmaxsw_129_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00112233, 44556677, 08090A0B, 0C0D0E0F]

test_vmaxsw_130_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00112233, 44556677, 000D000D, 000D000D]

test_vmaxsw_131_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 44556677, FF0000FF, FFFF00FF]

test_vmaxsw_132_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 44556677, 04040404, 04040404]

test_vmaxsw_133_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 44556677, 07070707, 07070707]

test_vmaxsw_134_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 44556677, 08080808, 08080808]

test_vmaxsw_135_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 44556677, 12121212, 12121212]

test_vmaxsw_136_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 44556677, 11223344, 55667788]

test_vmaxsw_137_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 44556677, 3F8CCCCD, 3FF33333]

test_vmaxsw_138_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 44556677, 41700000, CCDDEEFF]

test_vmaxsw_139_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 44556677, 7F800A0B, 0C0D0E0F]

test_vmaxsw_140_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 7FFFFFFF, CCDDEEFF]

test_vmaxsw_141_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00112233, 44556677, BF8CCCCD, CCDDEEFF]

test_vmaxsw_142_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00112233, 44556677, C1A00000, 41F00000]

test_vmaxsw_143_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00112233, 44556677, CDCDCDCD, 04010203]

test_vmaxsw_144_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00010203, 04050607]

test_vmaxsw_145_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00112233, 44556677, FEFEFEFE, FEFEFEFE]

test_vmaxsw_146_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000001, 00020003]

test_vmaxsw_147_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFCFF7D, 00030082]

test_vmaxsw_148_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00112233, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_149_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFEFF7F, 00010080]

test_vmaxsw_150_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFFFFFF, FFFFFFFF]

test_vmaxsw_151_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000000, 00000000]

test_vmaxsw_152_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000001, 00000001]

test_vmaxsw_153_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000000, FFFF00FF]

test_vmaxsw_154_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00FFFF00, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_155_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00FFFF00, 000D000D, 000D000D, 000D000D]

test_vmaxsw_156_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00FFFF00, 44556677, FF0000FF, FFFF00FF]

test_vmaxsw_157_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_158_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_159_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_160_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_161_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 0000FF00, 11223344, 55667788]

test_vmaxsw_162_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_163_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 0000FF00, 41700000, FFFF00FF]

test_vmaxsw_164_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_165_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 7FFFFFFF, FFFF00FF]

test_vmaxsw_166_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vmaxsw_167_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00FFFF00, 41A00000, FF0000FF, 41F00000]

test_vmaxsw_168_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, 04010203]

test_vmaxsw_169_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00010203, 04050607]

test_vmaxsw_170_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vmaxsw_171_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000001, 00020003]

test_vmaxsw_172_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00FFFF00, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_173_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_174_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFEFF7F, 00010080]

test_vmaxsw_175_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFFFFFF, FFFFFFFF]

test_vmaxsw_176_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_177_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_178_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_179_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [04040404, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_180_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_181_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [04040404, 44556677, 04040404, 04040404]

test_vmaxsw_182_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_183_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_184_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_185_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_186_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 04040404, 11223344, 55667788]

test_vmaxsw_187_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_188_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 04040404, 41700000, 04040404]

test_vmaxsw_189_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_190_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [04040404, 04040404, 7FFFFFFF, 04040404]

test_vmaxsw_191_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_192_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [04040404, 41A00000, 04040404, 41F00000]

test_vmaxsw_193_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_194_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04050607]

test_vmaxsw_195_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_196_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_197_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_198_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [04040404, 7070FFFF, 04040404, 04040404]

test_vmaxsw_199_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_200_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_201_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_202_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_203_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_204_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [07070707, 07070707, 08090A0B, 0C0D0E0F]

test_vmaxsw_205_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_206_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [07070707, 44556677, 07070707, 07070707]

test_vmaxsw_207_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_208_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_209_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_210_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_211_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 07070707, 11223344, 55667788]

test_vmaxsw_212_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_213_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 07070707, 41700000, 07070707]

test_vmaxsw_214_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 07070707, 7F800A0B, 0C0D0E0F]

test_vmaxsw_215_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [07070707, 07070707, 7FFFFFFF, 07070707]

test_vmaxsw_216_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_217_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [07070707, 41A00000, 07070707, 41F00000]

test_vmaxsw_218_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_219_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_220_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_221_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_222_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_223_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [07070707, 7070FFFF, 07070707, 07070707]

test_vmaxsw_224_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_225_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_226_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_227_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_228_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_229_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08090A0B, 0C0D0E0F]

test_vmaxsw_230_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_231_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [08080808, 44556677, 08080808, 08080808]

test_vmaxsw_232_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_233_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_234_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_235_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_236_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 08080808, 11223344, 55667788]

test_vmaxsw_237_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_238_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 08080808, 41700000, 08080808]

test_vmaxsw_239_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 08080808, 7F800A0B, 0C0D0E0F]

test_vmaxsw_240_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [08080808, 08080808, 7FFFFFFF, 08080808]

test_vmaxsw_241_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_242_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [08080808, 41A00000, 08080808, 41F00000]

test_vmaxsw_243_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_244_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_245_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_246_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_247_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_248_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [08080808, 7070FFFF, 08080808, 08080808]

test_vmaxsw_249_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_250_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_251_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_252_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_253_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_254_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_255_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_256_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [12121212, 44556677, 12121212, 12121212]

test_vmaxsw_257_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_258_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_259_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_260_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_261_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 12121212, 12121212, 55667788]

test_vmaxsw_262_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_263_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 12121212, 41700000, 12121212]

test_vmaxsw_264_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 12121212, 7F800A0B, 12121212]

test_vmaxsw_265_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [12121212, 12121212, 7FFFFFFF, 12121212]

test_vmaxsw_266_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_267_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12121212, 41A00000, 12121212, 41F00000]

test_vmaxsw_268_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_269_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_270_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_271_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_272_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_273_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [12121212, 7070FFFF, 12121212, 12121212]

test_vmaxsw_274_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_275_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_276_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12345678, 00000000, 11223344, 55667788]

test_vmaxsw_277_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [12345678, 00000001, 11223344, 55667788]

test_vmaxsw_278_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12345678, FFFF0000, 11223344, 55667788]

test_vmaxsw_279_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [12345678, 04050607, 11223344, 55667788]

test_vmaxsw_280_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [12345678, 000D000D, 11223344, 55667788]

test_vmaxsw_281_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [12345678, 44556677, 11223344, 55667788]

test_vmaxsw_282_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12345678, 0000FF00, 11223344, 55667788]

test_vmaxsw_283_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [12345678, 04040404, 11223344, 55667788]

test_vmaxsw_284_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [12345678, 07070707, 11223344, 55667788]

test_vmaxsw_285_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [12345678, 08080808, 11223344, 55667788]

test_vmaxsw_286_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12345678, 12121212, 12121212, 55667788]

test_vmaxsw_287_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 55667788]

test_vmaxsw_288_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, 55667788]

test_vmaxsw_289_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 55667788]

test_vmaxsw_290_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [12345678, 87654321, 7FFFFFFF, 55667788]

test_vmaxsw_291_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12345678, BFC00000, 11223344, 55667788]

test_vmaxsw_292_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12345678, 41A00000, 11223344, 55667788]

test_vmaxsw_293_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [12345678, CDCDCDCD, 11223344, 55667788]

test_vmaxsw_294_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [12345678, FCFDFEFF, 11223344, 55667788]

test_vmaxsw_295_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [12345678, FEFEFEFE, 11223344, 55667788]

test_vmaxsw_296_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [12345678, FFFEFFFF, 11223344, 55667788]

test_vmaxsw_297_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [12345678, 00020081, 11223344, 55667788]

test_vmaxsw_298_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [12345678, 7070FFFF, 11223344, 55667788]

test_vmaxsw_299_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [12345678, 0000007F, 11223344, 55667788]

test_vmaxsw_300_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [12345678, FFFFFFFF, 11223344, 55667788]

test_vmaxsw_301_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_302_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_303_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_304_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_305_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_306_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [3F800000, 44556677, 3F8CCCCD, 3FF33333]

test_vmaxsw_307_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_308_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_309_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_310_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_311_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_312_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 55667788]

test_vmaxsw_313_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 3FC00000, 41700000, 3FF33333]

test_vmaxsw_314_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 3FC00000, 7F800A0B, 3FF33333]

test_vmaxsw_315_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 7FFFFFFF, 3FF33333]

test_vmaxsw_316_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_317_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [3F800000, 41A00000, 3F8CCCCD, 41F00000]

test_vmaxsw_318_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_319_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_320_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_321_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_322_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_323_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [3F800000, 7070FFFF, 3F8CCCCD, 3FF33333]

test_vmaxsw_324_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_325_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_326_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [41200000, 00000000, 41700000, 00000000]

test_vmaxsw_327_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [41200000, 00000001, 41700000, 00000001]

test_vmaxsw_328_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [41200000, FFFF0000, 41700000, FFFF0000]

test_vmaxsw_329_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [41200000, 04050607, 41700000, 0C0D0E0F]

test_vmaxsw_330_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [41200000, 000D000D, 41700000, 000D000D]

test_vmaxsw_331_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [41200000, 44556677, 41700000, CCDDEEFF]

test_vmaxsw_332_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [41200000, 0000FF00, 41700000, FFFF00FF]

test_vmaxsw_333_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [41200000, 04040404, 41700000, 04040404]

test_vmaxsw_334_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [41200000, 07070707, 41700000, 07070707]

test_vmaxsw_335_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [41200000, 08080808, 41700000, 08080808]

test_vmaxsw_336_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [41200000, 12121212, 41700000, 12121212]

test_vmaxsw_337_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, 55667788]

test_vmaxsw_338_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [41200000, 3FC00000, 41700000, 3FF33333]

test_vmaxsw_339_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_340_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [41200000, C1200000, 7FFFFFFF, C1700000]

test_vmaxsw_341_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vmaxsw_342_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [41200000, 41A00000, 41700000, 41F00000]

test_vmaxsw_343_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [41200000, CDCDCDCD, 41700000, 04010203]

test_vmaxsw_344_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [41200000, FCFDFEFF, 41700000, 04050607]

test_vmaxsw_345_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [41200000, FEFEFEFE, 41700000, FEFEFEFE]

test_vmaxsw_346_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [41200000, FFFEFFFF, 41700000, 00020003]

test_vmaxsw_347_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [41200000, 00020081, 41700000, 00030082]

test_vmaxsw_348_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [41200000, 7070FFFF, 41700000, 00000000]

test_vmaxsw_349_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [41200000, 0000007F, 41700000, 00010080]

test_vmaxsw_350_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [41200000, FFFFFFFF, 41700000, FFFFFFFF]

test_vmaxsw_351_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_352_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_353_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_354_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_355_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_356_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7F800203, 44556677, 7F800A0B, 0C0D0E0F]

test_vmaxsw_357_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_358_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_359_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [7F800203, 07070707, 7F800A0B, 0C0D0E0F]

test_vmaxsw_360_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [7F800203, 08080808, 7F800A0B, 0C0D0E0F]

test_vmaxsw_361_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [7F800203, 12121212, 7F800A0B, 12121212]

test_vmaxsw_362_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 55667788]

test_vmaxsw_363_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [7F800203, 3FC00000, 7F800A0B, 3FF33333]

test_vmaxsw_364_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_365_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7FFFFFFF, 0C0D0E0F]

test_vmaxsw_366_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_367_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [7F800203, 41A00000, 7F800A0B, 41F00000]

test_vmaxsw_368_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_369_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_370_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_371_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_372_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_373_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [7F800203, 7070FFFF, 7F800A0B, 0C0D0E0F]

test_vmaxsw_374_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_375_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_376_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 7FFFFFFF, 00000000]

test_vmaxsw_377_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 7FFFFFFF, 00000001]

test_vmaxsw_378_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 7FFFFFFF, FFFF0000]

test_vmaxsw_379_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 7FFFFFFF, 0C0D0E0F]

test_vmaxsw_380_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 7FFFFFFF, 000D000D]

test_vmaxsw_381_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 7FFFFFFF, CCDDEEFF]

test_vmaxsw_382_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 7FFFFFFF, FFFF00FF]

test_vmaxsw_383_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 7FFFFFFF, 04040404]

test_vmaxsw_384_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 7FFFFFFF, 07070707]

test_vmaxsw_385_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 7FFFFFFF, 08080808]

test_vmaxsw_386_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 7FFFFFFF, 12121212]

test_vmaxsw_387_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 87654321, 7FFFFFFF, 55667788]

test_vmaxsw_388_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 7FFFFFFF, 3FF33333]

test_vmaxsw_389_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 7FFFFFFF, C1700000]

test_vmaxsw_390_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7FFFFFFF, 0C0D0E0F]

test_vmaxsw_391_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, 7FFFFFFF, BFF33333]

test_vmaxsw_392_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, 7FFFFFFF, 41F00000]

test_vmaxsw_393_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, 7FFFFFFF, 04010203]

test_vmaxsw_394_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 7FFFFFFF, 04050607]

test_vmaxsw_395_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 7FFFFFFF, FEFEFEFE]

test_vmaxsw_396_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 7FFFFFFF, 00020003]

test_vmaxsw_397_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 7FFFFFFF, 00030082]

test_vmaxsw_398_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 7FFFFFFF, 00000000]

test_vmaxsw_399_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 7FFFFFFF, 00010080]

test_vmaxsw_400_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 7FFFFFFF, FFFFFFFF]

test_vmaxsw_401_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_402_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_403_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vmaxsw_404_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_405_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_406_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, BF8CCCCD, CCDDEEFF]

test_vmaxsw_407_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vmaxsw_408_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_409_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_410_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_411_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_412_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, BFC00000, 11223344, 55667788]

test_vmaxsw_413_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_414_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vmaxsw_415_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_416_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, 7FFFFFFF, BFF33333]

test_vmaxsw_417_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vmaxsw_418_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vmaxsw_419_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vmaxsw_420_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vmaxsw_421_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vmaxsw_422_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_423_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_424_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vmaxsw_425_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vmaxsw_426_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 41A00000, 00000000, 41F00000]

test_vmaxsw_427_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 41A00000, 00000001, 41F00000]

test_vmaxsw_428_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 41A00000, 00000000, 41F00000]

test_vmaxsw_429_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 41A00000, 08090A0B, 41F00000]

test_vmaxsw_430_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 41A00000, 000D000D, 41F00000]

test_vmaxsw_431_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, C1A00000, 41F00000]

test_vmaxsw_432_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 41A00000, FF0000FF, 41F00000]

test_vmaxsw_433_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 41A00000, 04040404, 41F00000]

test_vmaxsw_434_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 41A00000, 07070707, 41F00000]

test_vmaxsw_435_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 41A00000, 08080808, 41F00000]

test_vmaxsw_436_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 41A00000, 12121212, 41F00000]

test_vmaxsw_437_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 41A00000, 11223344, 55667788]

test_vmaxsw_438_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 41A00000, 3F8CCCCD, 41F00000]

test_vmaxsw_439_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 41A00000, 41700000, 41F00000]

test_vmaxsw_440_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 41A00000, 7F800A0B, 41F00000]

test_vmaxsw_441_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, 7FFFFFFF, 41F00000]

test_vmaxsw_442_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vmaxsw_443_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [CDCDCDCD, 41A00000, CDCDCDCD, 41F00000]

test_vmaxsw_444_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [F8F9FAFB, 41A00000, 00010203, 41F00000]

test_vmaxsw_445_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFEFEFE, 41A00000, FEFEFEFE, 41F00000]

test_vmaxsw_446_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, 41A00000, 00000001, 41F00000]

test_vmaxsw_447_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 41A00000, FFFCFF7D, 41F00000]

test_vmaxsw_448_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 41F00000]

test_vmaxsw_449_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 41A00000, FFFEFF7F, 41F00000]

test_vmaxsw_450_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 41A00000, FFFFFFFF, 41F00000]

test_vmaxsw_451_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 04010203]

test_vmaxsw_452_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 04010203]

test_vmaxsw_453_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, 04010203]

test_vmaxsw_454_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_455_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 04010203]

test_vmaxsw_456_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, CDCDCDCD, 04010203]

test_vmaxsw_457_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, 04010203]

test_vmaxsw_458_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_459_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_460_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_461_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_462_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, CDCDCDCD, 11223344, 55667788]

test_vmaxsw_463_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_464_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, CDCDCDCD, 41700000, 04010203]

test_vmaxsw_465_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_466_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, 7FFFFFFF, 04010203]

test_vmaxsw_467_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vmaxsw_468_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [CDCDCDCD, 41A00000, CDCDCDCD, 41F00000]

test_vmaxsw_469_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vmaxsw_470_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, 04010203]

test_vmaxsw_471_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 04010203]

test_vmaxsw_472_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 04010203]

test_vmaxsw_473_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 04010203]

test_vmaxsw_474_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 04010203]

test_vmaxsw_475_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 04010203]

test_vmaxsw_476_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00010203, 04050607]

test_vmaxsw_477_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00010203, 04050607]

test_vmaxsw_478_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00010203, 04050607]

test_vmaxsw_479_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_480_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 04050607]

test_vmaxsw_481_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00010203, 04050607]

test_vmaxsw_482_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00010203, 04050607]

test_vmaxsw_483_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04050607]

test_vmaxsw_484_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_485_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_486_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_487_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, FCFDFEFF, 11223344, 55667788]

test_vmaxsw_488_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_489_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, FCFDFEFF, 41700000, 04050607]

test_vmaxsw_490_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_491_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 7FFFFFFF, 04050607]

test_vmaxsw_492_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vmaxsw_493_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [F8F9FAFB, 41A00000, 00010203, 41F00000]

test_vmaxsw_494_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vmaxsw_495_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 00010203, 04050607]

test_vmaxsw_496_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00010203, 04050607]

test_vmaxsw_497_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 00010203, 04050607]

test_vmaxsw_498_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 00010203, 04050607]

test_vmaxsw_499_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 00010203, 04050607]

test_vmaxsw_500_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00010203, 04050607]

test_vmaxsw_501_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_502_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_503_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vmaxsw_504_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_505_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_506_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FEFEFEFE, FEFEFEFE]

test_vmaxsw_507_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vmaxsw_508_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_509_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_510_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_511_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_512_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, FEFEFEFE, 11223344, 55667788]

test_vmaxsw_513_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_514_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, FEFEFEFE, 41700000, FEFEFEFE]

test_vmaxsw_515_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_516_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 7FFFFFFF, FEFEFEFE]

test_vmaxsw_517_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vmaxsw_518_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FEFEFEFE, 41A00000, FEFEFEFE, 41F00000]

test_vmaxsw_519_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, 04010203]

test_vmaxsw_520_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, 00010203, 04050607]

test_vmaxsw_521_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vmaxsw_522_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_523_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_524_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vmaxsw_525_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vmaxsw_526_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00020003]

test_vmaxsw_527_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00020003]

test_vmaxsw_528_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000001, 00020003]

test_vmaxsw_529_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_530_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_531_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, 00000001, 00020003]

test_vmaxsw_532_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, 00000001, 00020003]

test_vmaxsw_533_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_534_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_535_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_536_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_537_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, FFFEFFFF, 11223344, 55667788]

test_vmaxsw_538_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_539_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, FFFEFFFF, 41700000, 00020003]

test_vmaxsw_540_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_541_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 7FFFFFFF, 00020003]

test_vmaxsw_542_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vmaxsw_543_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFCFFFD, 41A00000, 00000001, 41F00000]

test_vmaxsw_544_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 04010203]

test_vmaxsw_545_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00010203, 04050607]

test_vmaxsw_546_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vmaxsw_547_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 00000001, 00030082]

test_vmaxsw_548_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 00000001, 00020003]

test_vmaxsw_549_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 00000001, 00020003]

test_vmaxsw_550_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000001, 00020003]

test_vmaxsw_551_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00020081, 00000000, 00030082]

test_vmaxsw_552_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00020081, 00000001, 00030082]

test_vmaxsw_553_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 00020081, 00000000, 00030082]

test_vmaxsw_554_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_555_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_556_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFCFF7D, 00030082]

test_vmaxsw_557_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_558_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_559_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_560_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_561_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_562_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 00020081, 11223344, 55667788]

test_vmaxsw_563_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_564_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 00020081, 41700000, 00030082]

test_vmaxsw_565_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_566_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 7FFFFFFF, 00030082]

test_vmaxsw_567_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_568_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 41A00000, FFFCFF7D, 41F00000]

test_vmaxsw_569_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 04010203]

test_vmaxsw_570_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 00010203, 04050607]

test_vmaxsw_571_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vmaxsw_572_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, 00000001, 00030082]

test_vmaxsw_573_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00030082]

test_vmaxsw_574_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 00020081, FFFEFF7F, 00030082]

test_vmaxsw_575_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00020081, FFFFFFFF, 00030082]

test_vmaxsw_576_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 7070FFFF, 00000000, 00000000]

test_vmaxsw_577_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 7070FFFF, 00000001, 00000001]

test_vmaxsw_578_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 7070FFFF, 00000000, 00000000]

test_vmaxsw_579_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 7070FFFF, 08090A0B, 0C0D0E0F]

test_vmaxsw_580_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 7070FFFF, 000D000D, 000D000D]

test_vmaxsw_581_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_582_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_583_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 7070FFFF, 04040404, 04040404]

test_vmaxsw_584_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 7070FFFF, 07070707, 07070707]

test_vmaxsw_585_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 7070FFFF, 08080808, 08080808]

test_vmaxsw_586_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 7070FFFF, 12121212, 12121212]

test_vmaxsw_587_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 7070FFFF, 11223344, 55667788]

test_vmaxsw_588_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 7070FFFF, 3F8CCCCD, 3FF33333]

test_vmaxsw_589_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 7070FFFF, 41700000, 00000000]

test_vmaxsw_590_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 7070FFFF, 7F800A0B, 0C0D0E0F]

test_vmaxsw_591_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 7FFFFFFF, 00000000]

test_vmaxsw_592_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_593_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 41F00000]

test_vmaxsw_594_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 04010203]

test_vmaxsw_595_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 00010203, 04050607]

test_vmaxsw_596_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_597_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, 00000001, 00020003]

test_vmaxsw_598_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00030082]

test_vmaxsw_599_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF80, 7070FFFF, FFFFFFFF, 00010080]

test_vmaxsw_600_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_601_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 0000007F, 00000000, 00010080]

test_vmaxsw_602_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 0000007F, 00000001, 00010080]

test_vmaxsw_603_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, 0000007F, 00000000, 00010080]

test_vmaxsw_604_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_605_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_606_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFEFF7F, 00010080]

test_vmaxsw_607_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFEFF7F, 00010080]

test_vmaxsw_608_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_609_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_610_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_611_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_612_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, 0000007F, 11223344, 55667788]

test_vmaxsw_613_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_614_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, 0000007F, 41700000, 00010080]

test_vmaxsw_615_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_616_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 7FFFFFFF, 00010080]

test_vmaxsw_617_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vmaxsw_618_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFF80, 41A00000, FFFEFF7F, 41F00000]

test_vmaxsw_619_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 04010203]

test_vmaxsw_620_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 00010203, 04050607]

test_vmaxsw_621_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vmaxsw_622_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, 00000001, 00020003]

test_vmaxsw_623_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFF80, 00020081, FFFEFF7F, 00030082]

test_vmaxsw_624_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFF80, 7070FFFF, FFFFFFFF, 00010080]

test_vmaxsw_625_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000007F, FFFFFFFF, 00010080]

test_vmaxsw_626_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vmaxsw_627_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vmaxsw_628_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFFFFFF, 00000000, FFFFFFFF]

test_vmaxsw_629_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vmaxsw_630_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vmaxsw_631_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFFFFFF, FFFFFFFF]

test_vmaxsw_632_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFFFFFF, FFFFFFFF]

test_vmaxsw_633_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vmaxsw_634_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vmaxsw_635_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vmaxsw_636_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vmaxsw_637_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [12345678, FFFFFFFF, 11223344, 55667788]

test_vmaxsw_638_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vmaxsw_639_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [41200000, FFFFFFFF, 41700000, FFFFFFFF]

test_vmaxsw_640_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vmaxsw_641_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 7FFFFFFF, FFFFFFFF]

test_vmaxsw_642_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vmaxsw_643_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 41A00000, FFFFFFFF, 41F00000]

test_vmaxsw_644_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 04010203]

test_vmaxsw_645_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00010203, 04050607]

test_vmaxsw_646_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vmaxsw_647_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000001, 00020003]

test_vmaxsw_648_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00020081, FFFFFFFF, 00030082]

test_vmaxsw_649_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 7070FFFF, FFFFFFFF, 00000000]

test_vmaxsw_650_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vmaxsw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000007F, FFFFFFFF, 00010080]

