Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 26 17:18:55 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_methodology -file ov5640_udp_pc_methodology_drc_routed.rpt -pb ov5640_udp_pc_methodology_drc_routed.pb -rpx ov5640_udp_pc_methodology_drc_routed.rpx
| Design       : ov5640_udp_pc
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 122
+-----------+------------------+--------------------------------------------------------+------------+
| Rule      | Severity         | Description                                            | Violations |
+-----------+------------------+--------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks         | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                  | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                            | 91         |
| HPDR-1    | Warning          | Port pin direction inconsistency                       | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                           | 2          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain        | 1          |
| TIMING-18 | Warning          | Missing input or output delay                          | 23         |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+------------------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks cmos_pclk and eth_rxc are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos_pclk] -to [get_clocks eth_rxc]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks cmos_pclk and eth_rxc are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos_pclk] -to [get_clocks eth_rxc]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_exec_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_rh_wl_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/i2c_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/scl_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/sda_dir_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/sda_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/st_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/wr_flag_reg/C is not reached by a timing clock
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) cam_sda direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (cam_sda) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_udp/u_udp_tx/i2c_exec_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_eth_ctrl/protocol_sw_reg/PRE,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[0]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[10]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[11]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[12]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[13]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[14]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[15]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[16]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[18]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[1]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[2]/CLR,
u_eth_top/u_udp/u_udp_tx/check_buffer_reg[3]/CLR
 (the first 15 of 307 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_i2c_cfg/cam_vsync_d0_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_cmos_capture_data/byte_flag_d0_reg/CLR,
u_cmos_capture_data/byte_flag_reg/CLR,
u_cmos_capture_data/cam_data_d0_reg[0]/CLR,
u_cmos_capture_data/cam_data_d0_reg[1]/CLR,
u_cmos_capture_data/cam_data_d0_reg[2]/CLR,
u_cmos_capture_data/cam_data_d0_reg[3]/CLR,
u_cmos_capture_data/cam_data_d0_reg[4]/CLR,
u_cmos_capture_data/cam_data_d0_reg[5]/CLR,
u_cmos_capture_data/cam_data_d0_reg[6]/CLR,
u_cmos_capture_data/cam_data_d0_reg[7]/CLR,
u_cmos_capture_data/cam_vsync_d0_reg/CLR,
u_cmos_capture_data/cam_vsync_d1_reg/CLR,
u_cmos_capture_data/cmos_data_t_reg[0]/CLR,
u_cmos_capture_data/cmos_data_t_reg[10]/CLR,
u_cmos_capture_data/cmos_data_t_reg[11]/CLR (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X97Y118 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cam_data[0] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cam_data[1] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cam_data[2] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cam_data[3] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cam_data[4] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cam_data[5] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cam_data[6] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cam_data[7] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cam_href relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cam_vsync relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on eth_rx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[3] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) cmos_pclk, eth_rxc
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on eth_tx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on eth_txd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on eth_txd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on eth_txd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on eth_txd[3] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) eth_rxc
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc (Line: 4))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: C:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/constrs_1/new/ov5640_udp_pc.xdc (Line: 4))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/txzing/Desktop/1_FPGA_Design/MPSoC_XCZU4EV_FPGA/XCZU4EV/23_ov5640_udp_pc/ov5640_udp_pc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


