
---------- Begin Simulation Statistics ----------
final_tick                                  189174000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22242                       # Simulator instruction rate (inst/s)
host_mem_usage                                2210524                       # Number of bytes of host memory used
host_op_rate                                   132675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.29                       # Real time elapsed on the host
host_tick_rate                              146088163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28794                       # Number of instructions simulated
sim_ops                                        171798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000189                       # Number of seconds simulated
sim_ticks                                   189174000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    235431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    47685                       # number of cc regfile writes
system.cpu.committedInsts                       28794                       # Number of Instructions Simulated
system.cpu.committedOps                        171798                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.569945                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.569945                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1508                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      693                       # number of floating regfile writes
system.cpu.idleCycles                           47345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  586                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10339                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.952721                       # Inst execution rate
system.cpu.iew.exec_refs                         5740                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2152                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2118                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2893                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2499                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              182430                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3588                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               190                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                180231                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1180                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    563                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1223                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             43                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    410078                       # num instructions consuming a value
system.cpu.iew.wb_count                        178207                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.381952                       # average fanout of values written-back
system.cpu.iew.wb_producers                    156630                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.942022                       # insts written-back per cycle
system.cpu.iew.wb_sent                         178374                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   388923                       # number of integer regfile reads
system.cpu.int_regfile_writes                  221881                       # number of integer regfile writes
system.cpu.ipc                               0.152208                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.152208                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4773      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                140581     77.92%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28693     15.90%     96.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 135      0.07%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     96.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  150      0.08%     96.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     96.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.03%     96.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.12%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3498      1.94%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1629      0.90%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             151      0.08%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            544      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 180421                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1427                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2818                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1276                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1503                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         128                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000709                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      56     43.75%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      7.03%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     14     10.94%     61.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    11      8.59%     70.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      5.47%     75.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31     24.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 174349                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             500036                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       176931                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            191566                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     182425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    180421                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                54                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        141830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.272093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.497397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               58611     41.32%     41.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37334     26.32%     67.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18491     13.04%     80.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               11582      8.17%     88.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10082      7.11%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3843      2.71%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1515      1.07%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 250      0.18%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 122      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          141830                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.953725                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                27                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2893                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2499                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   19422                       # number of misc regfile reads
system.cpu.numCycles                           189175                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   11560                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10612                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               675                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5625                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5021                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.262222                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     217                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              297                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           10584                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               538                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       140113                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.226139                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.877797                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           60120     42.91%     42.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           55785     39.81%     82.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1315      0.94%     83.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            9231      6.59%     90.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             478      0.34%     90.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            4339      3.10%     93.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4264      3.04%     96.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             149      0.11%     96.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            4432      3.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       140113                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                28794                       # Number of instructions committed
system.cpu.commit.opsCommitted                 171798                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3162                       # Number of memory references committed
system.cpu.commit.loads                          1536                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9923                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                      166956                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4380      2.55%      2.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       135067     78.62%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            6      0.00%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        28693     16.70%     97.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.08%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.05%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     98.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.13%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      0.86%     99.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      0.68%     99.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.03%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       171798                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          4432                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    64297                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 53048                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4281                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 19641                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    563                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 5169                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 183003                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1074                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2685                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2153                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189174000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              59342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          36094                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       11560                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5250                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         81117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1554                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           496                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      2249                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   528                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             141830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.307904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.831307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   114745     80.90%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      154      0.11%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     2220      1.57%     82.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      205      0.14%     82.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2564      1.81%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      242      0.17%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2216      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      343      0.24%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    19141     13.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               141830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061107                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.190797                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2344                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           137                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189174000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          88                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1357                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    873                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    189174000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    563                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    69676                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    3470                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            203                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     18503                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 49415                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 182759                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  46418                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1921                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              275589                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      655582                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   394154                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1529                       # Number of floating rename lookups
system.cpu.rename.committedMaps                263686                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    11897                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     88351                       # count of insts added to the skid buffer
system.cpu.rob.reads                           317907                       # The number of ROB reads
system.cpu.rob.writes                          366498                       # The number of ROB writes
system.cpu.thread_0.numInsts                    28794                       # Number of Instructions committed
system.cpu.thread_0.numOps                     171798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      2249.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2386.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000234907250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9655                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 165                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4723                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4723                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     284                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1431                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.45                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.07                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    284                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     25                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    394                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1771                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2249                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1609                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1108                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      685                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      398                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      193                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      116                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       97                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       43                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      21                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      399.727273                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     278.236422                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     390.991839                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            2     18.18%     36.36% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            1      9.09%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1088-1151            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1215            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    18176                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   160010                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     845.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      64.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      189167000                       # Total gap between requests
system.mem_ctrl.avgGap                       29790.08                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       143936                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        13929                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1322                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 760865658.071405172348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 73630625.773097783327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 6988275.344391935505                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2249                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2474                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     64406000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    100663250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   3676531500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     28637.62                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     40688.46                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   2259699.75                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       143872                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        16074                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         159946                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       143872                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       143872                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2248                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2474                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            4722                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     760527345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      84969393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         845496738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    760527345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    760527345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     64797488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         64797488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    760527345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    149766881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        910294226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  4439                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  176                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           655                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          1099                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           131                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           252                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            39                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            32                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           396                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           133                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            55                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           63                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          192                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          391                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           53                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          522                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          396                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            21                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            42                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            56                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           51                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                 81838000                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               22195000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           165069250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 18436.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            37186.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 3659                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 165                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             82.43                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.75                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples          783                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   372.802043                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   211.259651                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   374.798743                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          267     34.10%     34.10% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          171     21.84%     55.94% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           70      8.94%     64.88% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           43      5.49%     70.37% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           30      3.83%     74.20% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           14      1.79%     75.99% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           21      2.68%     78.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           15      1.92%     80.59% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          152     19.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total          783                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 284096                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11264                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1501.770856                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                59.543066                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    12.20                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                11.73                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.47                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                82.86                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    189174000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy          3869880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          2034120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy        19542180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         652500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy     49546680                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy     30919680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      121316400                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    641.295315                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     79953000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF      6240000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    102981000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1777860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           937365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        12152280                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         266220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     52040430                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy     28819680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      110745195                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    585.414460                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     74372500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF      6240000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    108561500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    189174000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4723                       # Transaction distribution
system.membus.trans_dist::ReadResp               4722                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         4497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         4497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         8202                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         8202                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       143872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       143872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        28332                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        28332                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  172204                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6350                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    189174000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7977000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11923750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7582000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
