{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444027566860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444027566861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 02:45:58 2015 " "Processing started: Mon Oct 05 02:45:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444027566861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444027566861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444027566861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444027567292 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NCO.qsys " "Elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027577617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:22 Progress: Loading lab3/NCO.qsys " "2015.10.05.02:46:22 Progress: Loading lab3/NCO.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027582265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:22 Progress: Reading input file " "2015.10.05.02:46:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027582736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:22 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\] " "2015.10.05.02:46:22 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027582858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:23 Progress: Parameterizing module nco_ii_0 " "2015.10.05.02:46:23 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027583046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:23 Progress: Building connections " "2015.10.05.02:46:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027583053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:23 Progress: Parameterizing connections " "2015.10.05.02:46:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027583054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:23 Progress: Validating " "2015.10.05.02:46:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027583089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:46:24 Progress: Done reading input file " "2015.10.05.02:46:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027584211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH " "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027585784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027586321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Done \"NCO\" with 2 modules, 19 files " "NCO: Done \"NCO\" with 2 modules, 19 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027586361 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NCO.qsys " "Finished elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027587087 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "motor_counter.v(16) " "Verilog HDL Module Instantiation warning at motor_counter.v(16): ignored dangling comma in List of Port Connections" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1444027587105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "motor_counter.v(30) " "Verilog HDL Module Instantiation warning at motor_counter.v(30): ignored dangling comma in List of Port Connections" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1444027587105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/motor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/motor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_counter " "Found entity 1: motor_counter" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/freq_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/freq_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_control " "Found entity 1: freq_control" {  } { { "V/freq_control.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/freq_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/button_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v/button_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_clock " "Found entity 1: button_clock" {  } { { "V/button_clock.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/button_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/gain_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/gain_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gain_control " "Found entity 1: gain_control" {  } { { "V/gain_control.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/gain_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587122 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sync_pulse.v(2) " "Verilog HDL Declaration warning at sync_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444027587123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sync_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sync_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_pulse " "Found entity 1: sync_pulse" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587124 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ldac_pulse.v(2) " "Verilog HDL Declaration warning at ldac_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444027587125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ldac_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ldac_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldac_pulse " "Found entity 1: ldac_pulse" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "V/clock_divider.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "V/controller.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab3 " "Found entity 1: eecs301_lab3" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/shiftreg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "db/ip/nco/nco.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027587140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027587140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "db/ip/nco/submodules/asj_dxx_g.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "db/ip/nco/submodules/asj_gar.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_gar.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "db/ip/nco/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "db/ip/nco/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "db/ip/nco/submodules/asj_xnqg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_xnqg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "db/ip/nco/submodules/segment_arr_tdl.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_arr_tdl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "db/ip/nco/submodules/segment_sel.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "db/ip/nco/submodules/sid_2c_1p.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/sid_2c_1p.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncp eecs301_lab3.v(115) " "Verilog HDL Implicit Net warning at eecs301_lab3.v(115): created implicit net for \"syncp\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027590298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldacp eecs301_lab3.v(119) " "Verilog HDL Implicit Net warning at eecs301_lab3.v(119): created implicit net for \"ldacp\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027590299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab3 " "Elaborating entity \"eecs301_lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444027590400 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CLR eecs301_lab3.v(61) " "Verilog HDL warning at eecs301_lab3.v(61): object CLR used but never assigned" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444027590410 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_SPI eecs301_lab3.v(72) " "Verilog HDL or VHDL warning at eecs301_lab3.v(72): object \"enable_SPI\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444027590411 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down eecs301_lab3.v(74) " "Verilog HDL or VHDL warning at eecs301_lab3.v(74): object \"down\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444027590411 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up eecs301_lab3.v(75) " "Verilog HDL or VHDL warning at eecs301_lab3.v(75): object \"up\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444027590411 "|eecs301_lab3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLR 0 eecs301_lab3.v(61) " "Net \"CLR\" at eecs301_lab3.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1444027590418 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab3.v(20) " "Output port \"HEX0\" at eecs301_lab3.v(20) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590418 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab3.v(21) " "Output port \"HEX1\" at eecs301_lab3.v(21) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590418 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab3.v(22) " "Output port \"HEX2\" at eecs301_lab3.v(22) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab3.v(23) " "Output port \"HEX3\" at eecs301_lab3.v(23) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab3.v(24) " "Output port \"HEX4\" at eecs301_lab3.v(24) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab3.v(25) " "Output port \"HEX5\" at eecs301_lab3.v(25) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab3.v(37) " "Output port \"VGA_B\" at eecs301_lab3.v(37) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab3.v(40) " "Output port \"VGA_G\" at eecs301_lab3.v(40) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab3.v(42) " "Output port \"VGA_R\" at eecs301_lab3.v(42) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab3.v(8) " "Output port \"ADC_CONVST\" at eecs301_lab3.v(8) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab3.v(9) " "Output port \"ADC_DIN\" at eecs301_lab3.v(9) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab3.v(11) " "Output port \"ADC_SCLK\" at eecs301_lab3.v(11) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab3.v(38) " "Output port \"VGA_BLANK_N\" at eecs301_lab3.v(38) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590419 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab3.v(39) " "Output port \"VGA_CLK\" at eecs301_lab3.v(39) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590420 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab3.v(41) " "Output port \"VGA_HS\" at eecs301_lab3.v(41) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590420 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab3.v(43) " "Output port \"VGA_SYNC_N\" at eecs301_lab3.v(43) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590420 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab3.v(44) " "Output port \"VGA_VS\" at eecs301_lab3.v(44) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444027590420 "|eecs301_lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:slow " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:slow\"" {  } { { "eecs301_lab3.v" "slow" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_clock button_clock:bc " "Elaborating entity \"button_clock\" for hierarchy \"button_clock:bc\"" {  } { { "eecs301_lab3.v" "bc" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_pulse sync_pulse:pulse " "Elaborating entity \"sync_pulse\" for hierarchy \"sync_pulse:pulse\"" {  } { { "eecs301_lab3.v" "pulse" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_pulse.v(17) " "Verilog HDL assignment warning at sync_pulse.v(17): truncated value with size 32 to match size of target (8)" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590481 "|eecs301_lab3|sync_pulse:pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldac_pulse ldac_pulse:pul " "Elaborating entity \"ldac_pulse\" for hierarchy \"ldac_pulse:pul\"" {  } { { "eecs301_lab3.v" "pul" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ldac_pulse.v(15) " "Verilog HDL assignment warning at ldac_pulse.v(15): truncated value with size 32 to match size of target (8)" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590496 "|eecs301_lab3|ldac_pulse:pul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_counter motor_counter:mc " "Elaborating entity \"motor_counter\" for hierarchy \"motor_counter:mc\"" {  } { { "eecs301_lab3.v" "mc" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(53) " "Verilog HDL assignment warning at motor_counter.v(53): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590510 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(54) " "Verilog HDL assignment warning at motor_counter.v(54): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590510 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(58) " "Verilog HDL assignment warning at motor_counter.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590510 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(59) " "Verilog HDL assignment warning at motor_counter.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444027590511 "|eecs301_lab3|motor_counter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop motor_counter:mc\|flipflop:a0 " "Elaborating entity \"flipflop\" for hierarchy \"motor_counter:mc\|flipflop:a0\"" {  } { { "V/motor_counter.v" "a0" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_control gain_control:ampcontrol " "Elaborating entity \"gain_control\" for hierarchy \"gain_control:ampcontrol\"" {  } { { "eecs301_lab3.v" "ampcontrol" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_control freq_control:freqcontrol " "Elaborating entity \"freq_control\" for hierarchy \"freq_control:freqcontrol\"" {  } { { "eecs301_lab3.v" "freqcontrol" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:sr " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:sr\"" {  } { { "eecs301_lab3.v" "sr" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.v" "LPM_SHIFTREG_component" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027590678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590679 ""}  } { { "shiftreg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027590679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:generator " "Elaborating entity \"NCO\" for hierarchy \"NCO:generator\"" {  } { { "eecs301_lab3.v" "generator" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_nco_ii_0 NCO:generator\|NCO_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_nco_ii_0\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\"" {  } { { "NCO/synthesis/NCO.v" "nco_ii_0" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "u011" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "tdl" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux000" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027590840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590840 ""}  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027590840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/add_sub_ith.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027590897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027590897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux001" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux002" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "db/ip/nco/submodules/asj_dxx.v" "ux014" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027590977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027590977 ""}  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027590977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027591015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027591015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0219" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux007" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p NCO:generator\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "sid2c" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0120" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027591245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591246 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027591246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vf1 " "Found entity 1: altsyncram_1vf1" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/altsyncram_1vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027591308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027591308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vf1 NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated " "Elaborating entity \"altsyncram_1vf1\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0121" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027591484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591485 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027591485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_suf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_suf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_suf1 " "Found entity 1: altsyncram_suf1" {  } { { "db/altsyncram_suf1.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/altsyncram_suf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027591530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027591530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_suf1 NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated " "Elaborating entity \"altsyncram_suf1\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "rot" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux122" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux710isdr" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027591756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591757 ""}  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444027591757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cntr_aki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027591815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027591815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aki NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated " "Elaborating entity \"cntr_aki\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444027591816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_pto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_pto " "Found entity 1: sld_ela_trigger_pto" {  } { { "db/sld_ela_trigger_pto.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/sld_ela_trigger_pto.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027593082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027593082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769 " "Found entity 1: sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769" {  } { { "db/sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/sld_reserved_eecs301_lab3_auto_signaltap_1_1_6769.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027593214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027593214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3584 " "Found entity 1: altsyncram_3584" {  } { { "db/altsyncram_3584.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/altsyncram_3584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027594964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027594964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027595048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027595048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027595105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027595105 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027595382 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1444027595467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.10.05.02:46:40 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl " "2015.10.05.02:46:40 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027600307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027602555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027602750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444027603465 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1444027604146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4209acef/alt_sld_fab.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027604344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027604344 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1444027606003 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444027606119 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1444027606119 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444027606119 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1444027606119 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] VCC pin " "The pin \"GPIO_0\[12\]\" is fed by VCC" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1444027606126 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1444027606126 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606198 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606198 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606198 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606198 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606198 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1444027606198 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444027606203 "|eecs301_lab3|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444027606203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027606337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1444027606658 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_1 35 123 0 0 88 " "Partially connected in-system debug instance \"auto_signaltap_1\" to 35 of its 123 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 88 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1444027607539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444027607614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027607614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027608052 "|eecs301_lab3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1444027608052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1699 " "Implemented 1699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444027608061 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444027608061 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1444027608061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1450 " "Implemented 1450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444027608061 ""} { "Info" "ICUT_CUT_TM_RAMS" "67 " "Implemented 67 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444027608061 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1444027608061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444027608061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444027608140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 02:46:48 2015 " "Processing ended: Mon Oct 05 02:46:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444027608140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444027608140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444027608140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444027608140 ""}
