// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.091000,HLS_SYN_LAT=785935,HLS_SYN_TPT=none,HLS_SYN_MEM=384,HLS_SYN_DSP=0,HLS_SYN_FF=1376,HLS_SYN_LUT=1713,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] trunc_ln33_fu_173_p1;
reg   [15:0] trunc_ln33_reg_362;
wire    ap_CS_fsm_state3;
wire   [7:0] trunc_ln33_1_fu_177_p1;
reg   [7:0] trunc_ln33_1_reg_367;
wire   [15:0] zext_ln38_fu_198_p1;
wire   [16:0] add_ln39_fu_202_p2;
reg   [16:0] add_ln39_reg_386;
wire   [31:0] gold_q0;
reg   [31:0] s_reg_405;
wire    ap_CS_fsm_state4;
wire   [15:0] grp_fu_314_p3;
reg   [15:0] add_ln38_reg_410;
wire    ap_CS_fsm_state6;
wire   [15:0] trunc_ln12_fu_241_p1;
reg   [15:0] trunc_ln12_reg_415;
wire    ap_CS_fsm_state8;
wire   [7:0] trunc_ln12_1_fu_245_p1;
reg   [7:0] trunc_ln12_1_reg_420;
wire   [15:0] zext_ln17_fu_266_p1;
wire   [16:0] add_ln18_fu_270_p2;
reg   [16:0] add_ln18_reg_439;
wire   [31:0] result_q0;
reg   [31:0] s_4_reg_444;
wire    ap_CS_fsm_state9;
wire   [15:0] grp_fu_322_p3;
reg   [15:0] add_ln17_reg_449;
wire    ap_CS_fsm_state11;
reg   [15:0] array_address0;
reg    array_ce0;
reg    array_we0;
wire   [31:0] array_q0;
reg   [15:0] result_address0;
reg    result_ce0;
reg    result_we0;
reg   [31:0] result_d0;
reg   [15:0] gold_address0;
reg    gold_ce0;
reg    gold_we0;
reg   [31:0] gold_d0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_address0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_d0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_address0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_d0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_d0;
wire    grp_main_Pipeline_loop_1_fu_132_ap_start;
wire    grp_main_Pipeline_loop_1_fu_132_ap_done;
wire    grp_main_Pipeline_loop_1_fu_132_ap_idle;
wire    grp_main_Pipeline_loop_1_fu_132_ap_ready;
wire   [15:0] grp_main_Pipeline_loop_1_fu_132_array_r_address0;
wire    grp_main_Pipeline_loop_1_fu_132_array_r_ce0;
wire   [31:0] grp_main_Pipeline_loop_1_fu_132_s_2_out;
wire    grp_main_Pipeline_loop_1_fu_132_s_2_out_ap_vld;
wire   [31:0] grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din0;
wire   [31:0] grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din1;
wire   [1:0] grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_opcode;
wire    grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_address0;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_ce0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_ce0;
wire   [16:0] grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out;
wire    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out_ap_vld;
wire    grp_main_Pipeline_loop_11_fu_148_ap_start;
wire    grp_main_Pipeline_loop_11_fu_148_ap_done;
wire    grp_main_Pipeline_loop_11_fu_148_ap_idle;
wire    grp_main_Pipeline_loop_11_fu_148_ap_ready;
wire   [15:0] grp_main_Pipeline_loop_11_fu_148_array_r_address0;
wire    grp_main_Pipeline_loop_11_fu_148_array_r_ce0;
wire   [31:0] grp_main_Pipeline_loop_11_fu_148_s_4_out;
wire    grp_main_Pipeline_loop_11_fu_148_s_4_out_ap_vld;
wire   [31:0] grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din0;
wire   [31:0] grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din1;
wire   [1:0] grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_opcode;
wire    grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_ce;
reg    grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_loop_1_fu_132_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg;
wire   [0:0] icmp_ln12_fu_249_p2;
wire    ap_CS_fsm_state13;
reg    grp_main_Pipeline_loop_11_fu_148_ap_start_reg;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln33_fu_193_p1;
wire   [0:0] icmp_ln33_fu_181_p2;
wire   [63:0] zext_ln38_1_fu_231_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln12_fu_261_p1;
wire   [63:0] zext_ln17_1_fu_289_p1;
wire    ap_CS_fsm_state12;
reg   [16:0] ii_fu_44;
reg   [8:0] i_1_fu_48;
wire   [8:0] add_ln33_fu_187_p2;
wire    ap_CS_fsm_state14;
reg   [16:0] ii_1_fu_76;
reg   [8:0] i_2_fu_80;
wire   [8:0] add_ln12_fu_255_p2;
wire   [0:0] icmp_ln49_fu_296_p2;
wire   [16:0] select_ln49_fu_302_p3;
wire   [8:0] grp_fu_314_p0;
wire   [8:0] grp_fu_314_p1;
wire   [2:0] grp_fu_314_p2;
wire   [8:0] grp_fu_322_p0;
wire   [8:0] grp_fu_322_p1;
wire   [2:0] grp_fu_322_p2;
reg    grp_fu_314_ce;
reg    grp_fu_322_ce;
wire   [31:0] grp_fu_454_p2;
reg   [31:0] grp_fu_454_p0;
reg   [31:0] grp_fu_454_p1;
reg    grp_fu_454_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_1_fu_132_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_11_fu_148_ap_start_reg = 1'b0;
#0 ii_fu_44 = 17'd0;
#0 i_1_fu_48 = 9'd0;
#0 ii_1_fu_76 = 17'd0;
#0 i_2_fu_80 = 9'd0;
end

main_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(array_address0),
    .ce0(array_ce0),
    .we0(array_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_d0),
    .q0(array_q0)
);

main_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
result_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_address0),
    .ce0(result_ce0),
    .we0(result_we0),
    .d0(result_d0),
    .q0(result_q0)
);

main_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
gold_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gold_address0),
    .ce0(gold_ce0),
    .we0(gold_we0),
    .d0(gold_d0),
    .q0(gold_q0)
);

main_main_Pipeline_VITIS_LOOP_24_1 grp_main_Pipeline_VITIS_LOOP_24_1_fu_122(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_ready),
    .array_r_address0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_address0),
    .array_r_ce0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_ce0),
    .array_r_we0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_we0),
    .array_r_d0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_d0),
    .result_address0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_address0),
    .result_ce0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_ce0),
    .result_we0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_we0),
    .result_d0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_d0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_ce0),
    .gold_we0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_we0),
    .gold_d0(grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_d0)
);

main_main_Pipeline_loop_1 grp_main_Pipeline_loop_1_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_1_fu_132_ap_start),
    .ap_done(grp_main_Pipeline_loop_1_fu_132_ap_done),
    .ap_idle(grp_main_Pipeline_loop_1_fu_132_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_1_fu_132_ap_ready),
    .s(s_reg_405),
    .i_1(trunc_ln33_1_reg_367),
    .ii(trunc_ln33_reg_362),
    .array_r_address0(grp_main_Pipeline_loop_1_fu_132_array_r_address0),
    .array_r_ce0(grp_main_Pipeline_loop_1_fu_132_array_r_ce0),
    .array_r_q0(array_q0),
    .s_2_out(grp_main_Pipeline_loop_1_fu_132_s_2_out),
    .s_2_out_ap_vld(grp_main_Pipeline_loop_1_fu_132_s_2_out_ap_vld),
    .grp_fu_454_p_din0(grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din0),
    .grp_fu_454_p_din1(grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din1),
    .grp_fu_454_p_opcode(grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_opcode),
    .grp_fu_454_p_dout0(grp_fu_454_p2),
    .grp_fu_454_p_ce(grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_ce)
);

main_main_Pipeline_VITIS_LOOP_46_2 grp_main_Pipeline_VITIS_LOOP_46_2_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_ready),
    .result_address0(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_address0),
    .result_ce0(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_ce0),
    .result_q0(result_q0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_ce0),
    .gold_q0(gold_q0),
    .check_out(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out),
    .check_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out_ap_vld)
);

main_main_Pipeline_loop_11 grp_main_Pipeline_loop_11_fu_148(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_11_fu_148_ap_start),
    .ap_done(grp_main_Pipeline_loop_11_fu_148_ap_done),
    .ap_idle(grp_main_Pipeline_loop_11_fu_148_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_11_fu_148_ap_ready),
    .s_1(s_4_reg_444),
    .i_2(trunc_ln12_1_reg_420),
    .ii_1(trunc_ln12_reg_415),
    .array_r_address0(grp_main_Pipeline_loop_11_fu_148_array_r_address0),
    .array_r_ce0(grp_main_Pipeline_loop_11_fu_148_array_r_ce0),
    .array_r_q0(array_q0),
    .s_4_out(grp_main_Pipeline_loop_11_fu_148_s_4_out),
    .s_4_out_ap_vld(grp_main_Pipeline_loop_11_fu_148_s_4_out_ap_vld),
    .grp_fu_454_p_din0(grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din0),
    .grp_fu_454_p_din1(grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din1),
    .grp_fu_454_p_opcode(grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_opcode),
    .grp_fu_454_p_dout0(grp_fu_454_p2),
    .grp_fu_454_p_ce(grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_ce)
);

main_mac_muladd_9ns_9ns_3ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mac_muladd_9ns_9ns_3ns_16_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_314_p0),
    .din1(grp_fu_314_p1),
    .din2(grp_fu_314_p2),
    .ce(grp_fu_314_ce),
    .dout(grp_fu_314_p3)
);

main_mac_muladd_9ns_9ns_3ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mac_muladd_9ns_9ns_3ns_16_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_322_p0),
    .din1(grp_fu_322_p1),
    .din2(grp_fu_322_p2),
    .ce(grp_fu_322_ce),
    .dout(grp_fu_322_p3)
);

main_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_454_p0),
    .din1(grp_fu_454_p1),
    .ce(grp_fu_454_ce),
    .dout(grp_fu_454_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln12_fu_249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_11_fu_148_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_main_Pipeline_loop_11_fu_148_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_11_fu_148_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_11_fu_148_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_1_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_main_Pipeline_loop_1_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_1_fu_132_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_1_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_1_fu_48 <= 9'd0;
    end else if (((icmp_ln33_fu_181_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_fu_48 <= add_ln33_fu_187_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_2_fu_80 <= 9'd0;
    end else if (((icmp_ln12_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_2_fu_80 <= add_ln12_fu_255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ii_1_fu_76 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ii_1_fu_76 <= add_ln18_reg_439;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ii_fu_44 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ii_fu_44 <= add_ln39_reg_386;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln17_reg_449 <= grp_fu_322_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln18_reg_439 <= add_ln18_fu_270_p2;
        trunc_ln12_1_reg_420 <= trunc_ln12_1_fu_245_p1;
        trunc_ln12_reg_415 <= trunc_ln12_fu_241_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln38_reg_410 <= grp_fu_314_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln39_reg_386 <= add_ln39_fu_202_p2;
        trunc_ln33_1_reg_367 <= trunc_ln33_1_fu_177_p1;
        trunc_ln33_reg_362 <= trunc_ln33_fu_173_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        s_4_reg_444 <= result_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_reg_405 <= gold_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_loop_11_fu_148_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_loop_1_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        array_address0 = grp_main_Pipeline_loop_11_fu_148_array_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        array_address0 = grp_main_Pipeline_loop_1_fu_132_array_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        array_address0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_address0;
    end else begin
        array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        array_ce0 = grp_main_Pipeline_loop_11_fu_148_array_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        array_ce0 = grp_main_Pipeline_loop_1_fu_132_array_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        array_ce0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_ce0;
    end else begin
        array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        array_we0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_array_r_we0;
    end else begin
        array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gold_address0 = zext_ln38_1_fu_231_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        gold_address0 = zext_ln33_fu_193_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_address0;
    end else begin
        gold_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state7))) begin
        gold_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_gold_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_ce0;
    end else begin
        gold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gold_d0 = grp_main_Pipeline_loop_1_fu_132_s_2_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_d0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_d0;
    end else begin
        gold_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gold_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_we0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_gold_we0;
    end else begin
        gold_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (grp_main_Pipeline_loop_1_fu_132_ap_done == 1'b1)))) begin
        grp_fu_314_ce = 1'b1;
    end else begin
        grp_fu_314_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state11) & (grp_main_Pipeline_loop_11_fu_148_ap_done == 1'b1)))) begin
        grp_fu_322_ce = 1'b1;
    end else begin
        grp_fu_322_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_454_ce = grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_454_ce = grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_ce;
    end else begin
        grp_fu_454_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_454_p0 = grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_454_p0 = grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din0;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_454_p1 = grp_main_Pipeline_loop_11_fu_148_grp_fu_454_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_454_p1 = grp_main_Pipeline_loop_1_fu_132_grp_fu_454_p_din1;
    end else begin
        grp_fu_454_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        result_address0 = zext_ln17_1_fu_289_p1;
    end else if (((icmp_ln12_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        result_address0 = zext_ln12_fu_261_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        result_address0 = grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        result_address0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_address0;
    end else begin
        result_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln12_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        result_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        result_ce0 = grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_result_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        result_ce0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_ce0;
    end else begin
        result_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        result_d0 = grp_main_Pipeline_loop_11_fu_148_s_4_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        result_d0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_d0;
    end else begin
        result_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        result_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        result_we0 = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_result_we0;
    end else begin
        result_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln33_fu_181_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_main_Pipeline_loop_1_fu_132_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln12_fu_249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_main_Pipeline_loop_11_fu_148_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln12_fu_255_p2 = (i_2_fu_80 + 9'd1);

assign add_ln18_fu_270_p2 = (ii_1_fu_76 + 17'd256);

assign add_ln33_fu_187_p2 = (i_1_fu_48 + 9'd1);

assign add_ln39_fu_202_p2 = (ii_fu_44 + 17'd256);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = select_ln49_fu_302_p3;

assign grp_fu_314_p0 = zext_ln38_fu_198_p1;

assign grp_fu_314_p1 = zext_ln38_fu_198_p1;

assign grp_fu_314_p2 = 16'd7;

assign grp_fu_322_p0 = zext_ln17_fu_266_p1;

assign grp_fu_322_p1 = zext_ln17_fu_266_p1;

assign grp_fu_322_p2 = 16'd7;

assign grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start = grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start = grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg;

assign grp_main_Pipeline_loop_11_fu_148_ap_start = grp_main_Pipeline_loop_11_fu_148_ap_start_reg;

assign grp_main_Pipeline_loop_1_fu_132_ap_start = grp_main_Pipeline_loop_1_fu_132_ap_start_reg;

assign icmp_ln12_fu_249_p2 = ((i_2_fu_80 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_181_p2 = ((i_1_fu_48 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_296_p2 = ((grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out == 17'd65536) ? 1'b1 : 1'b0);

assign select_ln49_fu_302_p3 = ((icmp_ln49_fu_296_p2[0:0] == 1'b1) ? 17'd0 : grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_check_out);

assign trunc_ln12_1_fu_245_p1 = i_2_fu_80[7:0];

assign trunc_ln12_fu_241_p1 = ii_1_fu_76[15:0];

assign trunc_ln33_1_fu_177_p1 = i_1_fu_48[7:0];

assign trunc_ln33_fu_173_p1 = ii_fu_44[15:0];

assign zext_ln12_fu_261_p1 = i_2_fu_80;

assign zext_ln17_1_fu_289_p1 = add_ln17_reg_449;

assign zext_ln17_fu_266_p1 = i_2_fu_80;

assign zext_ln33_fu_193_p1 = i_1_fu_48;

assign zext_ln38_1_fu_231_p1 = add_ln38_reg_410;

assign zext_ln38_fu_198_p1 = i_1_fu_48;

endmodule //main
