set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias/convFC_bias_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias/convFC_bias_in_context.xdc id:1 order:EARLY scoped_inst:u_DUT/u_FC/u_ROM_BIAS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/convFC_weights_synth_1/convFC_weights/convFC_weights_in_context.xdc rfile:../../../../convFC_weights_synth_1/convFC_weights/convFC_weights_in_context.xdc id:2 order:EARLY scoped_inst:u_DUT/u_FC/u_ROM_WEIGHTS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:3 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:4 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:5 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:6 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:7 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:8 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:9 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:10 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:11 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:12 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:13 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:14 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:15 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:16 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:17 order:EARLY scoped_inst:{u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:18 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:19 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:20 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:21 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:22 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:23 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:24 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:25 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:26 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:27 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:28 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:29 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:30 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:31 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:32 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:33 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:34 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:35 order:EARLY scoped_inst:{u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:36 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:37 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:38 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:39 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:40 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:41 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:42 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:43 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:44 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:45 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:46 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:47 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:48 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:49 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:50 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:51 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:52 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:53 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:54 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:55 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:56 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:57 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:58 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:59 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:60 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:61 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:62 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:63 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:64 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:65 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:66 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:67 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:68 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:69 order:EARLY scoped_inst:{u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:70 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:71 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:72 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:73 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:74 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:75 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:76 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:77 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:78 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:79 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:80 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:81 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:82 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:83 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:84 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:85 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:86 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:87 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:88 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:89 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:90 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:91 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:92 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:93 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:94 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:95 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:96 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:97 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:98 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:99 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:100 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:101 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:102 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:103 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:104 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:105 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:106 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:107 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:108 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:109 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:110 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:111 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:112 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:113 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:114 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:115 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:116 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:117 order:EARLY scoped_inst:{u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:118 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:119 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:120 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:121 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:122 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:123 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:124 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:125 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:126 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:127 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:128 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:129 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:130 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:131 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:132 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:133 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:134 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:135 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:136 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:137 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:138 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:139 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:140 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:141 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:142 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:143 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:144 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:145 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:146 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:147 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:148 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:149 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:150 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:151 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:152 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:153 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:154 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:155 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:156 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:157 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:158 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:159 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:160 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:161 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:162 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:163 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:164 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:165 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:166 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:167 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:168 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:169 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:170 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:171 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:172 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:173 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:174 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:175 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:176 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:177 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:178 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:179 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:180 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:181 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:182 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[16].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:183 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[17].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:184 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[18].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:185 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[19].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:186 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[20].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:187 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[21].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:188 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[22].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:189 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[23].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:190 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[24].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:191 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[25].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:192 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[26].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:193 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[27].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:194 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[28].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:195 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[29].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:196 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[30].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:197 order:EARLY scoped_inst:{u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[31].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:198 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:199 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:200 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:201 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:202 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:203 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:204 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:205 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:206 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:207 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:208 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:209 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:210 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:211 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:212 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:213 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:214 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:215 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:216 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:217 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:218 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:219 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:220 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:221 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:222 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:223 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:224 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:225 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:226 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:227 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:228 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:229 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:230 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:231 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:232 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:233 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:234 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:235 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:236 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:237 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:238 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:239 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:240 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:241 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:242 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:243 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:244 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:245 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:246 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:247 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:248 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:249 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:250 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:251 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:252 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:253 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:254 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:255 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:256 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:257 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:258 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:259 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:260 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:261 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:262 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:263 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:264 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:265 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:266 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:267 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:268 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:269 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:270 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:271 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:272 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:273 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:274 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:275 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:276 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:277 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:278 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:279 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:280 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:281 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:282 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:283 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:284 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:285 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:286 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:287 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:288 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:289 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:290 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:291 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:292 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:293 order:EARLY scoped_inst:{u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:294 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:295 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:296 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:297 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:298 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:299 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:300 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:301 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:302 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:303 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:304 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:305 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:306 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:307 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:308 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:309 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:310 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:311 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:312 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:313 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:314 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:315 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:316 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:317 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:318 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:319 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:320 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:321 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:322 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:323 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:324 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:325 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:326 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:327 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:328 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:329 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:330 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:331 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:332 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:333 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:334 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:335 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:336 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:337 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:338 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:339 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:340 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:341 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:342 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:343 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:344 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:345 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:346 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:347 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:348 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:349 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:350 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:351 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:352 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:353 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:354 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:355 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:356 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:357 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:358 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:359 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:360 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:361 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:362 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:363 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:364 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:365 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:366 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:367 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:368 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:369 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:370 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:371 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:372 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:373 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:374 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:375 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:376 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:377 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:378 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:379 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:380 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:381 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:382 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:383 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:384 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:385 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:386 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:387 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:388 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc rfile:../../../../generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc id:389 order:EARLY scoped_inst:{u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_bias_synth_1/conv4_bias/conv4_bias_in_context.xdc rfile:../../../../conv4_bias_synth_1/conv4_bias/conv4_bias_in_context.xdc id:390 order:EARLY scoped_inst:u_DUT/u_CONV4/u_ROM_BIAS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_weights_synth_1/conv4_weights/conv4_weights_in_context.xdc rfile:../../../../conv4_weights_synth_1/conv4_weights/conv4_weights_in_context.xdc id:391 order:EARLY scoped_inst:u_DUT/u_CONV4/u_ROM_WEIGHTS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_bias_synth_1/conv3_bias/conv3_bias_in_context.xdc rfile:../../../../conv3_bias_synth_1/conv3_bias/conv3_bias_in_context.xdc id:392 order:EARLY scoped_inst:u_DUT/u_CONV3/u_ROM_BIAS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_weights_synth_1/conv3_weights/conv3_weights_in_context.xdc rfile:../../../../conv3_weights_synth_1/conv3_weights/conv3_weights_in_context.xdc id:393 order:EARLY scoped_inst:u_DUT/u_CONV3/u_ROM_WEIGHTS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_bias_synth_1/conv1_bias/conv1_bias_in_context.xdc rfile:../../../../conv1_bias_synth_1/conv1_bias/conv1_bias_in_context.xdc id:394 order:EARLY scoped_inst:u_DUT/u_CONV1/u_ROM_BIAS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_weights_synth_1/conv1_weights/conv1_weights_in_context.xdc rfile:../../../../conv1_weights_synth_1/conv1_weights/conv1_weights_in_context.xdc id:395 order:EARLY scoped_inst:u_DUT/u_CONV1/u_ROM_WEIGHTS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_bias/conv2_bias/conv2_bias_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_bias/conv2_bias/conv2_bias_in_context.xdc id:396 order:EARLY scoped_inst:u_DUT/u_CONV2/u_ROM_BIAS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_weights/conv2_weights/conv2_weights_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_weights/conv2_weights/conv2_weights_in_context.xdc id:397 order:EARLY scoped_inst:u_DUT/u_CONV2/u_ROM_WEIGHTS} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_0/image_chanel_0/image_chanel_0_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_0/image_chanel_0/image_chanel_0_in_context.xdc id:398 order:EARLY scoped_inst:u_DUT/u_IMG_CHA_0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_1/image_chanel_1/image_chanel_1_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_1/image_chanel_1/image_chanel_1_in_context.xdc id:399 order:EARLY scoped_inst:u_DUT/u_IMG_CHA_1} [current_design]
set_property SRC_FILE_INFO {cfile:/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_2/image_chanel_2/image_chanel_2_in_context.xdc rfile:../../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_2/image_chanel_2/image_chanel_2_in_context.xdc id:400 order:EARLY scoped_inst:u_DUT/u_IMG_CHA_2} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_FC/u_ROM_BIAS/clk]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_FC/u_ROM_BIAS]
set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_FC/u_ROM_WEIGHTS/clk]
set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_FC/u_ROM_WEIGHTS]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:13 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:14 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:16 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:16 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:17 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:17 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:18 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:18 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:19 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:19 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:20 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:21 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:21 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:22 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:23 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:24 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:25 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:26 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:27 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:28 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:28 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:29 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:30 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:30 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:31 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:32 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:32 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:33 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:34 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:34 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:35 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:36 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:36 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:37 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:38 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:39 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:40 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:41 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:41 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:42 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:43 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:44 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:45 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:46 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:47 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:48 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:49 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:49 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:50 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:50 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:51 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:51 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:52 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:52 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:53 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:53 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:54 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:54 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:55 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:55 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:56 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:56 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:57 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:57 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:58 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:58 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:59 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:59 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:60 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:60 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:61 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:61 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:62 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:62 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:63 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:63 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:64 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:64 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:65 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:65 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:66 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:66 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:67 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:67 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:68 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:68 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:69 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:69 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:70 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:70 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:71 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:71 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:72 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:72 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:73 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:73 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:74 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:74 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:75 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:75 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:76 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:76 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:77 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:77 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:78 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:78 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:79 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:79 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:80 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:80 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:81 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:81 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:82 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:82 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:83 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:83 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:84 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:84 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:85 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:85 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:86 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:86 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:87 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:87 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:88 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:88 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:89 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:89 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:90 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:90 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:91 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:91 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:92 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:92 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:93 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:93 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:94 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:94 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:95 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:95 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:96 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:96 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:97 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:97 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:98 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:98 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:99 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:99 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:100 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:100 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:101 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:101 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:102 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:102 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:103 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:103 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:104 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:104 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:105 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:105 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:106 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:106 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:107 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:107 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:108 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:108 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:109 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:109 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:110 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:110 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:111 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:111 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:112 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:112 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:113 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:113 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:114 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:114 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:115 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:115 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:116 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:116 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:117 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:117 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:118 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:118 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:119 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:119 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:120 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:120 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:121 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:121 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:122 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:122 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:123 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:123 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:124 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:124 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:125 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:125 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:126 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:126 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:127 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:127 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:128 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:128 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:129 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:129 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:130 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:130 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:131 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:131 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:132 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:132 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:133 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:133 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:134 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:134 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:135 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:135 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:136 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:136 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:137 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:137 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:138 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:138 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:139 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:139 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:140 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:140 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:141 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:141 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:142 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:142 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:143 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:143 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:144 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:144 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:145 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:145 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:146 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:146 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:147 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:147 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:148 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:148 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:149 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:149 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:150 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:150 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:151 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:151 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:152 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:152 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:153 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:153 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:154 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:154 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:155 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:155 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:156 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:156 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:157 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:157 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:158 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:158 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:159 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:159 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:160 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:160 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:161 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:161 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:162 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:162 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:163 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:163 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:164 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:164 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:165 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:165 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:166 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:166 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:167 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:167 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:168 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:168 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:169 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:169 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:170 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:170 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:171 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:171 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:172 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:172 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:173 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:173 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:174 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:174 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:175 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:175 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:176 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:176 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:177 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:177 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:178 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:178 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:179 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:179 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:180 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:180 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:181 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:181 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:182 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[16].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:182 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[16].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:183 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[17].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:183 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[17].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:184 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[18].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:184 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[18].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:185 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[19].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:185 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[19].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:186 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[20].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:186 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[20].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:187 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[21].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:187 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[21].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:188 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[22].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:188 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[22].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:189 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[23].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:189 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[23].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:190 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[24].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:190 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[24].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:191 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[25].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:191 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[25].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:192 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[26].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:192 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[26].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:193 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[27].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:193 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[27].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:194 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[28].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:194 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[28].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:195 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[29].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:195 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[29].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:196 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[30].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:196 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[30].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:197 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[31].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:197 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[31].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:198 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:198 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:199 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:199 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:200 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:200 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:201 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:201 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:202 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:202 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:203 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:203 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:204 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:204 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:205 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:205 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:206 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:206 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:207 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:207 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:208 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:208 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:209 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:209 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:210 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:210 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:211 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:211 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:212 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:212 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:213 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:213 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:214 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:214 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:215 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:215 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:216 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:216 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:217 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:217 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:218 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:218 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:219 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:219 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:220 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:220 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:221 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:221 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:222 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:222 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:223 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:223 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:224 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:224 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:225 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:225 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:226 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:226 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:227 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:227 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:228 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:228 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:229 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:229 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:230 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:230 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:231 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:231 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:232 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:232 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:233 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:233 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:234 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:234 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:235 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:235 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:236 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:236 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:237 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:237 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:238 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:238 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:239 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:239 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:240 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:240 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:241 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:241 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:242 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:242 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:243 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:243 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:244 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:244 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:245 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:245 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:246 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:246 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:247 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:247 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:248 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:248 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:249 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:249 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:250 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:250 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:251 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:251 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:252 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:252 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:253 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:253 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:254 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:254 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:255 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:255 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:256 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:256 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:257 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:257 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:258 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:258 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:259 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:259 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:260 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:260 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:261 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:261 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:262 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:262 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:263 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:263 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:264 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:264 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:265 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:265 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:266 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:266 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:267 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:267 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:268 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:268 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:269 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:269 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:270 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:270 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:271 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:271 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:272 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:272 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:273 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:273 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:274 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:274 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:275 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:275 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:276 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:276 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:277 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:277 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:278 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:278 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:279 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:279 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:280 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:280 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:281 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:281 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:282 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:282 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:283 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:283 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:284 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:284 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:285 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:285 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:286 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:286 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:287 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:287 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:288 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:288 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:289 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:289 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:290 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:290 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:291 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:291 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:292 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:292 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:293 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:293 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:294 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:294 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:295 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:295 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:296 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:296 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:297 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:297 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:298 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:298 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:299 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:299 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:300 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:300 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:301 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:301 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:302 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:302 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:303 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:303 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:304 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:304 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:305 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:305 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:306 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:306 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:307 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:307 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:308 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:308 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:309 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:309 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:310 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:310 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:311 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:311 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:312 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:312 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:313 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:313 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:314 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:314 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:315 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:315 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:316 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:316 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:317 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:317 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:318 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:318 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:319 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:319 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:320 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:320 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:321 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:321 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:322 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:322 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:323 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:323 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:324 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:324 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:325 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:325 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:326 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:326 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:327 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:327 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:328 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:328 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:329 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:329 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:330 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:330 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:331 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:331 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:332 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:332 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:333 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:333 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:334 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:334 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:335 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:335 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:336 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:336 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:337 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:337 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:338 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:338 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:339 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:339 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:340 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:340 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:341 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:341 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:342 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:342 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:343 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:343 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:344 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:344 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:345 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:345 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:346 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:346 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:347 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:347 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:348 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:348 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:349 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:349 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:350 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:350 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:351 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:351 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:352 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:352 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:353 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:353 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:354 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:354 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:355 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:355 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:356 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:356 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:357 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:357 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:358 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:358 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:359 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:359 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:360 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:360 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:361 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:361 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:362 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:362 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:363 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:363 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:364 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:364 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:365 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:365 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:366 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:366 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:367 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:367 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:368 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:368 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:369 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:369 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:370 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:370 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:371 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:371 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:372 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:372 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:373 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:373 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:374 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:374 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:375 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:375 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:376 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:376 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:377 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:377 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:378 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:378 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:379 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:379 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:380 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:380 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:381 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:381 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:382 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:382 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:383 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:383 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:384 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:384 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:385 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:385 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:386 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:386 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx}]
set_property src_info {type:SCOPED_XDC file:387 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:387 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx}]
set_property src_info {type:SCOPED_XDC file:388 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:388 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx}]
set_property src_info {type:SCOPED_XDC file:389 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx/clk}]
set_property src_info {type:SCOPED_XDC file:389 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx[*]}]
set_property src_info {type:SCOPED_XDC file:390 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV4/u_ROM_BIAS/clk]
set_property src_info {type:SCOPED_XDC file:390 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV4/u_ROM_BIAS]
set_property src_info {type:SCOPED_XDC file:391 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV4/u_ROM_WEIGHTS/clk]
set_property src_info {type:SCOPED_XDC file:391 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV4/u_ROM_WEIGHTS]
set_property src_info {type:SCOPED_XDC file:392 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV3/u_ROM_BIAS/clk]
set_property src_info {type:SCOPED_XDC file:392 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV3/u_ROM_BIAS]
set_property src_info {type:SCOPED_XDC file:393 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV3/u_ROM_WEIGHTS/clk]
set_property src_info {type:SCOPED_XDC file:393 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV3/u_ROM_WEIGHTS]
set_property src_info {type:SCOPED_XDC file:394 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV1/u_ROM_BIAS/clk]
set_property src_info {type:SCOPED_XDC file:394 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV1/u_ROM_BIAS]
set_property src_info {type:SCOPED_XDC file:395 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV1/u_ROM_WEIGHTS/clk]
set_property src_info {type:SCOPED_XDC file:395 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV1/u_ROM_WEIGHTS]
set_property src_info {type:SCOPED_XDC file:396 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV2/u_ROM_BIAS/clk]
set_property src_info {type:SCOPED_XDC file:396 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV2/u_ROM_BIAS]
set_property src_info {type:SCOPED_XDC file:397 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_CONV2/u_ROM_WEIGHTS/clk]
set_property src_info {type:SCOPED_XDC file:397 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_CONV2/u_ROM_WEIGHTS]
set_property src_info {type:SCOPED_XDC file:398 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_IMG_CHA_0/clk]
set_property src_info {type:SCOPED_XDC file:398 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_IMG_CHA_0]
set_property src_info {type:SCOPED_XDC file:399 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_IMG_CHA_1/clk]
set_property src_info {type:SCOPED_XDC file:399 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_IMG_CHA_1]
set_property src_info {type:SCOPED_XDC file:400 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 20 [get_pins u_DUT/u_IMG_CHA_2/clk]
set_property src_info {type:SCOPED_XDC file:400 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_DUT/u_IMG_CHA_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_DUT/u_CONV2/u_ROM_BIAS]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_DUT/u_CONV2/u_ROM_WEIGHTS]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_DUT/u_IMG_CHA_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_DUT/u_IMG_CHA_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_DUT/u_IMG_CHA_2]
