# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sr_flip_flop.srcs/sources_1/new/srff.vhd" \
"../../../../sr_flip_flop.srcs/sim_1/new/srff_TB.vhd" \

# Do not sort compile order
nosort
