$date
	Tue Sep 22 10:44:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPrueba32_8 $end
$var wire 8 # data_out_sint [7:0] $end
$var wire 1 $ valid_out_sint $end
$var wire 1 % valid_out $end
$var wire 1 & valid_0 $end
$var wire 1 ' reset $end
$var wire 32 ( lane_0 [31:0] $end
$var wire 8 ) data_out [7:0] $end
$var wire 1 * clk_f $end
$var wire 1 + clk_4f $end
$scope module demuxcond $end
$var wire 1 & valid_0 $end
$var wire 1 ' reset $end
$var wire 32 , lane_0 [31:0] $end
$var wire 1 + clk_4f $end
$var reg 8 - data_out [7:0] $end
$var reg 2 . selector [1:0] $end
$var reg 1 % valid_out $end
$upscope $end
$scope module demuxsint $end
$var wire 8 / data_out_estructural [7:0] $end
$var wire 1 $ valid_out_estructural $end
$var wire 1 & valid_0 $end
$var wire 1 ' reset $end
$var wire 32 0 lane_0 [31:0] $end
$var wire 1 + clk_4f $end
$upscope $end
$scope module prob $end
$var wire 8 1 data_out [7:0] $end
$var wire 8 2 data_out_sint [7:0] $end
$var wire 1 % valid_out $end
$var wire 1 $ valid_out_sint $end
$var reg 1 + clk_4f $end
$var reg 1 * clk_f $end
$var reg 32 3 lane_0 [31:0] $end
$var reg 1 ' reset $end
$var reg 1 & valid_0 $end
$upscope $end
$upscope $end
$scope module DFF $end
$var wire 1 4 C $end
$var wire 1 5 D $end
$var reg 1 6 Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 7 C $end
$var wire 1 8 D $end
$var wire 1 9 R $end
$var wire 1 : S $end
$var reg 1 ; Q $end
$upscope $end
$scope module NAND $end
$var wire 1 < A $end
$var wire 1 = B $end
$var wire 1 > Y $end
$upscope $end
$scope module NOR $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 A Y $end
$upscope $end
$scope module NOT $end
$var wire 1 B A $end
$var wire 1 C Y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
zC
zB
xA
z@
z?
x>
z=
z<
x;
z:
z9
z8
z7
x6
z5
z4
b0 3
bz 2
bx 1
b0 0
bz /
bx .
bx -
b0 ,
0+
0*
bx )
b0 (
0'
0&
x%
0$
bz #
z"
z!
$end
#10000000
0%
b0 .
1+
#20000000
0+
#30000000
1+
#40000000
b10101010101110111010101010111011 (
b10101010101110111010101010111011 ,
b10101010101110111010101010111011 0
b10101010101110111010101010111011 3
1&
0+
1*
#50000000
1+
#60000000
0+
#70000000
1+
#80000000
0+
0*
#90000000
1+
#100000000
0+
#110000000
1+
#120000000
b11111111110011001111111111001100 (
b11111111110011001111111111001100 ,
b11111111110011001111111111001100 0
b11111111110011001111111111001100 3
1'
0+
1*
#130000000
b11 .
1+
#140000000
0+
#150000000
1+
#160000000
0+
0*
#170000000
1+
#180000000
0+
#190000000
1+
#200000000
0&
0+
1*
#210000000
1+
#220000000
0+
#230000000
1+
#240000000
0+
0*
#250000000
1+
#260000000
0+
#270000000
1+
#280000000
b11 (
b11 ,
b11 0
b11 3
1&
0+
1*
