
198.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002368  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002508  08002508  00012508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002578  08002578  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08002578  08002578  00012578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002580  08002580  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002580  08002580  00012580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002584  08002584  00012584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002588  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000005c  080025e4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  080025e4  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000410f  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000012a3  00000000  00000000  000241de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000490  00000000  00000000  00025488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000033d  00000000  00000000  00025918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001563e  00000000  00000000  00025c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006169  00000000  00000000  0003b293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000825f4  00000000  00000000  000413fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001518  00000000  00000000  000c39f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000c4f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080024f0 	.word	0x080024f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	080024f0 	.word	0x080024f0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b08a      	sub	sp, #40	; 0x28
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	f107 0314 	add.w	r3, r7, #20
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]
 80005a6:	4b51      	ldr	r3, [pc, #324]	; (80006ec <MX_GPIO_Init+0x160>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	4a50      	ldr	r2, [pc, #320]	; (80006ec <MX_GPIO_Init+0x160>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	; 0x30
 80005b2:	4b4e      	ldr	r3, [pc, #312]	; (80006ec <MX_GPIO_Init+0x160>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	4b4a      	ldr	r3, [pc, #296]	; (80006ec <MX_GPIO_Init+0x160>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a49      	ldr	r2, [pc, #292]	; (80006ec <MX_GPIO_Init+0x160>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b47      	ldr	r3, [pc, #284]	; (80006ec <MX_GPIO_Init+0x160>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	4b43      	ldr	r3, [pc, #268]	; (80006ec <MX_GPIO_Init+0x160>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a42      	ldr	r2, [pc, #264]	; (80006ec <MX_GPIO_Init+0x160>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b40      	ldr	r3, [pc, #256]	; (80006ec <MX_GPIO_Init+0x160>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	4b3c      	ldr	r3, [pc, #240]	; (80006ec <MX_GPIO_Init+0x160>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a3b      	ldr	r2, [pc, #236]	; (80006ec <MX_GPIO_Init+0x160>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b39      	ldr	r3, [pc, #228]	; (80006ec <MX_GPIO_Init+0x160>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8000612:	2200      	movs	r2, #0
 8000614:	f240 21f3 	movw	r1, #755	; 0x2f3
 8000618:	4835      	ldr	r0, [pc, #212]	; (80006f0 <MX_GPIO_Init+0x164>)
 800061a:	f000 fe47 	bl	80012ac <HAL_GPIO_WritePin>
                          |GPIO_Outpue___lcd_Pin|GPIO_Out___lcd_Pin|Lightbulb_Output_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_Output___lcd_GPIO_Port, GPIO_Output___lcd_Pin, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	4834      	ldr	r0, [pc, #208]	; (80006f4 <MX_GPIO_Init+0x168>)
 8000624:	f000 fe42 	bl	80012ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_Output___lcdB4_Pin|GPIO_Output___lcdB5_Pin|GPIO_Output___lcdB6_Pin, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	2170      	movs	r1, #112	; 0x70
 800062c:	4832      	ldr	r0, [pc, #200]	; (80006f8 <MX_GPIO_Init+0x16c>)
 800062e:	f000 fe3d 	bl	80012ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000632:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000638:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800063c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063e:	2300      	movs	r3, #0
 8000640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4619      	mov	r1, r3
 8000648:	482a      	ldr	r0, [pc, #168]	; (80006f4 <MX_GPIO_Init+0x168>)
 800064a:	f000 fcab 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800064e:	f240 23f3 	movw	r3, #755	; 0x2f3
 8000652:	617b      	str	r3, [r7, #20]
                          |GPIO_Outpue___lcd_Pin|GPIO_Out___lcd_Pin|Lightbulb_Output_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	2301      	movs	r3, #1
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2300      	movs	r3, #0
 800065e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	4822      	ldr	r0, [pc, #136]	; (80006f0 <MX_GPIO_Init+0x164>)
 8000668:	f000 fc9c 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800066c:	2304      	movs	r3, #4
 800066e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000670:	2302      	movs	r3, #2
 8000672:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000678:	2303      	movs	r3, #3
 800067a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800067c:	2307      	movs	r3, #7
 800067e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	4619      	mov	r1, r3
 8000686:	481a      	ldr	r0, [pc, #104]	; (80006f0 <MX_GPIO_Init+0x164>)
 8000688:	f000 fc8c 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART_RX_Pin;
 800068c:	2308      	movs	r3, #8
 800068e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000698:	2300      	movs	r3, #0
 800069a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800069c:	2307      	movs	r3, #7
 800069e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	4812      	ldr	r0, [pc, #72]	; (80006f0 <MX_GPIO_Init+0x164>)
 80006a8:	f000 fc7c 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_Output___lcd_Pin;
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	2301      	movs	r3, #1
 80006b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b8:	2300      	movs	r3, #0
 80006ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO_Output___lcd_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	480c      	ldr	r0, [pc, #48]	; (80006f4 <MX_GPIO_Init+0x168>)
 80006c4:	f000 fc6e 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_Output___lcdB4_Pin|GPIO_Output___lcdB5_Pin|GPIO_Output___lcdB6_Pin;
 80006c8:	2370      	movs	r3, #112	; 0x70
 80006ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d4:	2300      	movs	r3, #0
 80006d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	4619      	mov	r1, r3
 80006de:	4806      	ldr	r0, [pc, #24]	; (80006f8 <MX_GPIO_Init+0x16c>)
 80006e0:	f000 fc60 	bl	8000fa4 <HAL_GPIO_Init>

}
 80006e4:	bf00      	nop
 80006e6:	3728      	adds	r7, #40	; 0x28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40020000 	.word	0x40020000
 80006f4:	40020800 	.word	0x40020800
 80006f8:	40020400 	.word	0x40020400

080006fc <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 80006fc:	b5b0      	push	{r4, r5, r7, lr}
 80006fe:	b08a      	sub	sp, #40	; 0x28
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
 8000708:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 800070a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800070e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000712:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000716:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800071a:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 800071c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800071e:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 800072c:	f107 0310 	add.w	r3, r7, #16
 8000730:	4618      	mov	r0, r3
 8000732:	f000 f80e 	bl	8000752 <Lcd_init>

	return lcd;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	461d      	mov	r5, r3
 800073a:	f107 0410 	add.w	r4, r7, #16
 800073e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000740:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000742:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000746:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800074a:	68f8      	ldr	r0, [r7, #12]
 800074c:	3728      	adds	r7, #40	; 0x28
 800074e:	46bd      	mov	sp, r7
 8000750:	bdb0      	pop	{r4, r5, r7, pc}

08000752 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	7d9b      	ldrb	r3, [r3, #22]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10c      	bne.n	800077c <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000762:	2133      	movs	r1, #51	; 0x33
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f000 f86f 	bl	8000848 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 800076a:	2132      	movs	r1, #50	; 0x32
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f000 f86b 	bl	8000848 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000772:	2128      	movs	r1, #40	; 0x28
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f000 f867 	bl	8000848 <lcd_write_command>
 800077a:	e003      	b.n	8000784 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 800077c:	2138      	movs	r1, #56	; 0x38
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f000 f862 	bl	8000848 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000784:	2101      	movs	r1, #1
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f000 f85e 	bl	8000848 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 800078c:	210c      	movs	r1, #12
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f000 f85a 	bl	8000848 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000794:	2106      	movs	r1, #6
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f000 f856 	bl	8000848 <lcd_write_command>
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 80007ae:	f107 030c 	add.w	r3, r7, #12
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	4906      	ldr	r1, [pc, #24]	; (80007d0 <Lcd_int+0x2c>)
 80007b6:	4618      	mov	r0, r3
 80007b8:	f001 f9f6 	bl	8001ba8 <siprintf>

	Lcd_string(lcd, buffer);
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	4619      	mov	r1, r3
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f000 f806 	bl	80007d4 <Lcd_string>
}
 80007c8:	bf00      	nop
 80007ca:	3718      	adds	r7, #24
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	08002508 	.word	0x08002508

080007d4 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 80007d4:	b590      	push	{r4, r7, lr}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 80007de:	2300      	movs	r3, #0
 80007e0:	73fb      	strb	r3, [r7, #15]
 80007e2:	e00a      	b.n	80007fa <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	4413      	add	r3, r2
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	4619      	mov	r1, r3
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f000 f858 	bl	80008a4 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 80007f4:	7bfb      	ldrb	r3, [r7, #15]
 80007f6:	3301      	adds	r3, #1
 80007f8:	73fb      	strb	r3, [r7, #15]
 80007fa:	7bfc      	ldrb	r4, [r7, #15]
 80007fc:	6838      	ldr	r0, [r7, #0]
 80007fe:	f7ff fcef 	bl	80001e0 <strlen>
 8000802:	4603      	mov	r3, r0
 8000804:	429c      	cmp	r4, r3
 8000806:	d3ed      	bcc.n	80007e4 <Lcd_string+0x10>
	}
}
 8000808:	bf00      	nop
 800080a:	bf00      	nop
 800080c:	3714      	adds	r7, #20
 800080e:	46bd      	mov	sp, r7
 8000810:	bd90      	pop	{r4, r7, pc}
	...

08000814 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	460b      	mov	r3, r1
 800081e:	70fb      	strb	r3, [r7, #3]
 8000820:	4613      	mov	r3, r2
 8000822:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000824:	78fb      	ldrb	r3, [r7, #3]
 8000826:	4a07      	ldr	r2, [pc, #28]	; (8000844 <Lcd_cursor+0x30>)
 8000828:	5cd2      	ldrb	r2, [r2, r3]
 800082a:	78bb      	ldrb	r3, [r7, #2]
 800082c:	4413      	add	r3, r2
 800082e:	b2db      	uxtb	r3, r3
 8000830:	3b80      	subs	r3, #128	; 0x80
 8000832:	b2db      	uxtb	r3, r3
 8000834:	4619      	mov	r1, r3
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 f806 	bl	8000848 <lcd_write_command>
	#endif
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	08002530 	.word	0x08002530

08000848 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	460b      	mov	r3, r1
 8000852:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6898      	ldr	r0, [r3, #8]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	899b      	ldrh	r3, [r3, #12]
 800085c:	2200      	movs	r2, #0
 800085e:	4619      	mov	r1, r3
 8000860:	f000 fd24 	bl	80012ac <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	7d9b      	ldrb	r3, [r3, #22]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d111      	bne.n	8000890 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	091b      	lsrs	r3, r3, #4
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2204      	movs	r2, #4
 8000874:	4619      	mov	r1, r3
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f000 f842 	bl	8000900 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	f003 030f 	and.w	r3, r3, #15
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2204      	movs	r2, #4
 8000886:	4619      	mov	r1, r3
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f000 f839 	bl	8000900 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 800088e:	e005      	b.n	800089c <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000890:	78fb      	ldrb	r3, [r7, #3]
 8000892:	2208      	movs	r2, #8
 8000894:	4619      	mov	r1, r3
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f000 f832 	bl	8000900 <lcd_write>
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	460b      	mov	r3, r1
 80008ae:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6898      	ldr	r0, [r3, #8]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	899b      	ldrh	r3, [r3, #12]
 80008b8:	2201      	movs	r2, #1
 80008ba:	4619      	mov	r1, r3
 80008bc:	f000 fcf6 	bl	80012ac <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	7d9b      	ldrb	r3, [r3, #22]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d111      	bne.n	80008ec <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80008c8:	78fb      	ldrb	r3, [r7, #3]
 80008ca:	091b      	lsrs	r3, r3, #4
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	2204      	movs	r2, #4
 80008d0:	4619      	mov	r1, r3
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f000 f814 	bl	8000900 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 80008d8:	78fb      	ldrb	r3, [r7, #3]
 80008da:	f003 030f 	and.w	r3, r3, #15
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	2204      	movs	r2, #4
 80008e2:	4619      	mov	r1, r3
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f000 f80b 	bl	8000900 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 80008ea:	e005      	b.n	80008f8 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 80008ec:	78fb      	ldrb	r3, [r7, #3]
 80008ee:	2208      	movs	r2, #8
 80008f0:	4619      	mov	r1, r3
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f000 f804 	bl	8000900 <lcd_write>
}
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	460b      	mov	r3, r1
 800090a:	70fb      	strb	r3, [r7, #3]
 800090c:	4613      	mov	r3, r2
 800090e:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000910:	2300      	movs	r3, #0
 8000912:	73fb      	strb	r3, [r7, #15]
 8000914:	e019      	b.n	800094a <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	4413      	add	r3, r2
 8000920:	6818      	ldr	r0, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	685a      	ldr	r2, [r3, #4]
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	4413      	add	r3, r2
 800092c:	8819      	ldrh	r1, [r3, #0]
 800092e:	78fa      	ldrb	r2, [r7, #3]
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	fa42 f303 	asr.w	r3, r2, r3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	f003 0301 	and.w	r3, r3, #1
 800093c:	b2db      	uxtb	r3, r3
 800093e:	461a      	mov	r2, r3
 8000940:	f000 fcb4 	bl	80012ac <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000944:	7bfb      	ldrb	r3, [r7, #15]
 8000946:	3301      	adds	r3, #1
 8000948:	73fb      	strb	r3, [r7, #15]
 800094a:	7bfa      	ldrb	r2, [r7, #15]
 800094c:	78bb      	ldrb	r3, [r7, #2]
 800094e:	429a      	cmp	r2, r3
 8000950:	d3e1      	bcc.n	8000916 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6918      	ldr	r0, [r3, #16]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	8a9b      	ldrh	r3, [r3, #20]
 800095a:	2201      	movs	r2, #1
 800095c:	4619      	mov	r1, r3
 800095e:	f000 fca5 	bl	80012ac <HAL_GPIO_WritePin>
	DELAY(1);
 8000962:	2001      	movs	r0, #1
 8000964:	f000 fa14 	bl	8000d90 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6918      	ldr	r0, [r3, #16]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	8a9b      	ldrh	r3, [r3, #20]
 8000970:	2200      	movs	r2, #0
 8000972:	4619      	mov	r1, r3
 8000974:	f000 fc9a 	bl	80012ac <HAL_GPIO_WritePin>
}
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000980:	b5b0      	push	{r4, r5, r7, lr}
 8000982:	b098      	sub	sp, #96	; 0x60
 8000984:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000986:	f000 f991 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800098a:	f000 f859 	bl	8000a40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800098e:	f7ff fdfd 	bl	800058c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  // Lcd_PortType ports[] = { D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port };
	Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 8000992:	4b27      	ldr	r3, [pc, #156]	; (8000a30 <main+0xb0>)
 8000994:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000998:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800099a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
	Lcd_PinType pins[] = {GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_6};
 800099e:	4a25      	ldr	r2, [pc, #148]	; (8000a34 <main+0xb4>)
 80009a0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009a8:	e883 0003 	stmia.w	r3, {r0, r1}
	Lcd_HandleTypeDef lcd;
	// Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
	lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 80009ac:	4638      	mov	r0, r7
 80009ae:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80009b2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80009b6:	2300      	movs	r3, #0
 80009b8:	9303      	str	r3, [sp, #12]
 80009ba:	2310      	movs	r3, #16
 80009bc:	9302      	str	r3, [sp, #8]
 80009be:	4b1e      	ldr	r3, [pc, #120]	; (8000a38 <main+0xb8>)
 80009c0:	9301      	str	r3, [sp, #4]
 80009c2:	2320      	movs	r3, #32
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	4b1c      	ldr	r3, [pc, #112]	; (8000a38 <main+0xb8>)
 80009c8:	f7ff fe98 	bl	80006fc <Lcd_create>
 80009cc:	f107 041c 	add.w	r4, r7, #28
 80009d0:	463d      	mov	r5, r7
 80009d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009d6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009da:	e884 0003 	stmia.w	r4, {r0, r1}
	Lcd_cursor(&lcd, 0,1);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	2201      	movs	r2, #1
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff ff14 	bl	8000814 <Lcd_cursor>
	Lcd_string(&lcd, "Peter Zhang");
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4912      	ldr	r1, [pc, #72]	; (8000a3c <main+0xbc>)
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff feee 	bl	80007d4 <Lcd_string>
	for ( int x = 1; x <= 200 ; x++ )
 80009f8:	2301      	movs	r3, #1
 80009fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80009fc:	e013      	b.n	8000a26 <main+0xa6>
	{
		Lcd_cursor(&lcd, 1,7);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	2207      	movs	r2, #7
 8000a04:	2101      	movs	r1, #1
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff04 	bl	8000814 <Lcd_cursor>
		Lcd_int(&lcd, x);
 8000a0c:	f107 031c 	add.w	r3, r7, #28
 8000a10:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff fec6 	bl	80007a4 <Lcd_int>
		HAL_Delay (1000);
 8000a18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a1c:	f000 f9b8 	bl	8000d90 <HAL_Delay>
	for ( int x = 1; x <= 200 ; x++ )
 8000a20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a22:	3301      	adds	r3, #1
 8000a24:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a28:	2bc8      	cmp	r3, #200	; 0xc8
 8000a2a:	dde8      	ble.n	80009fe <main+0x7e>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <main+0xac>
 8000a2e:	bf00      	nop
 8000a30:	08002518 	.word	0x08002518
 8000a34:	08002528 	.word	0x08002528
 8000a38:	40020400 	.word	0x40020400
 8000a3c:	0800250c 	.word	0x0800250c

08000a40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b094      	sub	sp, #80	; 0x50
 8000a44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a46:	f107 0320 	add.w	r3, r7, #32
 8000a4a:	2230      	movs	r2, #48	; 0x30
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f001 f8ca 	bl	8001be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a54:	f107 030c 	add.w	r3, r7, #12
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a64:	2300      	movs	r3, #0
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <SystemClock_Config+0xd0>)
 8000a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6c:	4a28      	ldr	r2, [pc, #160]	; (8000b10 <SystemClock_Config+0xd0>)
 8000a6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a72:	6413      	str	r3, [r2, #64]	; 0x40
 8000a74:	4b26      	ldr	r3, [pc, #152]	; (8000b10 <SystemClock_Config+0xd0>)
 8000a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a80:	2300      	movs	r3, #0
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <SystemClock_Config+0xd4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a8c:	4a21      	ldr	r2, [pc, #132]	; (8000b14 <SystemClock_Config+0xd4>)
 8000a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a92:	6013      	str	r3, [r2, #0]
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <SystemClock_Config+0xd4>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa8:	2310      	movs	r3, #16
 8000aaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aac:	2302      	movs	r3, #2
 8000aae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ab4:	2310      	movs	r3, #16
 8000ab6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ab8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000abc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000abe:	2304      	movs	r3, #4
 8000ac0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ac2:	2307      	movs	r3, #7
 8000ac4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac6:	f107 0320 	add.w	r3, r7, #32
 8000aca:	4618      	mov	r0, r3
 8000acc:	f000 fc08 	bl	80012e0 <HAL_RCC_OscConfig>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ad6:	f000 f81f 	bl	8000b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ada:	230f      	movs	r3, #15
 8000adc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ae6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	2102      	movs	r1, #2
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 fe6a 	bl	80017d0 <HAL_RCC_ClockConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b02:	f000 f809 	bl	8000b18 <Error_Handler>
  }
}
 8000b06:	bf00      	nop
 8000b08:	3750      	adds	r7, #80	; 0x50
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40007000 	.word	0x40007000

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <Error_Handler+0x8>
	...

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b32:	4a0f      	ldr	r2, [pc, #60]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b38:	6453      	str	r3, [r2, #68]	; 0x44
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b54:	6413      	str	r3, [r2, #64]	; 0x40
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b62:	2007      	movs	r0, #7
 8000b64:	f000 f9ea 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40023800 	.word	0x40023800

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <NMI_Handler+0x4>

08000b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler+0x4>

08000b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc0:	f000 f8c6 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd0:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <_sbrk+0x5c>)
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <_sbrk+0x60>)
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <_sbrk+0x64>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <_sbrk+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d207      	bcs.n	8000c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf8:	f000 fffe 	bl	8001bf8 <__errno>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	220c      	movs	r2, #12
 8000c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c06:	e009      	b.n	8000c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0e:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a05      	ldr	r2, [pc, #20]	; (8000c2c <_sbrk+0x64>)
 8000c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20018000 	.word	0x20018000
 8000c28:	00000400 	.word	0x00000400
 8000c2c:	20000078 	.word	0x20000078
 8000c30:	200001c8 	.word	0x200001c8

08000c34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <SystemInit+0x20>)
 8000c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <SystemInit+0x20>)
 8000c40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c5c:	480d      	ldr	r0, [pc, #52]	; (8000c94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c5e:	490e      	ldr	r1, [pc, #56]	; (8000c98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c60:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c64:	e002      	b.n	8000c6c <LoopCopyDataInit>

08000c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6a:	3304      	adds	r3, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c70:	d3f9      	bcc.n	8000c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c72:	4a0b      	ldr	r2, [pc, #44]	; (8000ca0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c74:	4c0b      	ldr	r4, [pc, #44]	; (8000ca4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c78:	e001      	b.n	8000c7e <LoopFillZerobss>

08000c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c7c:	3204      	adds	r2, #4

08000c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c80:	d3fb      	bcc.n	8000c7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c82:	f7ff ffd7 	bl	8000c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c86:	f000 ffbd 	bl	8001c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c8a:	f7ff fe79 	bl	8000980 <main>
  bx  lr    
 8000c8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c90:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c9c:	08002588 	.word	0x08002588
  ldr r2, =_sbss
 8000ca0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ca4:	200001c8 	.word	0x200001c8

08000ca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC_IRQHandler>
	...

08000cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	; (8000cec <HAL_Init+0x40>)
 8000cb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cbc:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0a      	ldr	r2, [pc, #40]	; (8000cec <HAL_Init+0x40>)
 8000cc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <HAL_Init+0x40>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a07      	ldr	r2, [pc, #28]	; (8000cec <HAL_Init+0x40>)
 8000cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	f000 f931 	bl	8000f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f000 f808 	bl	8000cf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce0:	f7ff ff20 	bl	8000b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40023c00 	.word	0x40023c00

08000cf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <HAL_InitTick+0x54>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <HAL_InitTick+0x58>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	4619      	mov	r1, r3
 8000d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 f93b 	bl	8000f8a <HAL_SYSTICK_Config>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00e      	b.n	8000d3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2b0f      	cmp	r3, #15
 8000d22:	d80a      	bhi.n	8000d3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d24:	2200      	movs	r2, #0
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d2c:	f000 f911 	bl	8000f52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d30:	4a06      	ldr	r2, [pc, #24]	; (8000d4c <HAL_InitTick+0x5c>)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d36:	2300      	movs	r3, #0
 8000d38:	e000      	b.n	8000d3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000000 	.word	0x20000000
 8000d48:	20000008 	.word	0x20000008
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_IncTick+0x20>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_IncTick+0x24>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <HAL_IncTick+0x24>)
 8000d62:	6013      	str	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008
 8000d74:	2000007c 	.word	0x2000007c

08000d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <HAL_GetTick+0x14>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	2000007c 	.word	0x2000007c

08000d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d98:	f7ff ffee 	bl	8000d78 <HAL_GetTick>
 8000d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000da8:	d005      	beq.n	8000db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000daa:	4b0a      	ldr	r3, [pc, #40]	; (8000dd4 <HAL_Delay+0x44>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4413      	add	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000db6:	bf00      	nop
 8000db8:	f7ff ffde 	bl	8000d78 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d8f7      	bhi.n	8000db8 <HAL_Delay+0x28>
  {
  }
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008

08000dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df4:	4013      	ands	r3, r2
 8000df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e0a:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	60d3      	str	r3, [r2, #12]
}
 8000e10:	bf00      	nop
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <__NVIC_GetPriorityGrouping+0x18>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	f003 0307 	and.w	r3, r3, #7
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db0a      	blt.n	8000e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e64:	e00a      	b.n	8000e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4908      	ldr	r1, [pc, #32]	; (8000e8c <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	440b      	add	r3, r1
 8000e7a:	761a      	strb	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f1c3 0307 	rsb	r3, r3, #7
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	bf28      	it	cs
 8000eae:	2304      	movcs	r3, #4
 8000eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	2b06      	cmp	r3, #6
 8000eb8:	d902      	bls.n	8000ec0 <NVIC_EncodePriority+0x30>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3b03      	subs	r3, #3
 8000ebe:	e000      	b.n	8000ec2 <NVIC_EncodePriority+0x32>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	43d9      	mvns	r1, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f08:	d301      	bcc.n	8000f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00f      	b.n	8000f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SysTick_Config+0x40>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f16:	210f      	movs	r1, #15
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f1c:	f7ff ff8e 	bl	8000e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <SysTick_Config+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <SysTick_Config+0x40>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff ff47 	bl	8000dd8 <__NVIC_SetPriorityGrouping>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
 8000f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f64:	f7ff ff5c 	bl	8000e20 <__NVIC_GetPriorityGrouping>
 8000f68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68b9      	ldr	r1, [r7, #8]
 8000f6e:	6978      	ldr	r0, [r7, #20]
 8000f70:	f7ff ff8e 	bl	8000e90 <NVIC_EncodePriority>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff5d 	bl	8000e3c <__NVIC_SetPriority>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffb0 	bl	8000ef8 <SysTick_Config>
 8000f98:	4603      	mov	r3, r0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	; 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	e159      	b.n	8001274 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	697a      	ldr	r2, [r7, #20]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f040 8148 	bne.w	800126e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d005      	beq.n	8000ff6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d130      	bne.n	8001058 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2203      	movs	r2, #3
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4013      	ands	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800102c:	2201      	movs	r2, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	091b      	lsrs	r3, r3, #4
 8001042:	f003 0201 	and.w	r2, r3, #1
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	2b03      	cmp	r3, #3
 8001062:	d017      	beq.n	8001094 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d123      	bne.n	80010e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	08da      	lsrs	r2, r3, #3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3208      	adds	r2, #8
 80010a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	f003 0307 	and.w	r3, r3, #7
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	220f      	movs	r2, #15
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	691a      	ldr	r2, [r3, #16]
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	08da      	lsrs	r2, r3, #3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3208      	adds	r2, #8
 80010e2:	69b9      	ldr	r1, [r7, #24]
 80010e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	2203      	movs	r2, #3
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0203 	and.w	r2, r3, #3
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 80a2 	beq.w	800126e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	4b57      	ldr	r3, [pc, #348]	; (800128c <HAL_GPIO_Init+0x2e8>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001132:	4a56      	ldr	r2, [pc, #344]	; (800128c <HAL_GPIO_Init+0x2e8>)
 8001134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001138:	6453      	str	r3, [r2, #68]	; 0x44
 800113a:	4b54      	ldr	r3, [pc, #336]	; (800128c <HAL_GPIO_Init+0x2e8>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001146:	4a52      	ldr	r2, [pc, #328]	; (8001290 <HAL_GPIO_Init+0x2ec>)
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	089b      	lsrs	r3, r3, #2
 800114c:	3302      	adds	r3, #2
 800114e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	220f      	movs	r2, #15
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4013      	ands	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a49      	ldr	r2, [pc, #292]	; (8001294 <HAL_GPIO_Init+0x2f0>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d019      	beq.n	80011a6 <HAL_GPIO_Init+0x202>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a48      	ldr	r2, [pc, #288]	; (8001298 <HAL_GPIO_Init+0x2f4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d013      	beq.n	80011a2 <HAL_GPIO_Init+0x1fe>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a47      	ldr	r2, [pc, #284]	; (800129c <HAL_GPIO_Init+0x2f8>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d00d      	beq.n	800119e <HAL_GPIO_Init+0x1fa>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a46      	ldr	r2, [pc, #280]	; (80012a0 <HAL_GPIO_Init+0x2fc>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d007      	beq.n	800119a <HAL_GPIO_Init+0x1f6>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a45      	ldr	r2, [pc, #276]	; (80012a4 <HAL_GPIO_Init+0x300>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d101      	bne.n	8001196 <HAL_GPIO_Init+0x1f2>
 8001192:	2304      	movs	r3, #4
 8001194:	e008      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 8001196:	2307      	movs	r3, #7
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 800119a:	2303      	movs	r3, #3
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 800119e:	2302      	movs	r3, #2
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x204>
 80011a6:	2300      	movs	r3, #0
 80011a8:	69fa      	ldr	r2, [r7, #28]
 80011aa:	f002 0203 	and.w	r2, r2, #3
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b8:	4935      	ldr	r1, [pc, #212]	; (8001290 <HAL_GPIO_Init+0x2ec>)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011c6:	4b38      	ldr	r3, [pc, #224]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ea:	4a2f      	ldr	r2, [pc, #188]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <HAL_GPIO_Init+0x304>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001214:	4a24      	ldr	r2, [pc, #144]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800121a:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <HAL_GPIO_Init+0x304>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4313      	orrs	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800123e:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <HAL_GPIO_Init+0x304>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001268:	4a0f      	ldr	r2, [pc, #60]	; (80012a8 <HAL_GPIO_Init+0x304>)
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3301      	adds	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	2b0f      	cmp	r3, #15
 8001278:	f67f aea2 	bls.w	8000fc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3724      	adds	r7, #36	; 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40013800 	.word	0x40013800
 8001294:	40020000 	.word	0x40020000
 8001298:	40020400 	.word	0x40020400
 800129c:	40020800 	.word	0x40020800
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	40021000 	.word	0x40021000
 80012a8:	40013c00 	.word	0x40013c00

080012ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	807b      	strh	r3, [r7, #2]
 80012b8:	4613      	mov	r3, r2
 80012ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012bc:	787b      	ldrb	r3, [r7, #1]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c2:	887a      	ldrh	r2, [r7, #2]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012c8:	e003      	b.n	80012d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ca:	887b      	ldrh	r3, [r7, #2]
 80012cc:	041a      	lsls	r2, r3, #16
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	619a      	str	r2, [r3, #24]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
	...

080012e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e267      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d075      	beq.n	80013ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012fe:	4b88      	ldr	r3, [pc, #544]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	2b04      	cmp	r3, #4
 8001308:	d00c      	beq.n	8001324 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130a:	4b85      	ldr	r3, [pc, #532]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001312:	2b08      	cmp	r3, #8
 8001314:	d112      	bne.n	800133c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001316:	4b82      	ldr	r3, [pc, #520]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800131e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001322:	d10b      	bne.n	800133c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	4b7e      	ldr	r3, [pc, #504]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d05b      	beq.n	80013e8 <HAL_RCC_OscConfig+0x108>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d157      	bne.n	80013e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e242      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001344:	d106      	bne.n	8001354 <HAL_RCC_OscConfig+0x74>
 8001346:	4b76      	ldr	r3, [pc, #472]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a75      	ldr	r2, [pc, #468]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800134c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	e01d      	b.n	8001390 <HAL_RCC_OscConfig+0xb0>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800135c:	d10c      	bne.n	8001378 <HAL_RCC_OscConfig+0x98>
 800135e:	4b70      	ldr	r3, [pc, #448]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a6f      	ldr	r2, [pc, #444]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	4b6d      	ldr	r3, [pc, #436]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a6c      	ldr	r2, [pc, #432]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e00b      	b.n	8001390 <HAL_RCC_OscConfig+0xb0>
 8001378:	4b69      	ldr	r3, [pc, #420]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a68      	ldr	r2, [pc, #416]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800137e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001382:	6013      	str	r3, [r2, #0]
 8001384:	4b66      	ldr	r3, [pc, #408]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a65      	ldr	r2, [pc, #404]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800138a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800138e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d013      	beq.n	80013c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001398:	f7ff fcee 	bl	8000d78 <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a0:	f7ff fcea 	bl	8000d78 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b64      	cmp	r3, #100	; 0x64
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e207      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b2:	4b5b      	ldr	r3, [pc, #364]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0f0      	beq.n	80013a0 <HAL_RCC_OscConfig+0xc0>
 80013be:	e014      	b.n	80013ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7ff fcda 	bl	8000d78 <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c8:	f7ff fcd6 	bl	8000d78 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	; 0x64
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e1f3      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013da:	4b51      	ldr	r3, [pc, #324]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f0      	bne.n	80013c8 <HAL_RCC_OscConfig+0xe8>
 80013e6:	e000      	b.n	80013ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d063      	beq.n	80014be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013f6:	4b4a      	ldr	r3, [pc, #296]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00b      	beq.n	800141a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001402:	4b47      	ldr	r3, [pc, #284]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800140a:	2b08      	cmp	r3, #8
 800140c:	d11c      	bne.n	8001448 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800140e:	4b44      	ldr	r3, [pc, #272]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d116      	bne.n	8001448 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800141a:	4b41      	ldr	r3, [pc, #260]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <HAL_RCC_OscConfig+0x152>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d001      	beq.n	8001432 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e1c7      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001432:	4b3b      	ldr	r3, [pc, #236]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4937      	ldr	r1, [pc, #220]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001446:	e03a      	b.n	80014be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001450:	4b34      	ldr	r3, [pc, #208]	; (8001524 <HAL_RCC_OscConfig+0x244>)
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001456:	f7ff fc8f 	bl	8000d78 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145e:	f7ff fc8b 	bl	8000d78 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e1a8      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001470:	4b2b      	ldr	r3, [pc, #172]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147c:	4b28      	ldr	r3, [pc, #160]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	4925      	ldr	r1, [pc, #148]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]
 8001490:	e015      	b.n	80014be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001492:	4b24      	ldr	r3, [pc, #144]	; (8001524 <HAL_RCC_OscConfig+0x244>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fc6e 	bl	8000d78 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a0:	f7ff fc6a 	bl	8000d78 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e187      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b2:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d036      	beq.n	8001538 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d016      	beq.n	8001500 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014d2:	4b15      	ldr	r3, [pc, #84]	; (8001528 <HAL_RCC_OscConfig+0x248>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d8:	f7ff fc4e 	bl	8000d78 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e0:	f7ff fc4a 	bl	8000d78 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e167      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_RCC_OscConfig+0x240>)
 80014f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x200>
 80014fe:	e01b      	b.n	8001538 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_RCC_OscConfig+0x248>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001506:	f7ff fc37 	bl	8000d78 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800150c:	e00e      	b.n	800152c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff fc33 	bl	8000d78 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d907      	bls.n	800152c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e150      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
 8001520:	40023800 	.word	0x40023800
 8001524:	42470000 	.word	0x42470000
 8001528:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152c:	4b88      	ldr	r3, [pc, #544]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800152e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ea      	bne.n	800150e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	f000 8097 	beq.w	8001674 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001546:	2300      	movs	r3, #0
 8001548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800154a:	4b81      	ldr	r3, [pc, #516]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10f      	bne.n	8001576 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	4b7d      	ldr	r3, [pc, #500]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	4a7c      	ldr	r2, [pc, #496]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	; 0x40
 8001566:	4b7a      	ldr	r3, [pc, #488]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001572:	2301      	movs	r3, #1
 8001574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001576:	4b77      	ldr	r3, [pc, #476]	; (8001754 <HAL_RCC_OscConfig+0x474>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800157e:	2b00      	cmp	r3, #0
 8001580:	d118      	bne.n	80015b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001582:	4b74      	ldr	r3, [pc, #464]	; (8001754 <HAL_RCC_OscConfig+0x474>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a73      	ldr	r2, [pc, #460]	; (8001754 <HAL_RCC_OscConfig+0x474>)
 8001588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800158c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800158e:	f7ff fbf3 	bl	8000d78 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001596:	f7ff fbef 	bl	8000d78 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e10c      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a8:	4b6a      	ldr	r3, [pc, #424]	; (8001754 <HAL_RCC_OscConfig+0x474>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d106      	bne.n	80015ca <HAL_RCC_OscConfig+0x2ea>
 80015bc:	4b64      	ldr	r3, [pc, #400]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c0:	4a63      	ldr	r2, [pc, #396]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6713      	str	r3, [r2, #112]	; 0x70
 80015c8:	e01c      	b.n	8001604 <HAL_RCC_OscConfig+0x324>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2b05      	cmp	r3, #5
 80015d0:	d10c      	bne.n	80015ec <HAL_RCC_OscConfig+0x30c>
 80015d2:	4b5f      	ldr	r3, [pc, #380]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d6:	4a5e      	ldr	r2, [pc, #376]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	6713      	str	r3, [r2, #112]	; 0x70
 80015de:	4b5c      	ldr	r3, [pc, #368]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e2:	4a5b      	ldr	r2, [pc, #364]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ea:	e00b      	b.n	8001604 <HAL_RCC_OscConfig+0x324>
 80015ec:	4b58      	ldr	r3, [pc, #352]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f0:	4a57      	ldr	r2, [pc, #348]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	6713      	str	r3, [r2, #112]	; 0x70
 80015f8:	4b55      	ldr	r3, [pc, #340]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fc:	4a54      	ldr	r2, [pc, #336]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80015fe:	f023 0304 	bic.w	r3, r3, #4
 8001602:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d015      	beq.n	8001638 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160c:	f7ff fbb4 	bl	8000d78 <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001612:	e00a      	b.n	800162a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001614:	f7ff fbb0 	bl	8000d78 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001622:	4293      	cmp	r3, r2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e0cb      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800162a:	4b49      	ldr	r3, [pc, #292]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0ee      	beq.n	8001614 <HAL_RCC_OscConfig+0x334>
 8001636:	e014      	b.n	8001662 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001638:	f7ff fb9e 	bl	8000d78 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163e:	e00a      	b.n	8001656 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001640:	f7ff fb9a 	bl	8000d78 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f241 3288 	movw	r2, #5000	; 0x1388
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e0b5      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001656:	4b3e      	ldr	r3, [pc, #248]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 8001658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1ee      	bne.n	8001640 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001662:	7dfb      	ldrb	r3, [r7, #23]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d105      	bne.n	8001674 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001668:	4b39      	ldr	r3, [pc, #228]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	4a38      	ldr	r2, [pc, #224]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800166e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001672:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 80a1 	beq.w	80017c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800167e:	4b34      	ldr	r3, [pc, #208]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 030c 	and.w	r3, r3, #12
 8001686:	2b08      	cmp	r3, #8
 8001688:	d05c      	beq.n	8001744 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b02      	cmp	r3, #2
 8001690:	d141      	bne.n	8001716 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001692:	4b31      	ldr	r3, [pc, #196]	; (8001758 <HAL_RCC_OscConfig+0x478>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fb6e 	bl	8000d78 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff fb6a 	bl	8000d78 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e087      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b2:	4b27      	ldr	r3, [pc, #156]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69da      	ldr	r2, [r3, #28]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016cc:	019b      	lsls	r3, r3, #6
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d4:	085b      	lsrs	r3, r3, #1
 80016d6:	3b01      	subs	r3, #1
 80016d8:	041b      	lsls	r3, r3, #16
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e0:	061b      	lsls	r3, r3, #24
 80016e2:	491b      	ldr	r1, [pc, #108]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_RCC_OscConfig+0x478>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ee:	f7ff fb43 	bl	8000d78 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f6:	f7ff fb3f 	bl	8000d78 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e05c      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x416>
 8001714:	e054      	b.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_RCC_OscConfig+0x478>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7ff fb2c 	bl	8000d78 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001724:	f7ff fb28 	bl	8000d78 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e045      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_RCC_OscConfig+0x470>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f0      	bne.n	8001724 <HAL_RCC_OscConfig+0x444>
 8001742:	e03d      	b.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d107      	bne.n	800175c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e038      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
 8001750:	40023800 	.word	0x40023800
 8001754:	40007000 	.word	0x40007000
 8001758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <HAL_RCC_OscConfig+0x4ec>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d028      	beq.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d121      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001782:	429a      	cmp	r2, r3
 8001784:	d11a      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800178c:	4013      	ands	r3, r2
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001794:	4293      	cmp	r3, r2
 8001796:	d111      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a2:	085b      	lsrs	r3, r3, #1
 80017a4:	3b01      	subs	r3, #1
 80017a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d107      	bne.n	80017bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d001      	beq.n	80017c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800

080017d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0cc      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017e4:	4b68      	ldr	r3, [pc, #416]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d90c      	bls.n	800180c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b65      	ldr	r3, [pc, #404]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b63      	ldr	r3, [pc, #396]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0b8      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d020      	beq.n	800185a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001824:	4b59      	ldr	r3, [pc, #356]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a58      	ldr	r2, [pc, #352]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800182e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0308 	and.w	r3, r3, #8
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800183c:	4b53      	ldr	r3, [pc, #332]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	4a52      	ldr	r2, [pc, #328]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001848:	4b50      	ldr	r3, [pc, #320]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	494d      	ldr	r1, [pc, #308]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	4313      	orrs	r3, r2
 8001858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	d044      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d107      	bne.n	800187e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186e:	4b47      	ldr	r3, [pc, #284]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d119      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e07f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d003      	beq.n	800188e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188a:	2b03      	cmp	r3, #3
 800188c:	d107      	bne.n	800189e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188e:	4b3f      	ldr	r3, [pc, #252]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d109      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e06f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189e:	4b3b      	ldr	r3, [pc, #236]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e067      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ae:	4b37      	ldr	r3, [pc, #220]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f023 0203 	bic.w	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4934      	ldr	r1, [pc, #208]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018c0:	f7ff fa5a 	bl	8000d78 <HAL_GetTick>
 80018c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c6:	e00a      	b.n	80018de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c8:	f7ff fa56 	bl	8000d78 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e04f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018de:	4b2b      	ldr	r3, [pc, #172]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 020c 	and.w	r2, r3, #12
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d1eb      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018f0:	4b25      	ldr	r3, [pc, #148]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d20c      	bcs.n	8001918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018fe:	4b22      	ldr	r3, [pc, #136]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001906:	4b20      	ldr	r3, [pc, #128]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	d001      	beq.n	8001918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e032      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001924:	4b19      	ldr	r3, [pc, #100]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	4916      	ldr	r1, [pc, #88]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	4313      	orrs	r3, r2
 8001934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d009      	beq.n	8001956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001942:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	490e      	ldr	r1, [pc, #56]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	4313      	orrs	r3, r2
 8001954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001956:	f000 f821 	bl	800199c <HAL_RCC_GetSysClockFreq>
 800195a:	4602      	mov	r2, r0
 800195c:	4b0b      	ldr	r3, [pc, #44]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	490a      	ldr	r1, [pc, #40]	; (8001990 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	5ccb      	ldrb	r3, [r1, r3]
 800196a:	fa22 f303 	lsr.w	r3, r2, r3
 800196e:	4a09      	ldr	r2, [pc, #36]	; (8001994 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <HAL_RCC_ClockConfig+0x1c8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff f9ba 	bl	8000cf0 <HAL_InitTick>

  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00
 800198c:	40023800 	.word	0x40023800
 8001990:	08002534 	.word	0x08002534
 8001994:	20000000 	.word	0x20000000
 8001998:	20000004 	.word	0x20000004

0800199c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800199c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019a0:	b094      	sub	sp, #80	; 0x50
 80019a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	647b      	str	r3, [r7, #68]	; 0x44
 80019a8:	2300      	movs	r3, #0
 80019aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019ac:	2300      	movs	r3, #0
 80019ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019b4:	4b79      	ldr	r3, [pc, #484]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 030c 	and.w	r3, r3, #12
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d00d      	beq.n	80019dc <HAL_RCC_GetSysClockFreq+0x40>
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	f200 80e1 	bhi.w	8001b88 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x34>
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d003      	beq.n	80019d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80019ce:	e0db      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019d0:	4b73      	ldr	r3, [pc, #460]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 80019d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80019d4:	e0db      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019d6:	4b73      	ldr	r3, [pc, #460]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x208>)
 80019d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019da:	e0d8      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019dc:	4b6f      	ldr	r3, [pc, #444]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019e6:	4b6d      	ldr	r3, [pc, #436]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d063      	beq.n	8001aba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f2:	4b6a      	ldr	r3, [pc, #424]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	099b      	lsrs	r3, r3, #6
 80019f8:	2200      	movs	r2, #0
 80019fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80019fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
 8001a06:	2300      	movs	r3, #0
 8001a08:	637b      	str	r3, [r7, #52]	; 0x34
 8001a0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a0e:	4622      	mov	r2, r4
 8001a10:	462b      	mov	r3, r5
 8001a12:	f04f 0000 	mov.w	r0, #0
 8001a16:	f04f 0100 	mov.w	r1, #0
 8001a1a:	0159      	lsls	r1, r3, #5
 8001a1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a20:	0150      	lsls	r0, r2, #5
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4621      	mov	r1, r4
 8001a28:	1a51      	subs	r1, r2, r1
 8001a2a:	6139      	str	r1, [r7, #16]
 8001a2c:	4629      	mov	r1, r5
 8001a2e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a40:	4659      	mov	r1, fp
 8001a42:	018b      	lsls	r3, r1, #6
 8001a44:	4651      	mov	r1, sl
 8001a46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a4a:	4651      	mov	r1, sl
 8001a4c:	018a      	lsls	r2, r1, #6
 8001a4e:	4651      	mov	r1, sl
 8001a50:	ebb2 0801 	subs.w	r8, r2, r1
 8001a54:	4659      	mov	r1, fp
 8001a56:	eb63 0901 	sbc.w	r9, r3, r1
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a6e:	4690      	mov	r8, r2
 8001a70:	4699      	mov	r9, r3
 8001a72:	4623      	mov	r3, r4
 8001a74:	eb18 0303 	adds.w	r3, r8, r3
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	462b      	mov	r3, r5
 8001a7c:	eb49 0303 	adc.w	r3, r9, r3
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a8e:	4629      	mov	r1, r5
 8001a90:	024b      	lsls	r3, r1, #9
 8001a92:	4621      	mov	r1, r4
 8001a94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a98:	4621      	mov	r1, r4
 8001a9a:	024a      	lsls	r2, r1, #9
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001aa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001aac:	f7fe fbf0 	bl	8000290 <__aeabi_uldivmod>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ab8:	e058      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aba:	4b38      	ldr	r3, [pc, #224]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	099b      	lsrs	r3, r3, #6
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aca:	623b      	str	r3, [r7, #32]
 8001acc:	2300      	movs	r3, #0
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ad4:	4642      	mov	r2, r8
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	f04f 0000 	mov.w	r0, #0
 8001adc:	f04f 0100 	mov.w	r1, #0
 8001ae0:	0159      	lsls	r1, r3, #5
 8001ae2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae6:	0150      	lsls	r0, r2, #5
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4641      	mov	r1, r8
 8001aee:	ebb2 0a01 	subs.w	sl, r2, r1
 8001af2:	4649      	mov	r1, r9
 8001af4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b0c:	ebb2 040a 	subs.w	r4, r2, sl
 8001b10:	eb63 050b 	sbc.w	r5, r3, fp
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	00eb      	lsls	r3, r5, #3
 8001b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b22:	00e2      	lsls	r2, r4, #3
 8001b24:	4614      	mov	r4, r2
 8001b26:	461d      	mov	r5, r3
 8001b28:	4643      	mov	r3, r8
 8001b2a:	18e3      	adds	r3, r4, r3
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	464b      	mov	r3, r9
 8001b30:	eb45 0303 	adc.w	r3, r5, r3
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b42:	4629      	mov	r1, r5
 8001b44:	028b      	lsls	r3, r1, #10
 8001b46:	4621      	mov	r1, r4
 8001b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	028a      	lsls	r2, r1, #10
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b56:	2200      	movs	r2, #0
 8001b58:	61bb      	str	r3, [r7, #24]
 8001b5a:	61fa      	str	r2, [r7, #28]
 8001b5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b60:	f7fe fb96 	bl	8000290 <__aeabi_uldivmod>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4613      	mov	r3, r2
 8001b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	3301      	adds	r3, #1
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b86:	e002      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3750      	adds	r7, #80	; 0x50
 8001b94:	46bd      	mov	sp, r7
 8001b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	007a1200 	.word	0x007a1200

08001ba8 <siprintf>:
 8001ba8:	b40e      	push	{r1, r2, r3}
 8001baa:	b500      	push	{lr}
 8001bac:	b09c      	sub	sp, #112	; 0x70
 8001bae:	ab1d      	add	r3, sp, #116	; 0x74
 8001bb0:	9002      	str	r0, [sp, #8]
 8001bb2:	9006      	str	r0, [sp, #24]
 8001bb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001bb8:	4809      	ldr	r0, [pc, #36]	; (8001be0 <siprintf+0x38>)
 8001bba:	9107      	str	r1, [sp, #28]
 8001bbc:	9104      	str	r1, [sp, #16]
 8001bbe:	4909      	ldr	r1, [pc, #36]	; (8001be4 <siprintf+0x3c>)
 8001bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8001bc4:	9105      	str	r1, [sp, #20]
 8001bc6:	6800      	ldr	r0, [r0, #0]
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	a902      	add	r1, sp, #8
 8001bcc:	f000 f89a 	bl	8001d04 <_svfiprintf_r>
 8001bd0:	9b02      	ldr	r3, [sp, #8]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	b01c      	add	sp, #112	; 0x70
 8001bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001bdc:	b003      	add	sp, #12
 8001bde:	4770      	bx	lr
 8001be0:	20000058 	.word	0x20000058
 8001be4:	ffff0208 	.word	0xffff0208

08001be8 <memset>:
 8001be8:	4402      	add	r2, r0
 8001bea:	4603      	mov	r3, r0
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d100      	bne.n	8001bf2 <memset+0xa>
 8001bf0:	4770      	bx	lr
 8001bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8001bf6:	e7f9      	b.n	8001bec <memset+0x4>

08001bf8 <__errno>:
 8001bf8:	4b01      	ldr	r3, [pc, #4]	; (8001c00 <__errno+0x8>)
 8001bfa:	6818      	ldr	r0, [r3, #0]
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	20000058 	.word	0x20000058

08001c04 <__libc_init_array>:
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	4d0d      	ldr	r5, [pc, #52]	; (8001c3c <__libc_init_array+0x38>)
 8001c08:	4c0d      	ldr	r4, [pc, #52]	; (8001c40 <__libc_init_array+0x3c>)
 8001c0a:	1b64      	subs	r4, r4, r5
 8001c0c:	10a4      	asrs	r4, r4, #2
 8001c0e:	2600      	movs	r6, #0
 8001c10:	42a6      	cmp	r6, r4
 8001c12:	d109      	bne.n	8001c28 <__libc_init_array+0x24>
 8001c14:	4d0b      	ldr	r5, [pc, #44]	; (8001c44 <__libc_init_array+0x40>)
 8001c16:	4c0c      	ldr	r4, [pc, #48]	; (8001c48 <__libc_init_array+0x44>)
 8001c18:	f000 fc6a 	bl	80024f0 <_init>
 8001c1c:	1b64      	subs	r4, r4, r5
 8001c1e:	10a4      	asrs	r4, r4, #2
 8001c20:	2600      	movs	r6, #0
 8001c22:	42a6      	cmp	r6, r4
 8001c24:	d105      	bne.n	8001c32 <__libc_init_array+0x2e>
 8001c26:	bd70      	pop	{r4, r5, r6, pc}
 8001c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c2c:	4798      	blx	r3
 8001c2e:	3601      	adds	r6, #1
 8001c30:	e7ee      	b.n	8001c10 <__libc_init_array+0xc>
 8001c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c36:	4798      	blx	r3
 8001c38:	3601      	adds	r6, #1
 8001c3a:	e7f2      	b.n	8001c22 <__libc_init_array+0x1e>
 8001c3c:	08002580 	.word	0x08002580
 8001c40:	08002580 	.word	0x08002580
 8001c44:	08002580 	.word	0x08002580
 8001c48:	08002584 	.word	0x08002584

08001c4c <__retarget_lock_acquire_recursive>:
 8001c4c:	4770      	bx	lr

08001c4e <__retarget_lock_release_recursive>:
 8001c4e:	4770      	bx	lr

08001c50 <__ssputs_r>:
 8001c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c54:	688e      	ldr	r6, [r1, #8]
 8001c56:	461f      	mov	r7, r3
 8001c58:	42be      	cmp	r6, r7
 8001c5a:	680b      	ldr	r3, [r1, #0]
 8001c5c:	4682      	mov	sl, r0
 8001c5e:	460c      	mov	r4, r1
 8001c60:	4690      	mov	r8, r2
 8001c62:	d82c      	bhi.n	8001cbe <__ssputs_r+0x6e>
 8001c64:	898a      	ldrh	r2, [r1, #12]
 8001c66:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c6a:	d026      	beq.n	8001cba <__ssputs_r+0x6a>
 8001c6c:	6965      	ldr	r5, [r4, #20]
 8001c6e:	6909      	ldr	r1, [r1, #16]
 8001c70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c74:	eba3 0901 	sub.w	r9, r3, r1
 8001c78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001c7c:	1c7b      	adds	r3, r7, #1
 8001c7e:	444b      	add	r3, r9
 8001c80:	106d      	asrs	r5, r5, #1
 8001c82:	429d      	cmp	r5, r3
 8001c84:	bf38      	it	cc
 8001c86:	461d      	movcc	r5, r3
 8001c88:	0553      	lsls	r3, r2, #21
 8001c8a:	d527      	bpl.n	8001cdc <__ssputs_r+0x8c>
 8001c8c:	4629      	mov	r1, r5
 8001c8e:	f000 f957 	bl	8001f40 <_malloc_r>
 8001c92:	4606      	mov	r6, r0
 8001c94:	b360      	cbz	r0, 8001cf0 <__ssputs_r+0xa0>
 8001c96:	6921      	ldr	r1, [r4, #16]
 8001c98:	464a      	mov	r2, r9
 8001c9a:	f000 fbc7 	bl	800242c <memcpy>
 8001c9e:	89a3      	ldrh	r3, [r4, #12]
 8001ca0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ca8:	81a3      	strh	r3, [r4, #12]
 8001caa:	6126      	str	r6, [r4, #16]
 8001cac:	6165      	str	r5, [r4, #20]
 8001cae:	444e      	add	r6, r9
 8001cb0:	eba5 0509 	sub.w	r5, r5, r9
 8001cb4:	6026      	str	r6, [r4, #0]
 8001cb6:	60a5      	str	r5, [r4, #8]
 8001cb8:	463e      	mov	r6, r7
 8001cba:	42be      	cmp	r6, r7
 8001cbc:	d900      	bls.n	8001cc0 <__ssputs_r+0x70>
 8001cbe:	463e      	mov	r6, r7
 8001cc0:	6820      	ldr	r0, [r4, #0]
 8001cc2:	4632      	mov	r2, r6
 8001cc4:	4641      	mov	r1, r8
 8001cc6:	f000 fb86 	bl	80023d6 <memmove>
 8001cca:	68a3      	ldr	r3, [r4, #8]
 8001ccc:	1b9b      	subs	r3, r3, r6
 8001cce:	60a3      	str	r3, [r4, #8]
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	4433      	add	r3, r6
 8001cd4:	6023      	str	r3, [r4, #0]
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cdc:	462a      	mov	r2, r5
 8001cde:	f000 fb4b 	bl	8002378 <_realloc_r>
 8001ce2:	4606      	mov	r6, r0
 8001ce4:	2800      	cmp	r0, #0
 8001ce6:	d1e0      	bne.n	8001caa <__ssputs_r+0x5a>
 8001ce8:	6921      	ldr	r1, [r4, #16]
 8001cea:	4650      	mov	r0, sl
 8001cec:	f000 fbac 	bl	8002448 <_free_r>
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	f8ca 3000 	str.w	r3, [sl]
 8001cf6:	89a3      	ldrh	r3, [r4, #12]
 8001cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cfc:	81a3      	strh	r3, [r4, #12]
 8001cfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d02:	e7e9      	b.n	8001cd8 <__ssputs_r+0x88>

08001d04 <_svfiprintf_r>:
 8001d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d08:	4698      	mov	r8, r3
 8001d0a:	898b      	ldrh	r3, [r1, #12]
 8001d0c:	061b      	lsls	r3, r3, #24
 8001d0e:	b09d      	sub	sp, #116	; 0x74
 8001d10:	4607      	mov	r7, r0
 8001d12:	460d      	mov	r5, r1
 8001d14:	4614      	mov	r4, r2
 8001d16:	d50e      	bpl.n	8001d36 <_svfiprintf_r+0x32>
 8001d18:	690b      	ldr	r3, [r1, #16]
 8001d1a:	b963      	cbnz	r3, 8001d36 <_svfiprintf_r+0x32>
 8001d1c:	2140      	movs	r1, #64	; 0x40
 8001d1e:	f000 f90f 	bl	8001f40 <_malloc_r>
 8001d22:	6028      	str	r0, [r5, #0]
 8001d24:	6128      	str	r0, [r5, #16]
 8001d26:	b920      	cbnz	r0, 8001d32 <_svfiprintf_r+0x2e>
 8001d28:	230c      	movs	r3, #12
 8001d2a:	603b      	str	r3, [r7, #0]
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d30:	e0d0      	b.n	8001ed4 <_svfiprintf_r+0x1d0>
 8001d32:	2340      	movs	r3, #64	; 0x40
 8001d34:	616b      	str	r3, [r5, #20]
 8001d36:	2300      	movs	r3, #0
 8001d38:	9309      	str	r3, [sp, #36]	; 0x24
 8001d3a:	2320      	movs	r3, #32
 8001d3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8001d44:	2330      	movs	r3, #48	; 0x30
 8001d46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001eec <_svfiprintf_r+0x1e8>
 8001d4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d4e:	f04f 0901 	mov.w	r9, #1
 8001d52:	4623      	mov	r3, r4
 8001d54:	469a      	mov	sl, r3
 8001d56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d5a:	b10a      	cbz	r2, 8001d60 <_svfiprintf_r+0x5c>
 8001d5c:	2a25      	cmp	r2, #37	; 0x25
 8001d5e:	d1f9      	bne.n	8001d54 <_svfiprintf_r+0x50>
 8001d60:	ebba 0b04 	subs.w	fp, sl, r4
 8001d64:	d00b      	beq.n	8001d7e <_svfiprintf_r+0x7a>
 8001d66:	465b      	mov	r3, fp
 8001d68:	4622      	mov	r2, r4
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	4638      	mov	r0, r7
 8001d6e:	f7ff ff6f 	bl	8001c50 <__ssputs_r>
 8001d72:	3001      	adds	r0, #1
 8001d74:	f000 80a9 	beq.w	8001eca <_svfiprintf_r+0x1c6>
 8001d78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d7a:	445a      	add	r2, fp
 8001d7c:	9209      	str	r2, [sp, #36]	; 0x24
 8001d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 80a1 	beq.w	8001eca <_svfiprintf_r+0x1c6>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d92:	f10a 0a01 	add.w	sl, sl, #1
 8001d96:	9304      	str	r3, [sp, #16]
 8001d98:	9307      	str	r3, [sp, #28]
 8001d9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d9e:	931a      	str	r3, [sp, #104]	; 0x68
 8001da0:	4654      	mov	r4, sl
 8001da2:	2205      	movs	r2, #5
 8001da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001da8:	4850      	ldr	r0, [pc, #320]	; (8001eec <_svfiprintf_r+0x1e8>)
 8001daa:	f7fe fa21 	bl	80001f0 <memchr>
 8001dae:	9a04      	ldr	r2, [sp, #16]
 8001db0:	b9d8      	cbnz	r0, 8001dea <_svfiprintf_r+0xe6>
 8001db2:	06d0      	lsls	r0, r2, #27
 8001db4:	bf44      	itt	mi
 8001db6:	2320      	movmi	r3, #32
 8001db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dbc:	0711      	lsls	r1, r2, #28
 8001dbe:	bf44      	itt	mi
 8001dc0:	232b      	movmi	r3, #43	; 0x2b
 8001dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8001dca:	2b2a      	cmp	r3, #42	; 0x2a
 8001dcc:	d015      	beq.n	8001dfa <_svfiprintf_r+0xf6>
 8001dce:	9a07      	ldr	r2, [sp, #28]
 8001dd0:	4654      	mov	r4, sl
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f04f 0c0a 	mov.w	ip, #10
 8001dd8:	4621      	mov	r1, r4
 8001dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dde:	3b30      	subs	r3, #48	; 0x30
 8001de0:	2b09      	cmp	r3, #9
 8001de2:	d94d      	bls.n	8001e80 <_svfiprintf_r+0x17c>
 8001de4:	b1b0      	cbz	r0, 8001e14 <_svfiprintf_r+0x110>
 8001de6:	9207      	str	r2, [sp, #28]
 8001de8:	e014      	b.n	8001e14 <_svfiprintf_r+0x110>
 8001dea:	eba0 0308 	sub.w	r3, r0, r8
 8001dee:	fa09 f303 	lsl.w	r3, r9, r3
 8001df2:	4313      	orrs	r3, r2
 8001df4:	9304      	str	r3, [sp, #16]
 8001df6:	46a2      	mov	sl, r4
 8001df8:	e7d2      	b.n	8001da0 <_svfiprintf_r+0x9c>
 8001dfa:	9b03      	ldr	r3, [sp, #12]
 8001dfc:	1d19      	adds	r1, r3, #4
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	9103      	str	r1, [sp, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	bfbb      	ittet	lt
 8001e06:	425b      	neglt	r3, r3
 8001e08:	f042 0202 	orrlt.w	r2, r2, #2
 8001e0c:	9307      	strge	r3, [sp, #28]
 8001e0e:	9307      	strlt	r3, [sp, #28]
 8001e10:	bfb8      	it	lt
 8001e12:	9204      	strlt	r2, [sp, #16]
 8001e14:	7823      	ldrb	r3, [r4, #0]
 8001e16:	2b2e      	cmp	r3, #46	; 0x2e
 8001e18:	d10c      	bne.n	8001e34 <_svfiprintf_r+0x130>
 8001e1a:	7863      	ldrb	r3, [r4, #1]
 8001e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8001e1e:	d134      	bne.n	8001e8a <_svfiprintf_r+0x186>
 8001e20:	9b03      	ldr	r3, [sp, #12]
 8001e22:	1d1a      	adds	r2, r3, #4
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	9203      	str	r2, [sp, #12]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	bfb8      	it	lt
 8001e2c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001e30:	3402      	adds	r4, #2
 8001e32:	9305      	str	r3, [sp, #20]
 8001e34:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8001efc <_svfiprintf_r+0x1f8>
 8001e38:	7821      	ldrb	r1, [r4, #0]
 8001e3a:	2203      	movs	r2, #3
 8001e3c:	4650      	mov	r0, sl
 8001e3e:	f7fe f9d7 	bl	80001f0 <memchr>
 8001e42:	b138      	cbz	r0, 8001e54 <_svfiprintf_r+0x150>
 8001e44:	9b04      	ldr	r3, [sp, #16]
 8001e46:	eba0 000a 	sub.w	r0, r0, sl
 8001e4a:	2240      	movs	r2, #64	; 0x40
 8001e4c:	4082      	lsls	r2, r0
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	3401      	adds	r4, #1
 8001e52:	9304      	str	r3, [sp, #16]
 8001e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e58:	4825      	ldr	r0, [pc, #148]	; (8001ef0 <_svfiprintf_r+0x1ec>)
 8001e5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e5e:	2206      	movs	r2, #6
 8001e60:	f7fe f9c6 	bl	80001f0 <memchr>
 8001e64:	2800      	cmp	r0, #0
 8001e66:	d038      	beq.n	8001eda <_svfiprintf_r+0x1d6>
 8001e68:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <_svfiprintf_r+0x1f0>)
 8001e6a:	bb1b      	cbnz	r3, 8001eb4 <_svfiprintf_r+0x1b0>
 8001e6c:	9b03      	ldr	r3, [sp, #12]
 8001e6e:	3307      	adds	r3, #7
 8001e70:	f023 0307 	bic.w	r3, r3, #7
 8001e74:	3308      	adds	r3, #8
 8001e76:	9303      	str	r3, [sp, #12]
 8001e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e7a:	4433      	add	r3, r6
 8001e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e7e:	e768      	b.n	8001d52 <_svfiprintf_r+0x4e>
 8001e80:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e84:	460c      	mov	r4, r1
 8001e86:	2001      	movs	r0, #1
 8001e88:	e7a6      	b.n	8001dd8 <_svfiprintf_r+0xd4>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	3401      	adds	r4, #1
 8001e8e:	9305      	str	r3, [sp, #20]
 8001e90:	4619      	mov	r1, r3
 8001e92:	f04f 0c0a 	mov.w	ip, #10
 8001e96:	4620      	mov	r0, r4
 8001e98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e9c:	3a30      	subs	r2, #48	; 0x30
 8001e9e:	2a09      	cmp	r2, #9
 8001ea0:	d903      	bls.n	8001eaa <_svfiprintf_r+0x1a6>
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0c6      	beq.n	8001e34 <_svfiprintf_r+0x130>
 8001ea6:	9105      	str	r1, [sp, #20]
 8001ea8:	e7c4      	b.n	8001e34 <_svfiprintf_r+0x130>
 8001eaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8001eae:	4604      	mov	r4, r0
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e7f0      	b.n	8001e96 <_svfiprintf_r+0x192>
 8001eb4:	ab03      	add	r3, sp, #12
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	462a      	mov	r2, r5
 8001eba:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <_svfiprintf_r+0x1f4>)
 8001ebc:	a904      	add	r1, sp, #16
 8001ebe:	4638      	mov	r0, r7
 8001ec0:	f3af 8000 	nop.w
 8001ec4:	1c42      	adds	r2, r0, #1
 8001ec6:	4606      	mov	r6, r0
 8001ec8:	d1d6      	bne.n	8001e78 <_svfiprintf_r+0x174>
 8001eca:	89ab      	ldrh	r3, [r5, #12]
 8001ecc:	065b      	lsls	r3, r3, #25
 8001ece:	f53f af2d 	bmi.w	8001d2c <_svfiprintf_r+0x28>
 8001ed2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ed4:	b01d      	add	sp, #116	; 0x74
 8001ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eda:	ab03      	add	r3, sp, #12
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	462a      	mov	r2, r5
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <_svfiprintf_r+0x1f4>)
 8001ee2:	a904      	add	r1, sp, #16
 8001ee4:	4638      	mov	r0, r7
 8001ee6:	f000 f919 	bl	800211c <_printf_i>
 8001eea:	e7eb      	b.n	8001ec4 <_svfiprintf_r+0x1c0>
 8001eec:	08002544 	.word	0x08002544
 8001ef0:	0800254e 	.word	0x0800254e
 8001ef4:	00000000 	.word	0x00000000
 8001ef8:	08001c51 	.word	0x08001c51
 8001efc:	0800254a 	.word	0x0800254a

08001f00 <sbrk_aligned>:
 8001f00:	b570      	push	{r4, r5, r6, lr}
 8001f02:	4e0e      	ldr	r6, [pc, #56]	; (8001f3c <sbrk_aligned+0x3c>)
 8001f04:	460c      	mov	r4, r1
 8001f06:	6831      	ldr	r1, [r6, #0]
 8001f08:	4605      	mov	r5, r0
 8001f0a:	b911      	cbnz	r1, 8001f12 <sbrk_aligned+0x12>
 8001f0c:	f000 fa7e 	bl	800240c <_sbrk_r>
 8001f10:	6030      	str	r0, [r6, #0]
 8001f12:	4621      	mov	r1, r4
 8001f14:	4628      	mov	r0, r5
 8001f16:	f000 fa79 	bl	800240c <_sbrk_r>
 8001f1a:	1c43      	adds	r3, r0, #1
 8001f1c:	d00a      	beq.n	8001f34 <sbrk_aligned+0x34>
 8001f1e:	1cc4      	adds	r4, r0, #3
 8001f20:	f024 0403 	bic.w	r4, r4, #3
 8001f24:	42a0      	cmp	r0, r4
 8001f26:	d007      	beq.n	8001f38 <sbrk_aligned+0x38>
 8001f28:	1a21      	subs	r1, r4, r0
 8001f2a:	4628      	mov	r0, r5
 8001f2c:	f000 fa6e 	bl	800240c <_sbrk_r>
 8001f30:	3001      	adds	r0, #1
 8001f32:	d101      	bne.n	8001f38 <sbrk_aligned+0x38>
 8001f34:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001f38:	4620      	mov	r0, r4
 8001f3a:	bd70      	pop	{r4, r5, r6, pc}
 8001f3c:	200001c0 	.word	0x200001c0

08001f40 <_malloc_r>:
 8001f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f44:	1ccd      	adds	r5, r1, #3
 8001f46:	f025 0503 	bic.w	r5, r5, #3
 8001f4a:	3508      	adds	r5, #8
 8001f4c:	2d0c      	cmp	r5, #12
 8001f4e:	bf38      	it	cc
 8001f50:	250c      	movcc	r5, #12
 8001f52:	2d00      	cmp	r5, #0
 8001f54:	4607      	mov	r7, r0
 8001f56:	db01      	blt.n	8001f5c <_malloc_r+0x1c>
 8001f58:	42a9      	cmp	r1, r5
 8001f5a:	d905      	bls.n	8001f68 <_malloc_r+0x28>
 8001f5c:	230c      	movs	r3, #12
 8001f5e:	603b      	str	r3, [r7, #0]
 8001f60:	2600      	movs	r6, #0
 8001f62:	4630      	mov	r0, r6
 8001f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800203c <_malloc_r+0xfc>
 8001f6c:	f000 f9f8 	bl	8002360 <__malloc_lock>
 8001f70:	f8d8 3000 	ldr.w	r3, [r8]
 8001f74:	461c      	mov	r4, r3
 8001f76:	bb5c      	cbnz	r4, 8001fd0 <_malloc_r+0x90>
 8001f78:	4629      	mov	r1, r5
 8001f7a:	4638      	mov	r0, r7
 8001f7c:	f7ff ffc0 	bl	8001f00 <sbrk_aligned>
 8001f80:	1c43      	adds	r3, r0, #1
 8001f82:	4604      	mov	r4, r0
 8001f84:	d155      	bne.n	8002032 <_malloc_r+0xf2>
 8001f86:	f8d8 4000 	ldr.w	r4, [r8]
 8001f8a:	4626      	mov	r6, r4
 8001f8c:	2e00      	cmp	r6, #0
 8001f8e:	d145      	bne.n	800201c <_malloc_r+0xdc>
 8001f90:	2c00      	cmp	r4, #0
 8001f92:	d048      	beq.n	8002026 <_malloc_r+0xe6>
 8001f94:	6823      	ldr	r3, [r4, #0]
 8001f96:	4631      	mov	r1, r6
 8001f98:	4638      	mov	r0, r7
 8001f9a:	eb04 0903 	add.w	r9, r4, r3
 8001f9e:	f000 fa35 	bl	800240c <_sbrk_r>
 8001fa2:	4581      	cmp	r9, r0
 8001fa4:	d13f      	bne.n	8002026 <_malloc_r+0xe6>
 8001fa6:	6821      	ldr	r1, [r4, #0]
 8001fa8:	1a6d      	subs	r5, r5, r1
 8001faa:	4629      	mov	r1, r5
 8001fac:	4638      	mov	r0, r7
 8001fae:	f7ff ffa7 	bl	8001f00 <sbrk_aligned>
 8001fb2:	3001      	adds	r0, #1
 8001fb4:	d037      	beq.n	8002026 <_malloc_r+0xe6>
 8001fb6:	6823      	ldr	r3, [r4, #0]
 8001fb8:	442b      	add	r3, r5
 8001fba:	6023      	str	r3, [r4, #0]
 8001fbc:	f8d8 3000 	ldr.w	r3, [r8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d038      	beq.n	8002036 <_malloc_r+0xf6>
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	42a2      	cmp	r2, r4
 8001fc8:	d12b      	bne.n	8002022 <_malloc_r+0xe2>
 8001fca:	2200      	movs	r2, #0
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	e00f      	b.n	8001ff0 <_malloc_r+0xb0>
 8001fd0:	6822      	ldr	r2, [r4, #0]
 8001fd2:	1b52      	subs	r2, r2, r5
 8001fd4:	d41f      	bmi.n	8002016 <_malloc_r+0xd6>
 8001fd6:	2a0b      	cmp	r2, #11
 8001fd8:	d917      	bls.n	800200a <_malloc_r+0xca>
 8001fda:	1961      	adds	r1, r4, r5
 8001fdc:	42a3      	cmp	r3, r4
 8001fde:	6025      	str	r5, [r4, #0]
 8001fe0:	bf18      	it	ne
 8001fe2:	6059      	strne	r1, [r3, #4]
 8001fe4:	6863      	ldr	r3, [r4, #4]
 8001fe6:	bf08      	it	eq
 8001fe8:	f8c8 1000 	streq.w	r1, [r8]
 8001fec:	5162      	str	r2, [r4, r5]
 8001fee:	604b      	str	r3, [r1, #4]
 8001ff0:	4638      	mov	r0, r7
 8001ff2:	f104 060b 	add.w	r6, r4, #11
 8001ff6:	f000 f9b9 	bl	800236c <__malloc_unlock>
 8001ffa:	f026 0607 	bic.w	r6, r6, #7
 8001ffe:	1d23      	adds	r3, r4, #4
 8002000:	1af2      	subs	r2, r6, r3
 8002002:	d0ae      	beq.n	8001f62 <_malloc_r+0x22>
 8002004:	1b9b      	subs	r3, r3, r6
 8002006:	50a3      	str	r3, [r4, r2]
 8002008:	e7ab      	b.n	8001f62 <_malloc_r+0x22>
 800200a:	42a3      	cmp	r3, r4
 800200c:	6862      	ldr	r2, [r4, #4]
 800200e:	d1dd      	bne.n	8001fcc <_malloc_r+0x8c>
 8002010:	f8c8 2000 	str.w	r2, [r8]
 8002014:	e7ec      	b.n	8001ff0 <_malloc_r+0xb0>
 8002016:	4623      	mov	r3, r4
 8002018:	6864      	ldr	r4, [r4, #4]
 800201a:	e7ac      	b.n	8001f76 <_malloc_r+0x36>
 800201c:	4634      	mov	r4, r6
 800201e:	6876      	ldr	r6, [r6, #4]
 8002020:	e7b4      	b.n	8001f8c <_malloc_r+0x4c>
 8002022:	4613      	mov	r3, r2
 8002024:	e7cc      	b.n	8001fc0 <_malloc_r+0x80>
 8002026:	230c      	movs	r3, #12
 8002028:	603b      	str	r3, [r7, #0]
 800202a:	4638      	mov	r0, r7
 800202c:	f000 f99e 	bl	800236c <__malloc_unlock>
 8002030:	e797      	b.n	8001f62 <_malloc_r+0x22>
 8002032:	6025      	str	r5, [r4, #0]
 8002034:	e7dc      	b.n	8001ff0 <_malloc_r+0xb0>
 8002036:	605b      	str	r3, [r3, #4]
 8002038:	deff      	udf	#255	; 0xff
 800203a:	bf00      	nop
 800203c:	200001bc 	.word	0x200001bc

08002040 <_printf_common>:
 8002040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002044:	4616      	mov	r6, r2
 8002046:	4699      	mov	r9, r3
 8002048:	688a      	ldr	r2, [r1, #8]
 800204a:	690b      	ldr	r3, [r1, #16]
 800204c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002050:	4293      	cmp	r3, r2
 8002052:	bfb8      	it	lt
 8002054:	4613      	movlt	r3, r2
 8002056:	6033      	str	r3, [r6, #0]
 8002058:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800205c:	4607      	mov	r7, r0
 800205e:	460c      	mov	r4, r1
 8002060:	b10a      	cbz	r2, 8002066 <_printf_common+0x26>
 8002062:	3301      	adds	r3, #1
 8002064:	6033      	str	r3, [r6, #0]
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	0699      	lsls	r1, r3, #26
 800206a:	bf42      	ittt	mi
 800206c:	6833      	ldrmi	r3, [r6, #0]
 800206e:	3302      	addmi	r3, #2
 8002070:	6033      	strmi	r3, [r6, #0]
 8002072:	6825      	ldr	r5, [r4, #0]
 8002074:	f015 0506 	ands.w	r5, r5, #6
 8002078:	d106      	bne.n	8002088 <_printf_common+0x48>
 800207a:	f104 0a19 	add.w	sl, r4, #25
 800207e:	68e3      	ldr	r3, [r4, #12]
 8002080:	6832      	ldr	r2, [r6, #0]
 8002082:	1a9b      	subs	r3, r3, r2
 8002084:	42ab      	cmp	r3, r5
 8002086:	dc26      	bgt.n	80020d6 <_printf_common+0x96>
 8002088:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800208c:	1e13      	subs	r3, r2, #0
 800208e:	6822      	ldr	r2, [r4, #0]
 8002090:	bf18      	it	ne
 8002092:	2301      	movne	r3, #1
 8002094:	0692      	lsls	r2, r2, #26
 8002096:	d42b      	bmi.n	80020f0 <_printf_common+0xb0>
 8002098:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800209c:	4649      	mov	r1, r9
 800209e:	4638      	mov	r0, r7
 80020a0:	47c0      	blx	r8
 80020a2:	3001      	adds	r0, #1
 80020a4:	d01e      	beq.n	80020e4 <_printf_common+0xa4>
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	6922      	ldr	r2, [r4, #16]
 80020aa:	f003 0306 	and.w	r3, r3, #6
 80020ae:	2b04      	cmp	r3, #4
 80020b0:	bf02      	ittt	eq
 80020b2:	68e5      	ldreq	r5, [r4, #12]
 80020b4:	6833      	ldreq	r3, [r6, #0]
 80020b6:	1aed      	subeq	r5, r5, r3
 80020b8:	68a3      	ldr	r3, [r4, #8]
 80020ba:	bf0c      	ite	eq
 80020bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020c0:	2500      	movne	r5, #0
 80020c2:	4293      	cmp	r3, r2
 80020c4:	bfc4      	itt	gt
 80020c6:	1a9b      	subgt	r3, r3, r2
 80020c8:	18ed      	addgt	r5, r5, r3
 80020ca:	2600      	movs	r6, #0
 80020cc:	341a      	adds	r4, #26
 80020ce:	42b5      	cmp	r5, r6
 80020d0:	d11a      	bne.n	8002108 <_printf_common+0xc8>
 80020d2:	2000      	movs	r0, #0
 80020d4:	e008      	b.n	80020e8 <_printf_common+0xa8>
 80020d6:	2301      	movs	r3, #1
 80020d8:	4652      	mov	r2, sl
 80020da:	4649      	mov	r1, r9
 80020dc:	4638      	mov	r0, r7
 80020de:	47c0      	blx	r8
 80020e0:	3001      	adds	r0, #1
 80020e2:	d103      	bne.n	80020ec <_printf_common+0xac>
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020ec:	3501      	adds	r5, #1
 80020ee:	e7c6      	b.n	800207e <_printf_common+0x3e>
 80020f0:	18e1      	adds	r1, r4, r3
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	2030      	movs	r0, #48	; 0x30
 80020f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020fa:	4422      	add	r2, r4
 80020fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002100:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002104:	3302      	adds	r3, #2
 8002106:	e7c7      	b.n	8002098 <_printf_common+0x58>
 8002108:	2301      	movs	r3, #1
 800210a:	4622      	mov	r2, r4
 800210c:	4649      	mov	r1, r9
 800210e:	4638      	mov	r0, r7
 8002110:	47c0      	blx	r8
 8002112:	3001      	adds	r0, #1
 8002114:	d0e6      	beq.n	80020e4 <_printf_common+0xa4>
 8002116:	3601      	adds	r6, #1
 8002118:	e7d9      	b.n	80020ce <_printf_common+0x8e>
	...

0800211c <_printf_i>:
 800211c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002120:	7e0f      	ldrb	r7, [r1, #24]
 8002122:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002124:	2f78      	cmp	r7, #120	; 0x78
 8002126:	4691      	mov	r9, r2
 8002128:	4680      	mov	r8, r0
 800212a:	460c      	mov	r4, r1
 800212c:	469a      	mov	sl, r3
 800212e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002132:	d807      	bhi.n	8002144 <_printf_i+0x28>
 8002134:	2f62      	cmp	r7, #98	; 0x62
 8002136:	d80a      	bhi.n	800214e <_printf_i+0x32>
 8002138:	2f00      	cmp	r7, #0
 800213a:	f000 80d4 	beq.w	80022e6 <_printf_i+0x1ca>
 800213e:	2f58      	cmp	r7, #88	; 0x58
 8002140:	f000 80c0 	beq.w	80022c4 <_printf_i+0x1a8>
 8002144:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002148:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800214c:	e03a      	b.n	80021c4 <_printf_i+0xa8>
 800214e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002152:	2b15      	cmp	r3, #21
 8002154:	d8f6      	bhi.n	8002144 <_printf_i+0x28>
 8002156:	a101      	add	r1, pc, #4	; (adr r1, 800215c <_printf_i+0x40>)
 8002158:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800215c:	080021b5 	.word	0x080021b5
 8002160:	080021c9 	.word	0x080021c9
 8002164:	08002145 	.word	0x08002145
 8002168:	08002145 	.word	0x08002145
 800216c:	08002145 	.word	0x08002145
 8002170:	08002145 	.word	0x08002145
 8002174:	080021c9 	.word	0x080021c9
 8002178:	08002145 	.word	0x08002145
 800217c:	08002145 	.word	0x08002145
 8002180:	08002145 	.word	0x08002145
 8002184:	08002145 	.word	0x08002145
 8002188:	080022cd 	.word	0x080022cd
 800218c:	080021f5 	.word	0x080021f5
 8002190:	08002287 	.word	0x08002287
 8002194:	08002145 	.word	0x08002145
 8002198:	08002145 	.word	0x08002145
 800219c:	080022ef 	.word	0x080022ef
 80021a0:	08002145 	.word	0x08002145
 80021a4:	080021f5 	.word	0x080021f5
 80021a8:	08002145 	.word	0x08002145
 80021ac:	08002145 	.word	0x08002145
 80021b0:	0800228f 	.word	0x0800228f
 80021b4:	682b      	ldr	r3, [r5, #0]
 80021b6:	1d1a      	adds	r2, r3, #4
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	602a      	str	r2, [r5, #0]
 80021bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021c4:	2301      	movs	r3, #1
 80021c6:	e09f      	b.n	8002308 <_printf_i+0x1ec>
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	0607      	lsls	r7, r0, #24
 80021ce:	f103 0104 	add.w	r1, r3, #4
 80021d2:	6029      	str	r1, [r5, #0]
 80021d4:	d501      	bpl.n	80021da <_printf_i+0xbe>
 80021d6:	681e      	ldr	r6, [r3, #0]
 80021d8:	e003      	b.n	80021e2 <_printf_i+0xc6>
 80021da:	0646      	lsls	r6, r0, #25
 80021dc:	d5fb      	bpl.n	80021d6 <_printf_i+0xba>
 80021de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80021e2:	2e00      	cmp	r6, #0
 80021e4:	da03      	bge.n	80021ee <_printf_i+0xd2>
 80021e6:	232d      	movs	r3, #45	; 0x2d
 80021e8:	4276      	negs	r6, r6
 80021ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021ee:	485a      	ldr	r0, [pc, #360]	; (8002358 <_printf_i+0x23c>)
 80021f0:	230a      	movs	r3, #10
 80021f2:	e012      	b.n	800221a <_printf_i+0xfe>
 80021f4:	682b      	ldr	r3, [r5, #0]
 80021f6:	6820      	ldr	r0, [r4, #0]
 80021f8:	1d19      	adds	r1, r3, #4
 80021fa:	6029      	str	r1, [r5, #0]
 80021fc:	0605      	lsls	r5, r0, #24
 80021fe:	d501      	bpl.n	8002204 <_printf_i+0xe8>
 8002200:	681e      	ldr	r6, [r3, #0]
 8002202:	e002      	b.n	800220a <_printf_i+0xee>
 8002204:	0641      	lsls	r1, r0, #25
 8002206:	d5fb      	bpl.n	8002200 <_printf_i+0xe4>
 8002208:	881e      	ldrh	r6, [r3, #0]
 800220a:	4853      	ldr	r0, [pc, #332]	; (8002358 <_printf_i+0x23c>)
 800220c:	2f6f      	cmp	r7, #111	; 0x6f
 800220e:	bf0c      	ite	eq
 8002210:	2308      	moveq	r3, #8
 8002212:	230a      	movne	r3, #10
 8002214:	2100      	movs	r1, #0
 8002216:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800221a:	6865      	ldr	r5, [r4, #4]
 800221c:	60a5      	str	r5, [r4, #8]
 800221e:	2d00      	cmp	r5, #0
 8002220:	bfa2      	ittt	ge
 8002222:	6821      	ldrge	r1, [r4, #0]
 8002224:	f021 0104 	bicge.w	r1, r1, #4
 8002228:	6021      	strge	r1, [r4, #0]
 800222a:	b90e      	cbnz	r6, 8002230 <_printf_i+0x114>
 800222c:	2d00      	cmp	r5, #0
 800222e:	d04b      	beq.n	80022c8 <_printf_i+0x1ac>
 8002230:	4615      	mov	r5, r2
 8002232:	fbb6 f1f3 	udiv	r1, r6, r3
 8002236:	fb03 6711 	mls	r7, r3, r1, r6
 800223a:	5dc7      	ldrb	r7, [r0, r7]
 800223c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002240:	4637      	mov	r7, r6
 8002242:	42bb      	cmp	r3, r7
 8002244:	460e      	mov	r6, r1
 8002246:	d9f4      	bls.n	8002232 <_printf_i+0x116>
 8002248:	2b08      	cmp	r3, #8
 800224a:	d10b      	bne.n	8002264 <_printf_i+0x148>
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	07de      	lsls	r6, r3, #31
 8002250:	d508      	bpl.n	8002264 <_printf_i+0x148>
 8002252:	6923      	ldr	r3, [r4, #16]
 8002254:	6861      	ldr	r1, [r4, #4]
 8002256:	4299      	cmp	r1, r3
 8002258:	bfde      	ittt	le
 800225a:	2330      	movle	r3, #48	; 0x30
 800225c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002260:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002264:	1b52      	subs	r2, r2, r5
 8002266:	6122      	str	r2, [r4, #16]
 8002268:	f8cd a000 	str.w	sl, [sp]
 800226c:	464b      	mov	r3, r9
 800226e:	aa03      	add	r2, sp, #12
 8002270:	4621      	mov	r1, r4
 8002272:	4640      	mov	r0, r8
 8002274:	f7ff fee4 	bl	8002040 <_printf_common>
 8002278:	3001      	adds	r0, #1
 800227a:	d14a      	bne.n	8002312 <_printf_i+0x1f6>
 800227c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002280:	b004      	add	sp, #16
 8002282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002286:	6823      	ldr	r3, [r4, #0]
 8002288:	f043 0320 	orr.w	r3, r3, #32
 800228c:	6023      	str	r3, [r4, #0]
 800228e:	4833      	ldr	r0, [pc, #204]	; (800235c <_printf_i+0x240>)
 8002290:	2778      	movs	r7, #120	; 0x78
 8002292:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002296:	6823      	ldr	r3, [r4, #0]
 8002298:	6829      	ldr	r1, [r5, #0]
 800229a:	061f      	lsls	r7, r3, #24
 800229c:	f851 6b04 	ldr.w	r6, [r1], #4
 80022a0:	d402      	bmi.n	80022a8 <_printf_i+0x18c>
 80022a2:	065f      	lsls	r7, r3, #25
 80022a4:	bf48      	it	mi
 80022a6:	b2b6      	uxthmi	r6, r6
 80022a8:	07df      	lsls	r7, r3, #31
 80022aa:	bf48      	it	mi
 80022ac:	f043 0320 	orrmi.w	r3, r3, #32
 80022b0:	6029      	str	r1, [r5, #0]
 80022b2:	bf48      	it	mi
 80022b4:	6023      	strmi	r3, [r4, #0]
 80022b6:	b91e      	cbnz	r6, 80022c0 <_printf_i+0x1a4>
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	f023 0320 	bic.w	r3, r3, #32
 80022be:	6023      	str	r3, [r4, #0]
 80022c0:	2310      	movs	r3, #16
 80022c2:	e7a7      	b.n	8002214 <_printf_i+0xf8>
 80022c4:	4824      	ldr	r0, [pc, #144]	; (8002358 <_printf_i+0x23c>)
 80022c6:	e7e4      	b.n	8002292 <_printf_i+0x176>
 80022c8:	4615      	mov	r5, r2
 80022ca:	e7bd      	b.n	8002248 <_printf_i+0x12c>
 80022cc:	682b      	ldr	r3, [r5, #0]
 80022ce:	6826      	ldr	r6, [r4, #0]
 80022d0:	6961      	ldr	r1, [r4, #20]
 80022d2:	1d18      	adds	r0, r3, #4
 80022d4:	6028      	str	r0, [r5, #0]
 80022d6:	0635      	lsls	r5, r6, #24
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	d501      	bpl.n	80022e0 <_printf_i+0x1c4>
 80022dc:	6019      	str	r1, [r3, #0]
 80022de:	e002      	b.n	80022e6 <_printf_i+0x1ca>
 80022e0:	0670      	lsls	r0, r6, #25
 80022e2:	d5fb      	bpl.n	80022dc <_printf_i+0x1c0>
 80022e4:	8019      	strh	r1, [r3, #0]
 80022e6:	2300      	movs	r3, #0
 80022e8:	6123      	str	r3, [r4, #16]
 80022ea:	4615      	mov	r5, r2
 80022ec:	e7bc      	b.n	8002268 <_printf_i+0x14c>
 80022ee:	682b      	ldr	r3, [r5, #0]
 80022f0:	1d1a      	adds	r2, r3, #4
 80022f2:	602a      	str	r2, [r5, #0]
 80022f4:	681d      	ldr	r5, [r3, #0]
 80022f6:	6862      	ldr	r2, [r4, #4]
 80022f8:	2100      	movs	r1, #0
 80022fa:	4628      	mov	r0, r5
 80022fc:	f7fd ff78 	bl	80001f0 <memchr>
 8002300:	b108      	cbz	r0, 8002306 <_printf_i+0x1ea>
 8002302:	1b40      	subs	r0, r0, r5
 8002304:	6060      	str	r0, [r4, #4]
 8002306:	6863      	ldr	r3, [r4, #4]
 8002308:	6123      	str	r3, [r4, #16]
 800230a:	2300      	movs	r3, #0
 800230c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002310:	e7aa      	b.n	8002268 <_printf_i+0x14c>
 8002312:	6923      	ldr	r3, [r4, #16]
 8002314:	462a      	mov	r2, r5
 8002316:	4649      	mov	r1, r9
 8002318:	4640      	mov	r0, r8
 800231a:	47d0      	blx	sl
 800231c:	3001      	adds	r0, #1
 800231e:	d0ad      	beq.n	800227c <_printf_i+0x160>
 8002320:	6823      	ldr	r3, [r4, #0]
 8002322:	079b      	lsls	r3, r3, #30
 8002324:	d413      	bmi.n	800234e <_printf_i+0x232>
 8002326:	68e0      	ldr	r0, [r4, #12]
 8002328:	9b03      	ldr	r3, [sp, #12]
 800232a:	4298      	cmp	r0, r3
 800232c:	bfb8      	it	lt
 800232e:	4618      	movlt	r0, r3
 8002330:	e7a6      	b.n	8002280 <_printf_i+0x164>
 8002332:	2301      	movs	r3, #1
 8002334:	4632      	mov	r2, r6
 8002336:	4649      	mov	r1, r9
 8002338:	4640      	mov	r0, r8
 800233a:	47d0      	blx	sl
 800233c:	3001      	adds	r0, #1
 800233e:	d09d      	beq.n	800227c <_printf_i+0x160>
 8002340:	3501      	adds	r5, #1
 8002342:	68e3      	ldr	r3, [r4, #12]
 8002344:	9903      	ldr	r1, [sp, #12]
 8002346:	1a5b      	subs	r3, r3, r1
 8002348:	42ab      	cmp	r3, r5
 800234a:	dcf2      	bgt.n	8002332 <_printf_i+0x216>
 800234c:	e7eb      	b.n	8002326 <_printf_i+0x20a>
 800234e:	2500      	movs	r5, #0
 8002350:	f104 0619 	add.w	r6, r4, #25
 8002354:	e7f5      	b.n	8002342 <_printf_i+0x226>
 8002356:	bf00      	nop
 8002358:	08002555 	.word	0x08002555
 800235c:	08002566 	.word	0x08002566

08002360 <__malloc_lock>:
 8002360:	4801      	ldr	r0, [pc, #4]	; (8002368 <__malloc_lock+0x8>)
 8002362:	f7ff bc73 	b.w	8001c4c <__retarget_lock_acquire_recursive>
 8002366:	bf00      	nop
 8002368:	200001b8 	.word	0x200001b8

0800236c <__malloc_unlock>:
 800236c:	4801      	ldr	r0, [pc, #4]	; (8002374 <__malloc_unlock+0x8>)
 800236e:	f7ff bc6e 	b.w	8001c4e <__retarget_lock_release_recursive>
 8002372:	bf00      	nop
 8002374:	200001b8 	.word	0x200001b8

08002378 <_realloc_r>:
 8002378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800237c:	4680      	mov	r8, r0
 800237e:	4614      	mov	r4, r2
 8002380:	460e      	mov	r6, r1
 8002382:	b921      	cbnz	r1, 800238e <_realloc_r+0x16>
 8002384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002388:	4611      	mov	r1, r2
 800238a:	f7ff bdd9 	b.w	8001f40 <_malloc_r>
 800238e:	b92a      	cbnz	r2, 800239c <_realloc_r+0x24>
 8002390:	f000 f85a 	bl	8002448 <_free_r>
 8002394:	4625      	mov	r5, r4
 8002396:	4628      	mov	r0, r5
 8002398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800239c:	f000 f8a0 	bl	80024e0 <_malloc_usable_size_r>
 80023a0:	4284      	cmp	r4, r0
 80023a2:	4607      	mov	r7, r0
 80023a4:	d802      	bhi.n	80023ac <_realloc_r+0x34>
 80023a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80023aa:	d812      	bhi.n	80023d2 <_realloc_r+0x5a>
 80023ac:	4621      	mov	r1, r4
 80023ae:	4640      	mov	r0, r8
 80023b0:	f7ff fdc6 	bl	8001f40 <_malloc_r>
 80023b4:	4605      	mov	r5, r0
 80023b6:	2800      	cmp	r0, #0
 80023b8:	d0ed      	beq.n	8002396 <_realloc_r+0x1e>
 80023ba:	42bc      	cmp	r4, r7
 80023bc:	4622      	mov	r2, r4
 80023be:	4631      	mov	r1, r6
 80023c0:	bf28      	it	cs
 80023c2:	463a      	movcs	r2, r7
 80023c4:	f000 f832 	bl	800242c <memcpy>
 80023c8:	4631      	mov	r1, r6
 80023ca:	4640      	mov	r0, r8
 80023cc:	f000 f83c 	bl	8002448 <_free_r>
 80023d0:	e7e1      	b.n	8002396 <_realloc_r+0x1e>
 80023d2:	4635      	mov	r5, r6
 80023d4:	e7df      	b.n	8002396 <_realloc_r+0x1e>

080023d6 <memmove>:
 80023d6:	4288      	cmp	r0, r1
 80023d8:	b510      	push	{r4, lr}
 80023da:	eb01 0402 	add.w	r4, r1, r2
 80023de:	d902      	bls.n	80023e6 <memmove+0x10>
 80023e0:	4284      	cmp	r4, r0
 80023e2:	4623      	mov	r3, r4
 80023e4:	d807      	bhi.n	80023f6 <memmove+0x20>
 80023e6:	1e43      	subs	r3, r0, #1
 80023e8:	42a1      	cmp	r1, r4
 80023ea:	d008      	beq.n	80023fe <memmove+0x28>
 80023ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80023f0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80023f4:	e7f8      	b.n	80023e8 <memmove+0x12>
 80023f6:	4402      	add	r2, r0
 80023f8:	4601      	mov	r1, r0
 80023fa:	428a      	cmp	r2, r1
 80023fc:	d100      	bne.n	8002400 <memmove+0x2a>
 80023fe:	bd10      	pop	{r4, pc}
 8002400:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002404:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002408:	e7f7      	b.n	80023fa <memmove+0x24>
	...

0800240c <_sbrk_r>:
 800240c:	b538      	push	{r3, r4, r5, lr}
 800240e:	4d06      	ldr	r5, [pc, #24]	; (8002428 <_sbrk_r+0x1c>)
 8002410:	2300      	movs	r3, #0
 8002412:	4604      	mov	r4, r0
 8002414:	4608      	mov	r0, r1
 8002416:	602b      	str	r3, [r5, #0]
 8002418:	f7fe fbd6 	bl	8000bc8 <_sbrk>
 800241c:	1c43      	adds	r3, r0, #1
 800241e:	d102      	bne.n	8002426 <_sbrk_r+0x1a>
 8002420:	682b      	ldr	r3, [r5, #0]
 8002422:	b103      	cbz	r3, 8002426 <_sbrk_r+0x1a>
 8002424:	6023      	str	r3, [r4, #0]
 8002426:	bd38      	pop	{r3, r4, r5, pc}
 8002428:	200001c4 	.word	0x200001c4

0800242c <memcpy>:
 800242c:	440a      	add	r2, r1
 800242e:	4291      	cmp	r1, r2
 8002430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002434:	d100      	bne.n	8002438 <memcpy+0xc>
 8002436:	4770      	bx	lr
 8002438:	b510      	push	{r4, lr}
 800243a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800243e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002442:	4291      	cmp	r1, r2
 8002444:	d1f9      	bne.n	800243a <memcpy+0xe>
 8002446:	bd10      	pop	{r4, pc}

08002448 <_free_r>:
 8002448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800244a:	2900      	cmp	r1, #0
 800244c:	d044      	beq.n	80024d8 <_free_r+0x90>
 800244e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002452:	9001      	str	r0, [sp, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f1a1 0404 	sub.w	r4, r1, #4
 800245a:	bfb8      	it	lt
 800245c:	18e4      	addlt	r4, r4, r3
 800245e:	f7ff ff7f 	bl	8002360 <__malloc_lock>
 8002462:	4a1e      	ldr	r2, [pc, #120]	; (80024dc <_free_r+0x94>)
 8002464:	9801      	ldr	r0, [sp, #4]
 8002466:	6813      	ldr	r3, [r2, #0]
 8002468:	b933      	cbnz	r3, 8002478 <_free_r+0x30>
 800246a:	6063      	str	r3, [r4, #4]
 800246c:	6014      	str	r4, [r2, #0]
 800246e:	b003      	add	sp, #12
 8002470:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002474:	f7ff bf7a 	b.w	800236c <__malloc_unlock>
 8002478:	42a3      	cmp	r3, r4
 800247a:	d908      	bls.n	800248e <_free_r+0x46>
 800247c:	6825      	ldr	r5, [r4, #0]
 800247e:	1961      	adds	r1, r4, r5
 8002480:	428b      	cmp	r3, r1
 8002482:	bf01      	itttt	eq
 8002484:	6819      	ldreq	r1, [r3, #0]
 8002486:	685b      	ldreq	r3, [r3, #4]
 8002488:	1949      	addeq	r1, r1, r5
 800248a:	6021      	streq	r1, [r4, #0]
 800248c:	e7ed      	b.n	800246a <_free_r+0x22>
 800248e:	461a      	mov	r2, r3
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	b10b      	cbz	r3, 8002498 <_free_r+0x50>
 8002494:	42a3      	cmp	r3, r4
 8002496:	d9fa      	bls.n	800248e <_free_r+0x46>
 8002498:	6811      	ldr	r1, [r2, #0]
 800249a:	1855      	adds	r5, r2, r1
 800249c:	42a5      	cmp	r5, r4
 800249e:	d10b      	bne.n	80024b8 <_free_r+0x70>
 80024a0:	6824      	ldr	r4, [r4, #0]
 80024a2:	4421      	add	r1, r4
 80024a4:	1854      	adds	r4, r2, r1
 80024a6:	42a3      	cmp	r3, r4
 80024a8:	6011      	str	r1, [r2, #0]
 80024aa:	d1e0      	bne.n	800246e <_free_r+0x26>
 80024ac:	681c      	ldr	r4, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	6053      	str	r3, [r2, #4]
 80024b2:	440c      	add	r4, r1
 80024b4:	6014      	str	r4, [r2, #0]
 80024b6:	e7da      	b.n	800246e <_free_r+0x26>
 80024b8:	d902      	bls.n	80024c0 <_free_r+0x78>
 80024ba:	230c      	movs	r3, #12
 80024bc:	6003      	str	r3, [r0, #0]
 80024be:	e7d6      	b.n	800246e <_free_r+0x26>
 80024c0:	6825      	ldr	r5, [r4, #0]
 80024c2:	1961      	adds	r1, r4, r5
 80024c4:	428b      	cmp	r3, r1
 80024c6:	bf04      	itt	eq
 80024c8:	6819      	ldreq	r1, [r3, #0]
 80024ca:	685b      	ldreq	r3, [r3, #4]
 80024cc:	6063      	str	r3, [r4, #4]
 80024ce:	bf04      	itt	eq
 80024d0:	1949      	addeq	r1, r1, r5
 80024d2:	6021      	streq	r1, [r4, #0]
 80024d4:	6054      	str	r4, [r2, #4]
 80024d6:	e7ca      	b.n	800246e <_free_r+0x26>
 80024d8:	b003      	add	sp, #12
 80024da:	bd30      	pop	{r4, r5, pc}
 80024dc:	200001bc 	.word	0x200001bc

080024e0 <_malloc_usable_size_r>:
 80024e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024e4:	1f18      	subs	r0, r3, #4
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	bfbc      	itt	lt
 80024ea:	580b      	ldrlt	r3, [r1, r0]
 80024ec:	18c0      	addlt	r0, r0, r3
 80024ee:	4770      	bx	lr

080024f0 <_init>:
 80024f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024f2:	bf00      	nop
 80024f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024f6:	bc08      	pop	{r3}
 80024f8:	469e      	mov	lr, r3
 80024fa:	4770      	bx	lr

080024fc <_fini>:
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024fe:	bf00      	nop
 8002500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002502:	bc08      	pop	{r3}
 8002504:	469e      	mov	lr, r3
 8002506:	4770      	bx	lr
