# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_time_impl.v" \
"../../../../../../lab3be/lab3.srcs/sources_1/new/top.v" \
"../../../../../../lab3be/lab3.srcs/sim_1/new/test.v" \

# Do not sort compile order
nosort
