{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699934307156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699934307156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 21:58:27 2023 " "Processing started: Mon Nov 13 21:58:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699934307156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934307156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934307156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699934307374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699934307374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312361 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdd-LogicFunc " "Found design unit 1: FullAdd-LogicFunc" {  } { { "FullAdd.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312363 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdd " "Found entity 1: FullAdd" {  } { { "FullAdd.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FullAdd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4-behavorial " "Found design unit 1: Lab4-behavorial" {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavorial " "Found design unit 1: FSM-behavorial" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312367 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312368 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934312370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699934312394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "add Lab4.vhd(12) " "VHDL Signal Declaration warning at Lab4.vhd(12): used implicit default value for signal \"add\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934312394 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leftHalf Lab4.vhd(14) " "VHDL Signal Declaration warning at Lab4.vhd(14): used implicit default value for signal \"leftHalf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934312394 "|Lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOut Lab4.vhd(14) " "Verilog HDL or VHDL warning at Lab4.vhd(14): object \"adderOut\" assigned a value but never read" {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699934312394 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "product Lab4.vhd(15) " "VHDL Signal Declaration warning at Lab4.vhd(15): used implicit default value for signal \"product\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934312394 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm1\"" {  } { { "Lab4.vhd" "fsm1" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934312401 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel FSM.vhd(10) " "VHDL Signal Declaration warning at FSM.vhd(10): used implicit default value for signal \"sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderOut FSM.vhd(19) " "VHDL Signal Declaration warning at FSM.vhd(19): used implicit default value for signal \"adderOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done FSM.vhd(20) " "Verilog HDL or VHDL warning at FSM.vhd(20): object \"done\" assigned a value but never read" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftHalf FSM.vhd(30) " "VHDL Process Statement warning at FSM.vhd(30): signal \"leftHalf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderOut FSM.vhd(36) " "VHDL Process Statement warning at FSM.vhd(36): signal \"adderOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(39) " "VHDL Process Statement warning at FSM.vhd(39): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedbit FSM.vhd(40) " "VHDL Process Statement warning at FSM.vhd(40): signal \"signedbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(40) " "VHDL Process Statement warning at FSM.vhd(40): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(45) " "VHDL Process Statement warning at FSM.vhd(45): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedbit FSM.vhd(46) " "VHDL Process Statement warning at FSM.vhd(46): signal \"signedbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(46) " "VHDL Process Statement warning at FSM.vhd(46): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(47) " "VHDL Process Statement warning at FSM.vhd(47): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(49) " "VHDL Process Statement warning at FSM.vhd(49): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderOut FSM.vhd(51) " "VHDL Process Statement warning at FSM.vhd(51): signal \"adderOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312402 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(54) " "VHDL Process Statement warning at FSM.vhd(54): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedbit FSM.vhd(55) " "VHDL Process Statement warning at FSM.vhd(55): signal \"signedbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(55) " "VHDL Process Statement warning at FSM.vhd(55): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift FSM.vhd(56) " "VHDL Process Statement warning at FSM.vhd(56): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter FSM.vhd(59) " "VHDL Process Statement warning at FSM.vhd(59): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prodIntermed FSM.vhd(62) " "VHDL Process Statement warning at FSM.vhd(62): signal \"prodIntermed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prodIntermed FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"prodIntermed\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ns FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"ns\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedbit FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"signedbit\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "productShift FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"productShift\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934312403 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[0\] FSM.vhd(24) " "Inferred latch for \"productShift\[0\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[1\] FSM.vhd(24) " "Inferred latch for \"productShift\[1\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[2\] FSM.vhd(24) " "Inferred latch for \"productShift\[2\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[3\] FSM.vhd(24) " "Inferred latch for \"productShift\[3\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[4\] FSM.vhd(24) " "Inferred latch for \"productShift\[4\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[5\] FSM.vhd(24) " "Inferred latch for \"productShift\[5\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[6\] FSM.vhd(24) " "Inferred latch for \"productShift\[6\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[7\] FSM.vhd(24) " "Inferred latch for \"productShift\[7\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[8\] FSM.vhd(24) " "Inferred latch for \"productShift\[8\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[9\] FSM.vhd(24) " "Inferred latch for \"productShift\[9\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[10\] FSM.vhd(24) " "Inferred latch for \"productShift\[10\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[11\] FSM.vhd(24) " "Inferred latch for \"productShift\[11\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[12\] FSM.vhd(24) " "Inferred latch for \"productShift\[12\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[13\] FSM.vhd(24) " "Inferred latch for \"productShift\[13\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[14\] FSM.vhd(24) " "Inferred latch for \"productShift\[14\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312404 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "productShift\[15\] FSM.vhd(24) " "Inferred latch for \"productShift\[15\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedbit FSM.vhd(24) " "Inferred latch for \"signedbit\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s3 FSM.vhd(24) " "Inferred latch for \"ns.s3\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s2 FSM.vhd(24) " "Inferred latch for \"ns.s2\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s1 FSM.vhd(24) " "Inferred latch for \"ns.s1\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s0 FSM.vhd(24) " "Inferred latch for \"ns.s0\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[0\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[0\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[1\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[1\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[2\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[2\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[3\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[3\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[4\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[4\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[5\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[5\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[6\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[6\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[7\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[7\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312405 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[8\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[8\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[9\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[9\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[10\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[10\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[11\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[11\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[12\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[12\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[13\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[13\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[14\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[14\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prodIntermed\[15\] FSM.vhd(24) " "Inferred latch for \"prodIntermed\[15\]\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934312406 "|Lab4|FSM:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux\"" {  } { { "Lab4.vhd" "mux" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934312414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2to1.vhd(18) " "VHDL Process Statement warning at mux2to1.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312414 "|Lab4|mux2to1:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2to1.vhd(20) " "VHDL Process Statement warning at mux2to1.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312414 "|Lab4|mux2to1:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux2to1.vhd(22) " "VHDL Process Statement warning at mux2to1.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/mux2to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934312414 "|Lab4|mux2to1:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:adder " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:adder\"" {  } { { "Lab4.vhd" "adder" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/Lab4.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934312419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdd ripple_carry:adder\|FullAdd:stage1 " "Elaborating entity \"FullAdd\" for hierarchy \"ripple_carry:adder\|FullAdd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/ripple_carry.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934312425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[0\] " "Latch FSM:fsm1\|prodIntermed\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[1\] " "Latch FSM:fsm1\|prodIntermed\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[2\] " "Latch FSM:fsm1\|prodIntermed\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[3\] " "Latch FSM:fsm1\|prodIntermed\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[4\] " "Latch FSM:fsm1\|prodIntermed\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[5\] " "Latch FSM:fsm1\|prodIntermed\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[6\] " "Latch FSM:fsm1\|prodIntermed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[7\] " "Latch FSM:fsm1\|prodIntermed\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[8\] " "Latch FSM:fsm1\|prodIntermed\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[9\] " "Latch FSM:fsm1\|prodIntermed\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312709 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[10\] " "Latch FSM:fsm1\|prodIntermed\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[11\] " "Latch FSM:fsm1\|prodIntermed\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[12\] " "Latch FSM:fsm1\|prodIntermed\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[13\] " "Latch FSM:fsm1\|prodIntermed\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[14\] " "Latch FSM:fsm1\|prodIntermed\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|prodIntermed\[15\] " "Latch FSM:fsm1\|prodIntermed\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state.s0 " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state.s0" {  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699934312710 ""}  } { { "FSM.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab4/FSM.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699934312710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699934312766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699934313073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934313073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699934313099 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699934313099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699934313099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699934313099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699934313111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 21:58:33 2023 " "Processing ended: Mon Nov 13 21:58:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699934313111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699934313111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699934313111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934313111 ""}
