<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\TangMega-138K-example\Pro_board\audio\audio\impl\gwsynthesis\audio.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\TangMega-138K-example\Pro_board\audio\audio\src\audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 09 15:53:07 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 85C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 0C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>110</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>94</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_1p5m_7</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1p5m_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>386.704(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_1p5m_7</td>
<td>100.000(MHz)</td>
<td>482.299(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p5m_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p5m_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.098</td>
<td>n47_s3/I0</td>
<td>clk_1p5m_s2/D</td>
<td>clk_1p5m_7:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-4.440</td>
<td>8.271</td>
</tr>
<tr>
<td>2</td>
<td>7.414</td>
<td>clk_1p5m_cnt_reg_4_s0/Q</td>
<td>clk_1p5m_cnt_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.551</td>
</tr>
<tr>
<td>3</td>
<td>7.414</td>
<td>clk_1p5m_cnt_reg_4_s0/Q</td>
<td>clk_1p5m_cnt_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.551</td>
</tr>
<tr>
<td>4</td>
<td>7.509</td>
<td>clk_1p5m_cnt_reg_4_s0/Q</td>
<td>clk_1p5m_cnt_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.456</td>
</tr>
<tr>
<td>5</td>
<td>7.522</td>
<td>clk_1p5m_cnt_reg_4_s0/Q</td>
<td>clk_1p5m_cnt_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.443</td>
</tr>
<tr>
<td>6</td>
<td>7.927</td>
<td>u_audio_drive_0/b_cnt_3_s0/Q</td>
<td>u_audio_drive_0/HP_WS_r_s1/CE</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.038</td>
</tr>
<tr>
<td>7</td>
<td>7.977</td>
<td>clk_1p5m_cnt_reg_4_s0/Q</td>
<td>clk_1p5m_cnt_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.988</td>
</tr>
<tr>
<td>8</td>
<td>8.033</td>
<td>rom_save_sin_inst/q_w_0_s/DO[0]</td>
<td>u_audio_drive_0/idata_r_0_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.733</td>
</tr>
<tr>
<td>9</td>
<td>8.033</td>
<td>rom_save_sin_inst/q_w_0_s/DO[1]</td>
<td>u_audio_drive_0/idata_r_1_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.733</td>
</tr>
<tr>
<td>10</td>
<td>8.033</td>
<td>rom_save_sin_inst/q_w_0_s/DO[4]</td>
<td>u_audio_drive_0/idata_r_4_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.733</td>
</tr>
<tr>
<td>11</td>
<td>8.084</td>
<td>u_audio_drive_0/b_cnt_3_s0/Q</td>
<td>u_audio_drive_0/HP_WS_r_s1/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.881</td>
</tr>
<tr>
<td>12</td>
<td>8.103</td>
<td>rom_save_sin_inst/q_w_0_s/DO[3]</td>
<td>u_audio_drive_0/idata_r_3_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.663</td>
</tr>
<tr>
<td>13</td>
<td>8.141</td>
<td>rom_save_sin_inst/q_w_0_s/DO[5]</td>
<td>u_audio_drive_0/idata_r_5_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.625</td>
</tr>
<tr>
<td>14</td>
<td>8.158</td>
<td>rom_save_sin_inst/q_w_0_s/DO[14]</td>
<td>u_audio_drive_0/idata_r_14_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.607</td>
</tr>
<tr>
<td>15</td>
<td>8.194</td>
<td>rom_save_sin_inst/q_w_0_s/DO[2]</td>
<td>u_audio_drive_0/idata_r_2_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.572</td>
</tr>
<tr>
<td>16</td>
<td>8.240</td>
<td>rom_save_sin_inst/q_w_0_s/DO[10]</td>
<td>u_audio_drive_0/idata_r_10_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.525</td>
</tr>
<tr>
<td>17</td>
<td>8.322</td>
<td>rom_save_sin_inst/q_w_0_s/DO[11]</td>
<td>u_audio_drive_0/idata_r_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.444</td>
</tr>
<tr>
<td>18</td>
<td>8.322</td>
<td>rom_save_sin_inst/q_w_0_s/DO[13]</td>
<td>u_audio_drive_0/idata_r_13_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.444</td>
</tr>
<tr>
<td>19</td>
<td>8.348</td>
<td>rom_save_sin_inst/q_w_0_s/DO[7]</td>
<td>u_audio_drive_0/idata_r_7_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.417</td>
</tr>
<tr>
<td>20</td>
<td>8.348</td>
<td>rom_save_sin_inst/q_w_0_s/DO[8]</td>
<td>u_audio_drive_0/idata_r_8_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.417</td>
</tr>
<tr>
<td>21</td>
<td>8.362</td>
<td>rom_save_sin_inst/addr_1_s0/Q</td>
<td>rom_save_sin_inst/addr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.603</td>
</tr>
<tr>
<td>22</td>
<td>8.397</td>
<td>rom_save_sin_inst/addr_1_s0/Q</td>
<td>rom_save_sin_inst/addr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.568</td>
</tr>
<tr>
<td>23</td>
<td>8.406</td>
<td>u_audio_drive_0/b_cnt_0_s0/Q</td>
<td>u_audio_drive_0/b_cnt_4_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>24</td>
<td>8.430</td>
<td>rom_save_sin_inst/q_w_0_s/DO[15]</td>
<td>u_audio_drive_0/idata_r_15_s0/D</td>
<td>clk:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>10.000</td>
<td>-2.835</td>
<td>4.336</td>
</tr>
<tr>
<td>25</td>
<td>8.432</td>
<td>rom_save_sin_inst/addr_1_s0/Q</td>
<td>rom_save_sin_inst/addr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.533</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.384</td>
<td>rom_save_sin_inst/addr_0_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.502</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_audio_drive_0/b_cnt_3_s0/Q</td>
<td>u_audio_drive_0/b_cnt_3_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>rom_save_sin_inst/addr_7_s0/Q</td>
<td>rom_save_sin_inst/addr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>rom_save_sin_inst/addr_3_s0/Q</td>
<td>rom_save_sin_inst/addr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>clk_1p5m_cnt_reg_0_s0/Q</td>
<td>clk_1p5m_cnt_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>rom_save_sin_inst/addr_0_s0/Q</td>
<td>rom_save_sin_inst/addr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>clk_1p5m_cnt_reg_5_s0/Q</td>
<td>clk_1p5m_cnt_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.490</td>
<td>rom_save_sin_inst/addr_6_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>9</td>
<td>0.490</td>
<td>rom_save_sin_inst/addr_5_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>10</td>
<td>0.492</td>
<td>rom_save_sin_inst/addr_1_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>11</td>
<td>0.506</td>
<td>rom_save_sin_inst/addr_2_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>12</td>
<td>0.509</td>
<td>rom_save_sin_inst/addr_4_s0/Q</td>
<td>rom_save_sin_inst/q_w_0_s/AD[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>13</td>
<td>0.535</td>
<td>u_audio_drive_0/idata_r_0_s0/Q</td>
<td>u_audio_drive_0/idata_r_1_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>14</td>
<td>0.535</td>
<td>u_audio_drive_0/idata_r_2_s0/Q</td>
<td>u_audio_drive_0/idata_r_3_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>15</td>
<td>0.535</td>
<td>u_audio_drive_0/idata_r_7_s0/Q</td>
<td>u_audio_drive_0/idata_r_8_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>16</td>
<td>0.535</td>
<td>u_audio_drive_0/idata_r_9_s0/Q</td>
<td>u_audio_drive_0/idata_r_10_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>17</td>
<td>0.538</td>
<td>u_audio_drive_0/b_cnt_2_s0/Q</td>
<td>u_audio_drive_0/b_cnt_2_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.549</td>
</tr>
<tr>
<td>18</td>
<td>0.538</td>
<td>rom_save_sin_inst/addr_2_s0/Q</td>
<td>rom_save_sin_inst/addr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.549</td>
</tr>
<tr>
<td>19</td>
<td>0.538</td>
<td>rom_save_sin_inst/addr_5_s0/Q</td>
<td>rom_save_sin_inst/addr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.549</td>
</tr>
<tr>
<td>20</td>
<td>0.538</td>
<td>rom_save_sin_inst/addr_6_s0/Q</td>
<td>rom_save_sin_inst/addr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.549</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>rom_save_sin_inst/addr_4_s0/Q</td>
<td>rom_save_sin_inst/addr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.552</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>u_audio_drive_0/req_r_s0/Q</td>
<td>u_audio_drive_0/req_r1_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.552</td>
</tr>
<tr>
<td>23</td>
<td>0.544</td>
<td>clk_1p5m_cnt_reg_2_s0/Q</td>
<td>clk_1p5m_cnt_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>24</td>
<td>0.544</td>
<td>clk_1p5m_cnt_reg_2_s0/Q</td>
<td>clk_1p5m_cnt_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>25</td>
<td>0.544</td>
<td>u_audio_drive_0/b_cnt_4_s0/Q</td>
<td>u_audio_drive_0/b_cnt_4_s0/D</td>
<td>clk_1p5m_7:[R]</td>
<td>clk_1p5m_7:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.379</td>
<td>4.379</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1p5m_7</td>
<td>u_audio_drive_0/b_cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>n47_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.701</td>
<td>7.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">n47_s3/I0</td>
</tr>
<tr>
<td>13.271</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td style=" background: #97FFFF;">n47_s3/F</td>
</tr>
<tr>
<td>13.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">clk_1p5m_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_s2</td>
</tr>
<tr>
<td>14.370</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.440</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 6.891%; route: 0.000, 0.000%; tC2Q: 7.701, 93.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.415</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][A]</td>
<td>n30_s22/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R54C70[3][A]</td>
<td style=" background: #97FFFF;">n30_s22/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][B]</td>
<td>n30_s24/I1</td>
</tr>
<tr>
<td>6.257</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R54C70[3][B]</td>
<td style=" background: #97FFFF;">n30_s24/F</td>
</tr>
<tr>
<td>6.421</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>n44_s3/I0</td>
</tr>
<tr>
<td>6.991</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>6.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 54.999%; route: 0.916, 35.906%; tC2Q: 0.232, 9.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.415</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][A]</td>
<td>n30_s22/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R54C70[3][A]</td>
<td style=" background: #97FFFF;">n30_s22/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][B]</td>
<td>n30_s24/I1</td>
</tr>
<tr>
<td>6.257</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R54C70[3][B]</td>
<td style=" background: #97FFFF;">n30_s24/F</td>
</tr>
<tr>
<td>6.421</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>n41_s2/I3</td>
</tr>
<tr>
<td>6.991</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>6.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>clk_1p5m_cnt_reg_5_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>clk_1p5m_cnt_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 54.999%; route: 0.916, 35.906%; tC2Q: 0.232, 9.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.415</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][A]</td>
<td>n30_s22/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R54C70[3][A]</td>
<td style=" background: #97FFFF;">n30_s22/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][B]</td>
<td>n30_s24/I1</td>
</tr>
<tr>
<td>6.257</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R54C70[3][B]</td>
<td style=" background: #97FFFF;">n30_s24/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>n42_s2/I0</td>
</tr>
<tr>
<td>6.896</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">n42_s2/F</td>
</tr>
<tr>
<td>6.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 52.731%; route: 0.929, 37.822%; tC2Q: 0.232, 9.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.415</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][A]</td>
<td>n30_s22/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R54C70[3][A]</td>
<td style=" background: #97FFFF;">n30_s22/F</td>
</tr>
<tr>
<td>5.795</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][B]</td>
<td>n30_s24/I1</td>
</tr>
<tr>
<td>6.257</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R54C70[3][B]</td>
<td style=" background: #97FFFF;">n30_s24/F</td>
</tr>
<tr>
<td>6.421</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>n43_s2/I2</td>
</tr>
<tr>
<td>6.883</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>6.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>clk_1p5m_cnt_reg_3_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>clk_1p5m_cnt_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 53.010%; route: 0.916, 37.494%; tC2Q: 0.232, 9.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/HP_WS_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C102[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_3_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C105[1][B]</td>
<td>u_audio_drive_0/HP_WS_r_s3/I1</td>
</tr>
<tr>
<td>8.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R54C105[1][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/HP_WS_r_s3/F</td>
</tr>
<tr>
<td>9.314</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/HP_WS_r_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td>u_audio_drive_0/HP_WS_r_s1/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C105[1][A]</td>
<td>u_audio_drive_0/HP_WS_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 27.963%; route: 1.236, 60.655%; tC2Q: 0.232, 11.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>clk_1p5m_cnt_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C71[3][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.415</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[3][A]</td>
<td>n30_s22/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R54C70[3][A]</td>
<td style=" background: #97FFFF;">n30_s22/F</td>
</tr>
<tr>
<td>5.966</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>n46_s3/I2</td>
</tr>
<tr>
<td>6.428</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td style=" background: #97FFFF;">n46_s3/F</td>
</tr>
<tr>
<td>6.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>clk_1p5m_cnt_reg_0_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>clk_1p5m_cnt_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 41.906%; route: 0.923, 46.423%; tC2Q: 0.232, 11.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[0]</td>
</tr>
<tr>
<td>8.603</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td>u_audio_drive_0/n48_s1/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n48_s1/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td>u_audio_drive_0/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[0][B]</td>
<td>u_audio_drive_0/idata_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.043%; route: 1.903, 40.206%; tC2Q: 2.260, 47.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[1]</td>
</tr>
<tr>
<td>8.603</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/n47_s0/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n47_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/idata_r_1_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_1_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/idata_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.043%; route: 1.903, 40.206%; tC2Q: 2.260, 47.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[4]</td>
</tr>
<tr>
<td>8.603</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[2][B]</td>
<td>u_audio_drive_0/n44_s0/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C104[2][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n44_s0/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[2][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[2][B]</td>
<td>u_audio_drive_0/idata_r_4_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_4_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[2][B]</td>
<td>u_audio_drive_0/idata_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.043%; route: 1.903, 40.206%; tC2Q: 2.260, 47.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/HP_WS_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C102[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_3_s0/Q</td>
</tr>
<tr>
<td>8.013</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C105[1][B]</td>
<td>u_audio_drive_0/HP_WS_r_s3/I1</td>
</tr>
<tr>
<td>8.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R54C105[1][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/HP_WS_r_s3/F</td>
</tr>
<tr>
<td>8.586</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td>u_audio_drive_0/n80_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n80_s2/F</td>
</tr>
<tr>
<td>9.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/HP_WS_r_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[1][A]</td>
<td>u_audio_drive_0/HP_WS_r_s1/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C105[1][A]</td>
<td>u_audio_drive_0/HP_WS_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 60.609%; route: 0.509, 27.057%; tC2Q: 0.232, 12.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[3]</td>
</tr>
<tr>
<td>8.641</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/n45_s0/I1</td>
</tr>
<tr>
<td>9.103</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n45_s0/F</td>
</tr>
<tr>
<td>9.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/idata_r_3_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_3_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/idata_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 9.908%; route: 1.941, 41.623%; tC2Q: 2.260, 48.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[5]</td>
</tr>
<tr>
<td>8.603</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[3][A]</td>
<td>u_audio_drive_0/n43_s0/I1</td>
</tr>
<tr>
<td>9.065</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C104[3][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n43_s0/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[3][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[3][A]</td>
<td>u_audio_drive_0/idata_r_5_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[3][A]</td>
<td>u_audio_drive_0/idata_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 9.989%; route: 1.903, 41.144%; tC2Q: 2.260, 48.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[14]</td>
</tr>
<tr>
<td>8.477</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[2][B]</td>
<td>u_audio_drive_0/n34_s0/I1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C102[2][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n34_s0/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[2][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[2][B]</td>
<td>u_audio_drive_0/idata_r_14_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_14_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C102[2][B]</td>
<td>u_audio_drive_0/idata_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.371%; route: 1.777, 38.578%; tC2Q: 2.260, 49.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[2]</td>
</tr>
<tr>
<td>8.641</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td>u_audio_drive_0/n46_s0/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n46_s0/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td>u_audio_drive_0/idata_r_2_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_2_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C104[1][B]</td>
<td>u_audio_drive_0/idata_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 8.115%; route: 1.941, 42.452%; tC2Q: 2.260, 49.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[10]</td>
</tr>
<tr>
<td>8.395</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/n38_s0/I1</td>
</tr>
<tr>
<td>8.965</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n38_s0/F</td>
</tr>
<tr>
<td>8.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/idata_r_10_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.596%; route: 1.695, 37.462%; tC2Q: 2.260, 49.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[11]</td>
</tr>
<tr>
<td>8.313</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[2][B]</td>
<td>u_audio_drive_0/n37_s0/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C103[2][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n37_s0/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[2][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[2][B]</td>
<td>u_audio_drive_0/idata_r_11_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C103[2][B]</td>
<td>u_audio_drive_0/idata_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.827%; route: 1.614, 36.313%; tC2Q: 2.260, 50.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[13]</td>
</tr>
<tr>
<td>8.313</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[2][A]</td>
<td>u_audio_drive_0/n35_s0/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C102[2][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n35_s0/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[2][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[2][A]</td>
<td>u_audio_drive_0/idata_r_13_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_13_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C102[2][A]</td>
<td>u_audio_drive_0/idata_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 12.827%; route: 1.614, 36.313%; tC2Q: 2.260, 50.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[7]</td>
</tr>
<tr>
<td>8.395</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td>u_audio_drive_0/n41_s0/I1</td>
</tr>
<tr>
<td>8.857</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n41_s0/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td>u_audio_drive_0/idata_r_7_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C103[0][B]</td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.459%; route: 1.695, 38.378%; tC2Q: 2.260, 51.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[8]</td>
</tr>
<tr>
<td>8.395</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/n40_s0/I1</td>
</tr>
<tr>
<td>8.857</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n40_s0/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/idata_r_8_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.459%; route: 1.695, 38.378%; tC2Q: 2.260, 51.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_1_s0/Q</td>
</tr>
<tr>
<td>4.827</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/n14_s/I0</td>
</tr>
<tr>
<td>5.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n14_s/COUT</td>
</tr>
<tr>
<td>5.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/n13_s/CIN</td>
</tr>
<tr>
<td>5.432</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n13_s/COUT</td>
</tr>
<tr>
<td>5.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/n12_s/CIN</td>
</tr>
<tr>
<td>5.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n12_s/COUT</td>
</tr>
<tr>
<td>5.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/n11_s/CIN</td>
</tr>
<tr>
<td>5.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n11_s/COUT</td>
</tr>
<tr>
<td>5.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/n10_s/CIN</td>
</tr>
<tr>
<td>5.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n10_s/COUT</td>
</tr>
<tr>
<td>5.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/n9_s/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n9_s/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/n8_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n8_s/SUM</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/addr_7_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 75.862%; route: 0.155, 9.665%; tC2Q: 0.232, 14.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_1_s0/Q</td>
</tr>
<tr>
<td>4.827</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/n14_s/I0</td>
</tr>
<tr>
<td>5.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n14_s/COUT</td>
</tr>
<tr>
<td>5.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/n13_s/CIN</td>
</tr>
<tr>
<td>5.432</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n13_s/COUT</td>
</tr>
<tr>
<td>5.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/n12_s/CIN</td>
</tr>
<tr>
<td>5.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n12_s/COUT</td>
</tr>
<tr>
<td>5.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/n11_s/CIN</td>
</tr>
<tr>
<td>5.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n11_s/COUT</td>
</tr>
<tr>
<td>5.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/n10_s/CIN</td>
</tr>
<tr>
<td>5.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n10_s/COUT</td>
</tr>
<tr>
<td>5.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/n9_s/CIN</td>
</tr>
<tr>
<td>6.007</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n9_s/SUM</td>
</tr>
<tr>
<td>6.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 75.320%; route: 0.155, 9.882%; tC2Q: 0.232, 14.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/b_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>7.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[0][B]</td>
<td>u_audio_drive_0/b_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R54C105[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_0_s0/Q</td>
</tr>
<tr>
<td>7.923</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C102[0][A]</td>
<td>u_audio_drive_0/n15_s/I1</td>
</tr>
<tr>
<td>8.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[0][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n15_s/COUT</td>
</tr>
<tr>
<td>8.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C102[0][B]</td>
<td>u_audio_drive_0/n14_s/CIN</td>
</tr>
<tr>
<td>8.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[0][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n14_s/COUT</td>
</tr>
<tr>
<td>8.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/n13_s/CIN</td>
</tr>
<tr>
<td>8.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n13_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/n12_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n12_s/SUM</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/b_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/b_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.911, 58.445%; route: 0.416, 26.677%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>6.700</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/DO[15]</td>
</tr>
<tr>
<td>8.313</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[3][A]</td>
<td>u_audio_drive_0/n33_s0/I0</td>
</tr>
<tr>
<td>8.775</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C102[3][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n33_s0/F</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[3][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>17.275</td>
<td>7.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[3][A]</td>
<td>u_audio_drive_0/idata_r_15_s0/CLK</td>
</tr>
<tr>
<td>17.240</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio_drive_0/idata_r_15_s0</td>
</tr>
<tr>
<td>17.205</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C102[3][A]</td>
<td>u_audio_drive_0/idata_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.656%; route: 1.614, 37.217%; tC2Q: 2.260, 52.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.275, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.672</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_1_s0/Q</td>
</tr>
<tr>
<td>4.827</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/n14_s/I0</td>
</tr>
<tr>
<td>5.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n14_s/COUT</td>
</tr>
<tr>
<td>5.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/n13_s/CIN</td>
</tr>
<tr>
<td>5.432</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n13_s/COUT</td>
</tr>
<tr>
<td>5.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/n12_s/CIN</td>
</tr>
<tr>
<td>5.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n12_s/COUT</td>
</tr>
<tr>
<td>5.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/n11_s/CIN</td>
</tr>
<tr>
<td>5.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n11_s/COUT</td>
</tr>
<tr>
<td>5.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/n10_s/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n10_s/SUM</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.440</td>
<td>3.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0/CLK</td>
</tr>
<tr>
<td>14.405</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 74.753%; route: 0.155, 10.109%; tC2Q: 0.232, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.373%; route: 3.757, 84.627%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td>rom_save_sin_inst/addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C69[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_0_s0/Q</td>
</tr>
<tr>
<td>4.734</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 59.764%; tC2Q: 0.202, 40.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7.119</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C102[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_3_s0/Q</td>
</tr>
<tr>
<td>7.121</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/n13_s/I1</td>
</tr>
<tr>
<td>7.353</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n13_s/SUM</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C102[1][A]</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C72[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_7_s0/Q</td>
</tr>
<tr>
<td>4.436</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/n8_s/I1</td>
</tr>
<tr>
<td>4.668</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n8_s/SUM</td>
</tr>
<tr>
<td>4.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C72[0][A]</td>
<td>rom_save_sin_inst/addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[1][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_3_s0/Q</td>
</tr>
<tr>
<td>4.436</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/n12_s/I1</td>
</tr>
<tr>
<td>4.668</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n12_s/SUM</td>
</tr>
<tr>
<td>4.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C71[1][A]</td>
<td>rom_save_sin_inst/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>clk_1p5m_cnt_reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R54C69[1][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_0_s0/Q</td>
</tr>
<tr>
<td>4.436</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>n46_s3/I0</td>
</tr>
<tr>
<td>4.668</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td style=" background: #97FFFF;">n46_s3/F</td>
</tr>
<tr>
<td>4.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>clk_1p5m_cnt_reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C69[1][A]</td>
<td>clk_1p5m_cnt_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td>rom_save_sin_inst/addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C69[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_0_s0/Q</td>
</tr>
<tr>
<td>4.438</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td>rom_save_sin_inst/n15_s2/I0</td>
</tr>
<tr>
<td>4.670</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n15_s2/F</td>
</tr>
<tr>
<td>4.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C69[0][A]</td>
<td>rom_save_sin_inst/addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C69[0][A]</td>
<td>rom_save_sin_inst/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>clk_1p5m_cnt_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R54C70[0][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_5_s0/Q</td>
</tr>
<tr>
<td>4.438</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>n41_s2/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>4.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>clk_1p5m_cnt_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C70[0][A]</td>
<td>clk_1p5m_cnt_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[2][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_6_s0/Q</td>
</tr>
<tr>
<td>4.840</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 66.757%; tC2Q: 0.202, 33.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_5_s0/Q</td>
</tr>
<tr>
<td>4.840</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 66.757%; tC2Q: 0.202, 33.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][A]</td>
<td>rom_save_sin_inst/addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[0][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_1_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 66.867%; tC2Q: 0.202, 33.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_2_s0/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.434</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_4_s0/Q</td>
</tr>
<tr>
<td>4.859</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/q_w_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s/CLK</td>
</tr>
<tr>
<td>4.350</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>rom_save_sin_inst/q_w_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.786%; tC2Q: 0.202, 32.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td>u_audio_drive_0/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C104[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_0_s0/Q</td>
</tr>
<tr>
<td>7.231</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/n47_s0/I0</td>
</tr>
<tr>
<td>7.463</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n47_s0/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/idata_r_1_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C104[1][A]</td>
<td>u_audio_drive_0/idata_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.480%; route: 0.113, 20.717%; tC2Q: 0.201, 36.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/idata_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td>u_audio_drive_0/idata_r_2_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C104[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_2_s0/Q</td>
</tr>
<tr>
<td>7.231</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/n45_s0/I0</td>
</tr>
<tr>
<td>7.463</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n45_s0/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/idata_r_3_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C104[2][A]</td>
<td>u_audio_drive_0/idata_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.480%; route: 0.113, 20.717%; tC2Q: 0.201, 36.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td>u_audio_drive_0/idata_r_7_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C103[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_7_s0/Q</td>
</tr>
<tr>
<td>7.231</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/n40_s0/I0</td>
</tr>
<tr>
<td>7.463</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n40_s0/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/idata_r_8_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.480%; route: 0.113, 20.717%; tC2Q: 0.201, 36.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/idata_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][B]</td>
<td>u_audio_drive_0/idata_r_9_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C103[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_9_s0/Q</td>
</tr>
<tr>
<td>7.231</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/n38_s0/I0</td>
</tr>
<tr>
<td>7.463</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n38_s0/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/idata_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/idata_r_10_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C103[2][A]</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.480%; route: 0.113, 20.717%; tC2Q: 0.201, 36.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/b_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[0][B]</td>
<td>u_audio_drive_0/b_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C102[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_2_s0/Q</td>
</tr>
<tr>
<td>7.234</td>
<td>0.116</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C102[0][B]</td>
<td>u_audio_drive_0/n14_s/I1</td>
</tr>
<tr>
<td>7.466</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[0][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n14_s/SUM</td>
</tr>
<tr>
<td>7.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[0][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[0][B]</td>
<td>u_audio_drive_0/b_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C102[0][B]</td>
<td>u_audio_drive_0/b_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.226%; route: 0.116, 21.190%; tC2Q: 0.201, 36.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_2_s0/Q</td>
</tr>
<tr>
<td>4.549</td>
<td>0.116</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/n13_s/I1</td>
</tr>
<tr>
<td>4.781</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n13_s/SUM</td>
</tr>
<tr>
<td>4.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C71[0][B]</td>
<td>rom_save_sin_inst/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.226%; route: 0.116, 21.190%; tC2Q: 0.201, 36.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_5_s0/Q</td>
</tr>
<tr>
<td>4.549</td>
<td>0.116</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/n10_s/I1</td>
</tr>
<tr>
<td>4.781</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n10_s/SUM</td>
</tr>
<tr>
<td>4.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>rom_save_sin_inst/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.226%; route: 0.116, 21.190%; tC2Q: 0.201, 36.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[2][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_6_s0/Q</td>
</tr>
<tr>
<td>4.549</td>
<td>0.116</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/n9_s/I1</td>
</tr>
<tr>
<td>4.781</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n9_s/SUM</td>
</tr>
<tr>
<td>4.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C71[2][B]</td>
<td>rom_save_sin_inst/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.226%; route: 0.116, 21.190%; tC2Q: 0.201, 36.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom_save_sin_inst/addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_save_sin_inst/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_4_s0/Q</td>
</tr>
<tr>
<td>4.552</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/n11_s/I1</td>
</tr>
<tr>
<td>4.784</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td style=" background: #97FFFF;">rom_save_sin_inst/n11_s/SUM</td>
</tr>
<tr>
<td>4.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td style=" font-weight:bold;">rom_save_sin_inst/addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C71[1][B]</td>
<td>rom_save_sin_inst/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.024%; route: 0.119, 21.567%; tC2Q: 0.201, 36.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/req_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/req_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[0][A]</td>
<td>u_audio_drive_0/req_r_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C105[0][A]</td>
<td style=" font-weight:bold;">u_audio_drive_0/req_r_s0/Q</td>
</tr>
<tr>
<td>7.469</td>
<td>0.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C105[2][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/req_r1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C105[2][B]</td>
<td>u_audio_drive_0/req_r1_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C105[2][B]</td>
<td>u_audio_drive_0/req_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 63.591%; tC2Q: 0.201, 36.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R54C70[1][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.555</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>n44_s3/I1</td>
</tr>
<tr>
<td>4.787</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td style=" background: #97FFFF;">n44_s3/F</td>
</tr>
<tr>
<td>4.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.822%; route: 0.122, 21.944%; tC2Q: 0.201, 36.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1p5m_cnt_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_cnt_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[1][B]</td>
<td>clk_1p5m_cnt_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.433</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R54C70[1][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.555</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>n43_s2/I0</td>
</tr>
<tr>
<td>4.787</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>4.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td style=" font-weight:bold;">clk_1p5m_cnt_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.232</td>
<td>3.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>clk_1p5m_cnt_reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.243</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C70[0][B]</td>
<td>clk_1p5m_cnt_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.822%; route: 0.122, 21.944%; tC2Q: 0.201, 36.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 15.962%; route: 3.557, 84.038%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_audio_drive_0/b_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio_drive_0/b_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1p5m_7:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/b_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>7.118</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C102[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_4_s0/Q</td>
</tr>
<tr>
<td>7.240</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/n12_s/I1</td>
</tr>
<tr>
<td>7.472</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td style=" background: #97FFFF;">u_audio_drive_0/n12_s/SUM</td>
</tr>
<tr>
<td>7.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td style=" font-weight:bold;">u_audio_drive_0/b_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R54C69[0][B]</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>6.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/b_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.928</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C102[1][B]</td>
<td>u_audio_drive_0/b_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.813%; route: 0.122, 21.961%; tC2Q: 0.201, 36.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.917, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/b_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/b_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/idata_r_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/idata_r_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/idata_r_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_audio_drive_0/b_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>12.538</td>
<td>7.538</td>
<td>tNET</td>
<td>FF</td>
<td>u_audio_drive_0/b_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1p5m_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_s2/Q</td>
</tr>
<tr>
<td>16.917</td>
<td>6.917</td>
<td>tNET</td>
<td>RR</td>
<td>u_audio_drive_0/b_cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>clk_1p5m_7</td>
<td>1.098</td>
<td>7.701</td>
</tr>
<tr>
<td>16</td>
<td>req_r1</td>
<td>8.613</td>
<td>0.720</td>
</tr>
<tr>
<td>16</td>
<td>clk_d</td>
<td>7.414</td>
<td>3.900</td>
</tr>
<tr>
<td>6</td>
<td>clk_1p5m_cnt_reg[0]</td>
<td>7.872</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>clk_1p5m_cnt_reg[5]</td>
<td>8.286</td>
<td>0.412</td>
</tr>
<tr>
<td>5</td>
<td>clk_1p5m_cnt_reg[1]</td>
<td>7.790</td>
<td>0.174</td>
</tr>
<tr>
<td>5</td>
<td>clk_1p5m_cnt_reg[3]</td>
<td>8.454</td>
<td>0.183</td>
</tr>
<tr>
<td>4</td>
<td>b_cnt[0]</td>
<td>8.406</td>
<td>0.416</td>
</tr>
<tr>
<td>4</td>
<td>clk_1p5m_cnt_reg[2]</td>
<td>7.815</td>
<td>0.171</td>
</tr>
<tr>
<td>4</td>
<td>n30_38</td>
<td>7.414</td>
<td>0.177</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C71</td>
<td>41.67%</td>
</tr>
<tr>
<td>R54C102</td>
<td>41.67%</td>
</tr>
<tr>
<td>R54C70</td>
<td>40.28%</td>
</tr>
<tr>
<td>R54C103</td>
<td>37.50%</td>
</tr>
<tr>
<td>R54C105</td>
<td>34.72%</td>
</tr>
<tr>
<td>R54C69</td>
<td>27.78%</td>
</tr>
<tr>
<td>R54C72</td>
<td>26.39%</td>
</tr>
<tr>
<td>R54C104</td>
<td>20.83%</td>
</tr>
<tr>
<td>R28C89</td>
<td>11.11%</td>
</tr>
<tr>
<td>R54C101</td>
<td>8.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
