Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 21 00:11:24 2023
| Host         : JianuoLegion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controller_control_sets_placed.rpt
| Design       : Controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           48 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |              83 |           22 |
| Yes          | Yes                   | No                     |              32 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|           Clock Signal          |                     Enable Signal                    |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                  | debounce_song_switch/button_out_i_1_n_0              |                                                 |                1 |              1 |
|  clk_IBUF_BUFG                  | pat/debounce_mode_switch/button_out_i_1__0_n_0       |                                                 |                1 |              1 |
|  auto_mode/lib1/low_reg_i_2_n_0 |                                                      |                                                 |                1 |              1 |
|  pat/mode_light_reg[0]_i_2_n_0  |                                                      |                                                 |                2 |              3 |
|  clk_IBUF_BUFG                  | buzzer/debounce_high_tone/counter[5]_i_2__2_n_0      | buzzer/debounce_high_tone/counter[5]_i_1__2_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                  | buzzer/debounce_low_tone/counter[5]_i_2__1_n_0       | buzzer/debounce_low_tone/counter[5]_i_1__1_n_0  |                2 |              5 |
|  clk_IBUF_BUFG                  | debounce_song_switch/counter[5]_i_2_n_0              | debounce_song_switch/counter[5]_i_1_n_0         |                2 |              5 |
|  clk_IBUF_BUFG                  | auto_mode/debounce_switch_song/counter[5]_i_2__3_n_0 | debounce_song_switch/counter_reg[1]_0           |                2 |              5 |
|  clk_IBUF_BUFG                  | pat/debounce_mode_switch/counter[5]_i_2__0_n_0       | pat/debounce_mode_switch/counter[5]_i_1__0_n_0  |                2 |              5 |
|  clk_IBUF_BUFG                  | learn_mode/segments[7]_i_1_n_0                       | learn_mode/segments_reg[2]_0                    |                2 |              6 |
|  clk_IBUF_BUFG                  | pat/display_segments_reg[1][0]                       | pat/SR[0]                                       |                2 |              7 |
|  clk_IBUF_BUFG                  | pat/E[0]                                             |                                                 |                1 |              7 |
|  clk_IBUF_BUFG                  | learn_mode/light[6]_i_1__0_n_0                       |                                                 |                2 |              7 |
|  clk_IBUF_BUFG                  |                                                      | learn_mode/segments_reg[2]_0                    |                5 |              8 |
|  clk_IBUF_BUFG                  | pat/light_reg[0][0]                                  |                                                 |                2 |              8 |
|  clk_IBUF_BUFG                  | light_free[7]_i_1_n_0                                |                                                 |                2 |              8 |
|  clk_IBUF_BUFG                  | learn_mode/index                                     | learn_mode/segments_reg[2]_0                    |                3 |              8 |
|  clk_IBUF_BUFG                  | learn_mode/wrong_counter                             | learn_mode/segments_reg[2]_0                    |                2 |              8 |
|  clk_IBUF_BUFG                  | auto_mode/debounce_switch_song/E[0]                  | learn_mode/segments_reg[2]_0                    |                4 |              8 |
|  clk_IBUF_BUFG                  | pat/E[0]                                             | learn_mode/segments_reg[2]_0                    |                5 |             26 |
|  clk_IBUF_BUFG                  | learn_mode/time_counter                              | learn_mode/segments_reg[2]_0                    |                6 |             27 |
|  clk_IBUF_BUFG                  |                                                      | buzzer/counter[0]_i_1_n_0                       |                8 |             32 |
|  clk_IBUF_BUFG                  |                                                      |                                                 |               45 |            103 |
+---------------------------------+------------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     1 |
| 5      |                     5 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                     6 |
| 16+    |                     4 |
+--------+-----------------------+


