#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 31 10:14:15 2019
# Process ID: 11448
# Current directory: C:/GitHub/PCC-HomeWork/5. R_Instructions
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9132 C:\GitHub\PCC-HomeWork\5. R_Instructions\R_Instructions.xpr
# Log file: C:/GitHub/PCC-HomeWork/5. R_Instructions/vivado.log
# Journal file: C:/GitHub/PCC-HomeWork/5. R_Instructions\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run Inst_ROM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run Inst_ROM_synth_1
generate_target all [get_files  {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci}}]
catch { config_ip_cache -export [get_ips -all Inst_ROM] }
export_ip_user_files -of_objects [get_files {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 2 Inst_ROM_synth_1
export_simulation -of_objects [get_files {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci}}] -directory {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.ip_user_files/sim_scripts} -ip_user_files_dir {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.ip_user_files} -ipstatic_source_dir {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.cache/compile_simlib/modelsim} {questa=C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.cache/compile_simlib/questa} {riviera=C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.cache/compile_simlib/riviera} {activehdl=C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new
file mkdir {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new}
close [ open {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/test.v} w ]
add_files -fileset sim_1 {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/test.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sim_1
launch_simulation
source test.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
close_project
