{"vcs1":{"timestamp_begin":1727591066.042931983, "rt":2.29, "ut":1.00, "st":0.45}}
{"vcselab":{"timestamp_begin":1727591068.433142828, "rt":0.92, "ut":0.29, "st":0.09}}
{"link":{"timestamp_begin":1727591069.448953739, "rt":0.58, "ut":0.28, "st":0.52}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727591065.381047907}
{"VCS_COMP_START_TIME": 1727591065.381047907}
{"VCS_COMP_END_TIME": 1727591078.314845158}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353864}}
{"stitch_vcselab": {"peak_mem": 225796}}
