$date
	Sat Oct 31 00:14:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! QJK $end
$var reg 1 " EN $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module E5 $end
$var wire 1 ' AND1 $end
$var wire 1 ( AND2 $end
$var wire 1 ) D $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 * NOTK $end
$var wire 1 + NOTQ $end
$var wire 1 % clock $end
$var wire 1 " en $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module N7 $end
$var wire 1 ) D $end
$var wire 1 % clock $end
$var wire 1 " en $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
0%
x$
x#
x"
x!
$end
#1
1%
1*
0(
0$
0#
0"
0&
#2
0)
0'
1+
0!
0%
1&
#3
1%
0&
#4
0%
#5
1%
#6
0%
1"
#7
1%
#8
0%
#9
1%
0*
1$
#10
0%
#11
1%
#12
0%
1)
1*
1(
0$
1#
#13
0(
1'
0+
1!
1%
#14
0%
#15
1(
1+
0!
1%
1)
0'
0*
1$
#16
0%
