{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682153872523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682153872528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 15:57:52 2023 " "Processing started: Sat Apr 22 15:57:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682153872528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682153872528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_11 -c wrapper_11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_11 -c wrapper_11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682153872528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682153873121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec_5d.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec_5d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec_5d " "Found entity 1: bin2dec_5d" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper_11.sv(23) " "Verilog HDL Module Instantiation warning at wrapper_11.sv(23): ignored dangling comma in List of Port Connections" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1682153873184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_11 " "Found entity 1: wrapper_11" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test11.sv 1 1 " "Found 1 design units, including 1 entities, in source file test11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test11 " "Found entity 1: test11" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/FPGA/Test/test11/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873200 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "design_11.sv(42) " "Verilog HDL Module Instantiation warning at design_11.sv(42): ignored dangling comma in List of Port Connections" {  } { { "design_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1682153873204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_11 " "Found entity 1: design_11" {  } { { "design_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153873206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153873206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_11 " "Elaborating entity \"wrapper_11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682153873263 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[-1\] wrapper_11.sv(7) " "Output port \"LEDR\[-1\]\" at wrapper_11.sv(7) has no driver" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1682153873263 "|wrapper_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_11 design_11:dut " "Elaborating entity \"design_11\" for hierarchy \"design_11:dut\"" {  } { { "wrapper_11.sv" "dut" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153873263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test11 design_11:dut\|test11:test11 " "Elaborating entity \"test11\" for hierarchy \"design_11:dut\|test11:test11\"" {  } { { "design_11.sv" "test11" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153873279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec_5d design_11:dut\|bin2dec_5d:bin2dec_5d " "Elaborating entity \"bin2dec_5d\" for hierarchy \"design_11:dut\|bin2dec_5d:bin2dec_5d\"" {  } { { "design_11.sv" "bin2dec_5d" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153873300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec_5d.sv(14) " "Verilog HDL assignment warning at bin2dec_5d.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873300 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec_5d.sv(15) " "Verilog HDL assignment warning at bin2dec_5d.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873300 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec_5d.sv(25) " "Verilog HDL assignment warning at bin2dec_5d.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873300 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec_5d.sv(26) " "Verilog HDL assignment warning at bin2dec_5d.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873300 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec_5d.sv(36) " "Verilog HDL assignment warning at bin2dec_5d.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec_5d.sv(37) " "Verilog HDL assignment warning at bin2dec_5d.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec_5d.sv(47) " "Verilog HDL assignment warning at bin2dec_5d.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec_5d.sv(48) " "Verilog HDL assignment warning at bin2dec_5d.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec_5d.sv(52) " "Verilog HDL assignment warning at bin2dec_5d.sv(52): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec_5d.sv(56) " "Verilog HDL assignment warning at bin2dec_5d.sv(56): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873310 "|wrapper_11|design_11:dut|bin2dec_5d:bin2dec_5d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec design_11:dut\|bin2dec:bin2dec " "Elaborating entity \"bin2dec\" for hierarchy \"design_11:dut\|bin2dec:bin2dec\"" {  } { { "design_11.sv" "bin2dec" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153873363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(14) " "Verilog HDL assignment warning at bin2dec.sv(14): truncated value with size 32 to match size of target (17)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(15) " "Verilog HDL assignment warning at bin2dec.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(25) " "Verilog HDL assignment warning at bin2dec.sv(25): truncated value with size 32 to match size of target (17)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(26) " "Verilog HDL assignment warning at bin2dec.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(30) " "Verilog HDL assignment warning at bin2dec.sv(30): truncated value with size 17 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(34) " "Verilog HDL assignment warning at bin2dec.sv(34): truncated value with size 17 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682153873363 "|wrapper_11|design_11:dut|bin2dec:bin2dec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD design_11:dut\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"design_11:dut\|LCD:LCD\"" {  } { { "design_11.sv" "LCD" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153873363 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682153876623 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682153876623 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[0\] design_11:dut\|test11:test11\|data_N\[0\]~_emulated design_11:dut\|test11:test11\|data_N\[0\]~1 " "Register \"design_11:dut\|test11:test11\|data_N\[0\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[0\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[0\]~1\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[1\] design_11:dut\|test11:test11\|data_N\[1\]~_emulated design_11:dut\|test11:test11\|data_N\[1\]~5 " "Register \"design_11:dut\|test11:test11\|data_N\[1\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[1\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[1\]~5\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[2\] design_11:dut\|test11:test11\|data_N\[2\]~_emulated design_11:dut\|test11:test11\|data_N\[2\]~9 " "Register \"design_11:dut\|test11:test11\|data_N\[2\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[2\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[2\]~9\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[3\] design_11:dut\|test11:test11\|data_N\[3\]~_emulated design_11:dut\|test11:test11\|data_N\[3\]~13 " "Register \"design_11:dut\|test11:test11\|data_N\[3\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[3\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[3\]~13\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[4\] design_11:dut\|test11:test11\|data_N\[4\]~_emulated design_11:dut\|test11:test11\|data_N\[4\]~17 " "Register \"design_11:dut\|test11:test11\|data_N\[4\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[4\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[4\]~17\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[5\] design_11:dut\|test11:test11\|data_N\[5\]~_emulated design_11:dut\|test11:test11\|data_N\[5\]~21 " "Register \"design_11:dut\|test11:test11\|data_N\[5\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[5\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[5\]~21\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[6\] design_11:dut\|test11:test11\|data_N\[6\]~_emulated design_11:dut\|test11:test11\|data_N\[6\]~25 " "Register \"design_11:dut\|test11:test11\|data_N\[6\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[6\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[6\]~25\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "design_11:dut\|test11:test11\|data_N\[7\] design_11:dut\|test11:test11\|data_N\[7\]~_emulated design_11:dut\|test11:test11\|data_N\[7\]~29 " "Register \"design_11:dut\|test11:test11\|data_N\[7\]\" is converted into an equivalent circuit using register \"design_11:dut\|test11:test11\|data_N\[7\]~_emulated\" and latch \"design_11:dut\|test11:test11\|data_N\[7\]~29\"" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1682153876623 "|wrapper_11|design_11:dut|test11:test11|data_N[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1682153876623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682153878170 "|wrapper_11|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682153878170 "|wrapper_11|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682153878170 "|wrapper_11|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[-1\] GND " "Pin \"LEDR\[-1\]\" is stuck at GND" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682153878170 "|wrapper_11|LEDR[-1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682153878170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682153881038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682153881038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[-1\] " "No output dependent on input pin \"KEY\[-1\]\"" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682153881294 "|wrapper_11|KEY[-1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682153881294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1948 " "Implemented 1948 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682153881294 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682153881294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1913 " "Implemented 1913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682153881294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682153881294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682153881327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 15:58:01 2023 " "Processing ended: Sat Apr 22 15:58:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682153881327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682153881327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682153881327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682153881327 ""}
