From d4c65aae5fbfd83f97ca654152d2ee70ae891529 Mon Sep 17 00:00:00 2001
From: "Damak Sabeur (uic56995)" <sabeur damak>
Date: Thu, 11 May 2023 18:40:11 +0200
Subject: [PATCH] add NOR SRAM and EMMC address

---
 include/configs/EMMC_address.h | 188 ++++++++++++++++
 include/configs/NOR_address.h  | 391 +++++++++++++++++++++++++++++++++
 include/configs/SRAM_address.h | 321 +++++++++++++++++++++++++++
 3 files changed, 900 insertions(+)
 create mode 100644 include/configs/EMMC_address.h
 create mode 100644 include/configs/NOR_address.h
 create mode 100644 include/configs/SRAM_address.h

diff --git a/include/configs/EMMC_address.h b/include/configs/EMMC_address.h
new file mode 100644
index 00000000..0d51c9b2
--- /dev/null
+++ b/include/configs/EMMC_address.h
@@ -0,0 +1,188 @@
+/**
+ * \file EMMC_address.h
+ *
+ * \brief EMMC layout addresses definition
+ *
+ * This file contains the implementation of the EMMC addresses 
+ * 
+ * \author Continental Automotive , Toulouse 
+ * 
+ * Copyright 2022 - 2022 Continental 
+ * All rights exclusively reserved for Continental, 
+ * unless expressly agreed to otherwise. 
+ */ 
+
+
+// Attention!
+// This file is generated!
+// For changes, do not modify this file but the layout associated
+// Layout version 2.2
+
+
+#ifndef EMMC_LAYOUT_ADDRESS_H
+#define EMMC_LAYOUT_ADDRESS_H
+
+/*****   MBR_GPT_primary_header   ****/
+#define HPCGEN2_BOOT1_MBR_GPT_PRIMARY_HEADER_START_ADDRESS  0x0u
+#define HPCGEN2_BOOT1_MBR_GPT_PRIMARY_HEADER_END_ADDRESS    0x5000u
+#define HPCGEN2_BOOT1_MBR_GPT_PRIMARY_HEADER_SIZE          20481u
+
+/*****   MBR_GPT_primary_header   ****/
+#define HPCGEN2_BOOT0_MBR_GPT_PRIMARY_HEADER_START_ADDRESS  0x0u
+#define HPCGEN2_BOOT0_MBR_GPT_PRIMARY_HEADER_END_ADDRESS    0x5000u
+#define HPCGEN2_BOOT0_MBR_GPT_PRIMARY_HEADER_SIZE          20481u
+
+/*****   Kernel_Linux_flash   ****/
+#define HPCGEN2_BOOT1_KERNEL_LINUX_FLASH_START_ADDRESS  0x5000u
+#define HPCGEN2_BOOT1_KERNEL_LINUX_FLASH_END_ADDRESS    0xBDD000u
+#define HPCGEN2_BOOT1_KERNEL_LINUX_FLASH_SIZE          12419073u
+#define HPCGEN2_BOOT1_KERNEL_LINUX_FLASH_PARTITION "/dev/mmcblk0boot1p1"
+
+/*****   Kernel_Linux_flash   ****/
+#define HPCGEN2_BOOT0_KERNEL_LINUX_FLASH_START_ADDRESS  0x5000u
+#define HPCGEN2_BOOT0_KERNEL_LINUX_FLASH_END_ADDRESS    0xBDD000u
+#define HPCGEN2_BOOT0_KERNEL_LINUX_FLASH_SIZE          12419073u
+#define HPCGEN2_BOOT0_KERNEL_LINUX_FLASH_PARTITION "/dev/mmcblk0boot0p1"
+
+/*****   DTB_flash   ****/
+#define HPCGEN2_BOOT1_DTB_FLASH_START_ADDRESS  0xBDD000u
+#define HPCGEN2_BOOT1_DTB_FLASH_END_ADDRESS    0xBFD000u
+#define HPCGEN2_BOOT1_DTB_FLASH_SIZE          131073u
+#define HPCGEN2_BOOT1_DTB_FLASH_PARTITION "/dev/mmcblk0boot1p2"
+
+/*****   DTB_flash   ****/
+#define HPCGEN2_BOOT0_DTB_FLASH_START_ADDRESS  0xBDD000u
+#define HPCGEN2_BOOT0_DTB_FLASH_END_ADDRESS    0xBFD000u
+#define HPCGEN2_BOOT0_DTB_FLASH_SIZE          131073u
+#define HPCGEN2_BOOT0_DTB_FLASH_PARTITION "/dev/mmcblk0boot0p2"
+
+/*****   rootfs_flash   ****/
+#define HPCGEN2_BOOT1_ROOTFS_FLASH_START_ADDRESS  0xBFD000u
+#define HPCGEN2_BOOT1_ROOTFS_FLASH_END_ADDRESS    0x1F7D000u
+#define HPCGEN2_BOOT1_ROOTFS_FLASH_SIZE          20447233u
+#define HPCGEN2_BOOT1_ROOTFS_FLASH_PARTITION "/dev/mmcblk0boot1p3"
+
+/*****   rootfs_flash   ****/
+#define HPCGEN2_BOOT0_ROOTFS_FLASH_START_ADDRESS  0xBFD000u
+#define HPCGEN2_BOOT0_ROOTFS_FLASH_END_ADDRESS    0x1F7D000u
+#define HPCGEN2_BOOT0_ROOTFS_FLASH_SIZE          20447233u
+#define HPCGEN2_BOOT0_ROOTFS_FLASH_PARTITION "/dev/mmcblk0boot0p3"
+
+/*****   GPT_secondary_header   ****/
+#define HPCGEN2_BOOT1_GPT_SECONDARY_HEADER_START_ADDRESS  0x1F7D000u
+#define HPCGEN2_BOOT1_GPT_SECONDARY_HEADER_END_ADDRESS    0x1F82000u
+#define HPCGEN2_BOOT1_GPT_SECONDARY_HEADER_SIZE          20481u
+
+/*****   GPT_secondary_header   ****/
+#define HPCGEN2_BOOT0_GPT_SECONDARY_HEADER_START_ADDRESS  0x1F7D000u
+#define HPCGEN2_BOOT0_GPT_SECONDARY_HEADER_END_ADDRESS    0x1F82000u
+#define HPCGEN2_BOOT0_GPT_SECONDARY_HEADER_SIZE          20481u
+
+/*****   MBR_GPT_primary_header   ****/
+#define HPCGEN2_USER_AREA_MBR_GPT_PRIMARY_HEADER_START_ADDRESS  0x0u
+#define HPCGEN2_USER_AREA_MBR_GPT_PRIMARY_HEADER_END_ADDRESS    0xA000u
+#define HPCGEN2_USER_AREA_MBR_GPT_PRIMARY_HEADER_SIZE          40961u
+
+/*****   u_boot_params_A   ****/
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_A_START_ADDRESS  0xA000u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_A_END_ADDRESS    0x56000u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_A_SIZE          311297u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_A_PARTITION "/dev/mmcblk0p1"
+
+/*****   u_boot_params_B   ****/
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_B_START_ADDRESS  0x56000u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_B_END_ADDRESS    0xA2000u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_B_SIZE          311297u
+#define HPCGEN2_USER_AREA_U_BOOT_PARAMS_B_PARTITION "/dev/mmcblk0p2"
+
+/*****   Kernel_Linux_Penta_A   ****/
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_A_START_ADDRESS  0xA2000u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_A_END_ADDRESS    0x28A2000u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_A_SIZE          41943041u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_A_PARTITION "/dev/mmcblk0p3"
+
+/*****   DTB_Penta_A   ****/
+#define HPCGEN2_USER_AREA_DTB_PENTA_A_START_ADDRESS  0x28A2000u
+#define HPCGEN2_USER_AREA_DTB_PENTA_A_END_ADDRESS    0x28C2000u
+#define HPCGEN2_USER_AREA_DTB_PENTA_A_SIZE          131073u
+#define HPCGEN2_USER_AREA_DTB_PENTA_A_PARTITION "/dev/mmcblk0p4"
+
+/*****   Kernel_Linux_Penta_B   ****/
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_B_START_ADDRESS  0x28C2000u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_B_END_ADDRESS    0x50C2000u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_B_SIZE          41943041u
+#define HPCGEN2_USER_AREA_KERNEL_LINUX_PENTA_B_PARTITION "/dev/mmcblk0p5"
+
+/*****   DTB_Penta_B   ****/
+#define HPCGEN2_USER_AREA_DTB_PENTA_B_START_ADDRESS  0x50C2000u
+#define HPCGEN2_USER_AREA_DTB_PENTA_B_END_ADDRESS    0x50E2000u
+#define HPCGEN2_USER_AREA_DTB_PENTA_B_SIZE          131073u
+#define HPCGEN2_USER_AREA_DTB_PENTA_B_PARTITION "/dev/mmcblk0p6"
+
+/*****   Rootfs_Penta_A   ****/
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_A_START_ADDRESS  0x50E2000u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_A_END_ADDRESS    0x244E2000u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_A_SIZE          524288001u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_A_PARTITION "/dev/mmcblk0p7"
+
+/*****   Rootfs_Penta_B   ****/
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_B_START_ADDRESS  0x244E2000u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_B_END_ADDRESS    0x438E2000u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_B_SIZE          524288001u
+#define HPCGEN2_USER_AREA_ROOTFS_PENTA_B_PARTITION "/dev/mmcblk0p8"
+
+/*****   Container_partition_A   ****/
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_A_START_ADDRESS  0x44000000u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_A_END_ADDRESS    0xC4000000u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_A_SIZE          2147483649u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_A_PARTITION "/dev/mmcblk0p9"
+
+/*****   Container_partition_B   ****/
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_B_START_ADDRESS  0xC4000000u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_B_END_ADDRESS    0x144000000u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_B_SIZE          2147483649u
+#define HPCGEN2_USER_AREA_CONTAINER_PARTITION_B_PARTITION "/dev/mmcblk0p10"
+
+/*****   systemConfig_A   ****/
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_A_START_ADDRESS  0x144000000u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_A_END_ADDRESS    0x145E00000u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_A_SIZE          31457281u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_A_PARTITION "/dev/mmcblk0p11"
+
+/*****   systemConfig_B   ****/
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_B_START_ADDRESS  0x145E00000u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_B_END_ADDRESS    0x147C00000u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_B_SIZE          31457281u
+#define HPCGEN2_USER_AREA_SYSTEMCONFIG_B_PARTITION "/dev/mmcblk0p12"
+
+/*****   data   ****/
+#define HPCGEN2_USER_AREA_DATA_START_ADDRESS  0x147C00000u
+#define HPCGEN2_USER_AREA_DATA_END_ADDRESS    0x247C00000u
+#define HPCGEN2_USER_AREA_DATA_SIZE          4294967297u
+#define HPCGEN2_USER_AREA_DATA_PARTITION "/dev/mmcblk0p13"
+
+/*****   log   ****/
+#define HPCGEN2_USER_AREA_LOG_START_ADDRESS  0x247C00000u
+#define HPCGEN2_USER_AREA_LOG_END_ADDRESS    0x307C00000u
+#define HPCGEN2_USER_AREA_LOG_SIZE          3221225473u
+#define HPCGEN2_USER_AREA_LOG_PARTITION "/dev/mmcblk0p14"
+
+/*****   updatePartition   ****/
+#define HPCGEN2_USER_AREA_UPDATEPARTITION_START_ADDRESS  0x307C00000u
+#define HPCGEN2_USER_AREA_UPDATEPARTITION_END_ADDRESS    0x587C00000u
+#define HPCGEN2_USER_AREA_UPDATEPARTITION_SIZE          10737418241u
+#define HPCGEN2_USER_AREA_UPDATEPARTITION_PARTITION "/dev/mmcblk0p15"
+
+/*****   vde   ****/
+#define HPCGEN2_USER_AREA_VDE_START_ADDRESS  0x587C00000u
+#define HPCGEN2_USER_AREA_VDE_END_ADDRESS    0x747000000u
+#define HPCGEN2_USER_AREA_VDE_SIZE          7503609857u
+#define HPCGEN2_USER_AREA_VDE_PARTITION "/dev/mmcblk0p16"
+
+/*****   GPT_secondary_header   ****/
+#define HPCGEN2_USER_AREA_GPT_SECONDARY_HEADER_START_ADDRESS  0x747FF6000u
+#define HPCGEN2_USER_AREA_GPT_SECONDARY_HEADER_END_ADDRESS    0x748000000u
+#define HPCGEN2_USER_AREA_GPT_SECONDARY_HEADER_SIZE          40961u
+
+
+#endif // EMMC_LAYOUT_ADDRESS_H
diff --git a/include/configs/NOR_address.h b/include/configs/NOR_address.h
new file mode 100644
index 00000000..cc4deb04
--- /dev/null
+++ b/include/configs/NOR_address.h
@@ -0,0 +1,391 @@
+/**
+ * \file NOR_address.h
+ *
+ * \brief NOR layout addresses definition
+ *
+ * This file contains the implementation of the NOR addresses 
+ * 
+ * \author Continental Automotive , Toulouse 
+ * 
+ * Copyright 2022 - 2022 Continental 
+ * All rights exclusively reserved for Continental, 
+ * unless expressly agreed to otherwise. 
+ */ 
+
+
+// Attention!
+// This file is generated!
+// For changes, do not modify this file but the layout associated
+// Layout version 1.7
+
+
+#ifndef NOR_LAYOUT_ADDRESS_H
+#define NOR_LAYOUT_ADDRESS_H
+
+/*****   IVT   ****/
+#define HPCGEN2_IVT_START_ADDRESS  0x00000000u
+#define HPCGEN2_IVT_END_ADDRESS    0x000001FFu
+#define HPCGEN2_IVT_SIZE          512u
+
+/*****   QSPI   ****/
+#define HPCGEN2_QSPI_START_ADDRESS  0x00000200u
+#define HPCGEN2_QSPI_END_ADDRESS    0x000003FFu
+#define HPCGEN2_QSPI_SIZE          512u
+
+/*****   DCD   ****/
+#define HPCGEN2_DCD_START_ADDRESS  0x00010000u
+#define HPCGEN2_DCD_END_ADDRESS    0x0001FFFFu
+#define HPCGEN2_DCD_SIZE          65536u
+
+/*****   DCDbackup   ****/
+#define HPCGEN2_DCDBACKUP_START_ADDRESS  0x00020000u
+#define HPCGEN2_DCDBACKUP_END_ADDRESS    0x0002FFFFu
+#define HPCGEN2_DCDBACKUP_SIZE          65536u
+
+/*****   DCDBIST   ****/
+#define HPCGEN2_DCDBIST_START_ADDRESS  0x00030000u
+#define HPCGEN2_DCDBIST_END_ADDRESS    0x0003FFFFu
+#define HPCGEN2_DCDBIST_SIZE          65536u
+
+/*****   DCDBISTbackup   ****/
+#define HPCGEN2_DCDBISTBACKUP_START_ADDRESS  0x00040000u
+#define HPCGEN2_DCDBISTBACKUP_END_ADDRESS    0x0004FFFFu
+#define HPCGEN2_DCDBISTBACKUP_SIZE          65536u
+
+/*****   IPL   ****/
+#define HPCGEN2_IPL_START_ADDRESS  0x00050000u
+#define HPCGEN2_IPL_END_ADDRESS    0x000CFFFFu
+#define HPCGEN2_IPL_SIZE          524288u
+
+/*****   IPLbackup   ****/
+#define HPCGEN2_IPLBACKUP_START_ADDRESS  0x000D0000u
+#define HPCGEN2_IPLBACKUP_END_ADDRESS    0x0014FFFFu
+#define HPCGEN2_IPLBACKUP_SIZE          524288u
+
+/*****   HSEFW   ****/
+#define HPCGEN2_HSEFW_START_ADDRESS  0x00150000u
+#define HPCGEN2_HSEFW_END_ADDRESS    0x001CFFFFu
+#define HPCGEN2_HSEFW_SIZE          524288u
+
+/*****   HSEFWbackup   ****/
+#define HPCGEN2_HSEFWBACKUP_START_ADDRESS  0x001D0000u
+#define HPCGEN2_HSEFWBACKUP_END_ADDRESS    0x0024FFFFu
+#define HPCGEN2_HSEFWBACKUP_SIZE          524288u
+
+/*****   HSESYS_image   ****/
+#define HPCGEN2_HSESYS_IMAGE_START_ADDRESS  0x00250000u
+#define HPCGEN2_HSESYS_IMAGE_END_ADDRESS    0x0025FFFFu
+#define HPCGEN2_HSESYS_IMAGE_SIZE          65536u
+
+/*****   HSESYS_imagebackup   ****/
+#define HPCGEN2_HSESYS_IMAGEBACKUP_START_ADDRESS  0x00260000u
+#define HPCGEN2_HSESYS_IMAGEBACKUP_END_ADDRESS    0x0026FFFFu
+#define HPCGEN2_HSESYS_IMAGEBACKUP_SIZE          65536u
+
+/*****   LLCE   ****/
+#define HPCGEN2_LLCE_A_START_ADDRESS  0x003C0000u
+#define HPCGEN2_LLCE_A_END_ADDRESS    0x0043FFFFu
+#define HPCGEN2_LLCE_A_SIZE          524288u
+
+/*****   PFE   ****/
+#define HPCGEN2_PFE_A_START_ADDRESS  0x00440000u
+#define HPCGEN2_PFE_A_END_ADDRESS    0x0047FFFFu
+#define HPCGEN2_PFE_A_SIZE          262144u
+
+/*****   MethaImage   ****/
+#define HPCGEN2_METHAIMAGE_A_START_ADDRESS  0x00480000u
+#define HPCGEN2_METHAIMAGE_A_END_ADDRESS    0x00F7FFFFu
+#define HPCGEN2_METHAIMAGE_A_SIZE          11534336u
+
+/*****   BL2   ****/
+#define HPCGEN2_BL2_A_START_ADDRESS  0x00F80000u
+#define HPCGEN2_BL2_A_END_ADDRESS    0x0107FFFFu
+#define HPCGEN2_BL2_A_SIZE          1048576u
+
+/*****   LLCE   ****/
+#define HPCGEN2_LLCE_B_START_ADDRESS  0x013C0000u
+#define HPCGEN2_LLCE_B_END_ADDRESS    0x0143FFFFu
+#define HPCGEN2_LLCE_B_SIZE          524288u
+
+/*****   PFE   ****/
+#define HPCGEN2_PFE_B_START_ADDRESS  0x01440000u
+#define HPCGEN2_PFE_B_END_ADDRESS    0x0147FFFFu
+#define HPCGEN2_PFE_B_SIZE          262144u
+
+/*****   MethaImage   ****/
+#define HPCGEN2_METHAIMAGE_B_START_ADDRESS  0x01480000u
+#define HPCGEN2_METHAIMAGE_B_END_ADDRESS    0x01F7FFFFu
+#define HPCGEN2_METHAIMAGE_B_SIZE          11534336u
+
+/*****   BL2   ****/
+#define HPCGEN2_BL2_B_START_ADDRESS  0x01F80000u
+#define HPCGEN2_BL2_B_END_ADDRESS    0x0207FFFFu
+#define HPCGEN2_BL2_B_SIZE          1048576u
+
+/*****   NvMData   ****/
+#define HPCGEN2_NVMDATA_START_ADDRESS  0x02300000u
+#define HPCGEN2_NVMDATA_END_ADDRESS    0x023FFFFFu
+#define HPCGEN2_NVMDATA_SIZE          1048576u
+
+/*****   NvMData_operationaldatablockMetha   ****/
+#define HPCGEN2_NVMDATA_OPERATIONALDATABLOCKMETHA_START_ADDRESS  0x02300000u
+#define HPCGEN2_NVMDATA_OPERATIONALDATABLOCKMETHA_END_ADDRESS    0x0237FFFFu
+#define HPCGEN2_NVMDATA_OPERATIONALDATABLOCKMETHA_SIZE          524288u
+
+/*****   NvMData_backupdatablockforfallbackMetha_usedbyDecaonly   ****/
+#define HPCGEN2_NVMDATA_BACKUPDATABLOCKFORFALLBACKMETHA_USEDBYDECAONLY_START_ADDRESS  0x02380000u
+#define HPCGEN2_NVMDATA_BACKUPDATABLOCKFORFALLBACKMETHA_USEDBYDECAONLY_END_ADDRESS    0x023FFFFFu
+#define HPCGEN2_NVMDATA_BACKUPDATABLOCKFORFALLBACKMETHA_USEDBYDECAONLY_SIZE          524288u
+
+/*****   GlobalSystemControl_active   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_START_ADDRESS  0x02400000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_END_ADDRESS    0x0240FFFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_SIZE          65536u
+
+/*****   GlobalSystemControl_active_State   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_STATE_START_ADDRESS  0x02400000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_STATE_END_ADDRESS    0x02400FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_STATE_SIZE          4096u
+
+/*****   GlobalSystemControl_active_Virginmode_F100   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_VIRGINMODE_F100_START_ADDRESS  0x02401000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_VIRGINMODE_F100_END_ADDRESS    0x02401FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_VIRGINMODE_F100_SIZE          4096u
+
+/*****   GlobalSystemControl_active_Unlockmode_F200   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNLOCKMODE_F200_START_ADDRESS  0x02402000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNLOCKMODE_F200_END_ADDRESS    0x02402FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNLOCKMODE_F200_SIZE          4096u
+
+/*****   GlobalSystemControl_active_CheckSum   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_CHECKSUM_START_ADDRESS  0x02403000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_CHECKSUM_END_ADDRESS    0x02403FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_CHECKSUM_SIZE          4096u
+
+/*****   GlobalSystemControl_active_Unusedinthisblock   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNUSEDINTHISBLOCK_START_ADDRESS  0x02404000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNUSEDINTHISBLOCK_END_ADDRESS    0x0240FFFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_ACTIVE_UNUSEDINTHISBLOCK_SIZE          49152u
+
+/*****   GlobalSystemControl_backup   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_START_ADDRESS  0x02410000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_END_ADDRESS    0x0241FFFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_SIZE          65536u
+
+/*****   GlobalSystemControl_backup_State   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_STATE_START_ADDRESS  0x02410000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_STATE_END_ADDRESS    0x02410FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_STATE_SIZE          4096u
+
+/*****   GlobalSystemControl_backup_Virginmode_F100   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_VIRGINMODE_F100_START_ADDRESS  0x02411000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_VIRGINMODE_F100_END_ADDRESS    0x02411FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_VIRGINMODE_F100_SIZE          4096u
+
+/*****   GlobalSystemControl_backup_Unlockmode_F200   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNLOCKMODE_F200_START_ADDRESS  0x02412000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNLOCKMODE_F200_END_ADDRESS    0x02412FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNLOCKMODE_F200_SIZE          4096u
+
+/*****   GlobalSystemControl_backup_CheckSum   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_CHECKSUM_START_ADDRESS  0x02413000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_CHECKSUM_END_ADDRESS    0x02413FFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_CHECKSUM_SIZE          4096u
+
+/*****   GlobalSystemControl_backup_Unusedinthisblock   ****/
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNUSEDINTHISBLOCK_START_ADDRESS  0x02414000u
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNUSEDINTHISBLOCK_END_ADDRESS    0x0241FFFFu
+#define HPCGEN2_GLOBALSYSTEMCONTROL_BACKUP_UNUSEDINTHISBLOCK_SIZE          49152u
+
+/*****   ManufacturingDataBlock   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_START_ADDRESS  0x02420000u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_END_ADDRESS    0x0242FFFFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_SIZE          65536u
+
+/*****   ManufacturingDataBlock_ContiPCBSerialNumber   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_CONTIPCBSERIALNUMBER_START_ADDRESS  0x02420000u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_CONTIPCBSERIALNUMBER_END_ADDRESS    0x024201FFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_CONTIPCBSERIALNUMBER_SIZE          512u
+
+/*****   ManufacturingDataBlock_DID_F18A   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18A_START_ADDRESS  0x02420200u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18A_END_ADDRESS    0x024203FFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18A_SIZE          512u
+
+/*****   ManufacturingDataBlock_DID_F18B   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18B_START_ADDRESS  0x02420400u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18B_END_ADDRESS    0x024205FFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18B_SIZE          512u
+
+/*****   ManufacturingDataBlock_DID_F18C   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18C_START_ADDRESS  0x02420600u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18C_END_ADDRESS    0x024207FFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18C_SIZE          512u
+
+/*****   ManufacturingDataBlock_DID_F18E   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18E_START_ADDRESS  0x02420800u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18E_END_ADDRESS    0x024209FFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F18E_SIZE          512u
+
+/*****   ManufacturingDataBlock_DID_F193   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F193_START_ADDRESS  0x02420A00u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F193_END_ADDRESS    0x02420BFFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_DID_F193_SIZE          512u
+
+/*****   ManufacturingDataBlock_Unusedinthisblock   ****/
+#define HPCGEN2_MANUFACTURINGDATABLOCK_UNUSEDINTHISBLOCK_START_ADDRESS  0x02420C00u
+#define HPCGEN2_MANUFACTURINGDATABLOCK_UNUSEDINTHISBLOCK_END_ADDRESS    0x0242FFFFu
+#define HPCGEN2_MANUFACTURINGDATABLOCK_UNUSEDINTHISBLOCK_SIZE          62464u
+
+/*****   DA4C_DataAreaForControl   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_START_ADDRESS  0x02430000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_END_ADDRESS    0x0243FFFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_SIZE          65536u
+
+/*****   DA4C_DataAreaForControl_State   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_STATE_START_ADDRESS  0x02430000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_STATE_END_ADDRESS    0x02430FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_STATE_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_Checkum   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CHECKUM_START_ADDRESS  0x02431000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CHECKUM_END_ADDRESS    0x02431FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CHECKUM_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_BootMode   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTMODE_START_ADDRESS  0x02432000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTMODE_END_ADDRESS    0x02432FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTMODE_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_BootParameter   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTPARAMETER_START_ADDRESS  0x02433000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTPARAMETER_END_ADDRESS    0x02433FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BOOTPARAMETER_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_BankInfo   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BANKINFO_START_ADDRESS  0x02434000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BANKINFO_END_ADDRESS    0x02434FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_BANKINFO_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_ResetCounter   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESETCOUNTER_START_ADDRESS  0x02435000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESETCOUNTER_END_ADDRESS    0x02435FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESETCOUNTER_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_DryRunFlag   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_DRYRUNFLAG_START_ADDRESS  0x02436000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_DRYRUNFLAG_END_ADDRESS    0x02436FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_DRYRUNFLAG_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_Prevbankinfo   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_PREVBANKINFO_START_ADDRESS  0x02437000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_PREVBANKINFO_END_ADDRESS    0x02437FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_PREVBANKINFO_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_SyncFlagID   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_SYNCFLAGID_START_ADDRESS  0x02438000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_SYNCFLAGID_END_ADDRESS    0x02438FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_SYNCFLAGID_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_ReserveforBootInfo   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESERVEFORBOOTINFO_START_ADDRESS  0x02439000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESERVEFORBOOTINFO_END_ADDRESS    0x02439FFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_RESERVEFORBOOTINFO_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_CMACforBootInfo   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CMACFORBOOTINFO_START_ADDRESS  0x0243A000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CMACFORBOOTINFO_END_ADDRESS    0x0243AFFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_CMACFORBOOTINFO_SIZE          4096u
+
+/*****   DA4C_DataAreaForControl_Unusedinthisblock   ****/
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_UNUSEDINTHISBLOCK_START_ADDRESS  0x0243B000u
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_UNUSEDINTHISBLOCK_END_ADDRESS    0x0243FFFFu
+#define HPCGEN2_DA4C_DATAAREAFORCONTROL_UNUSEDINTHISBLOCK_SIZE          20480u
+
+/*****   DAC4C_mirror   ****/
+#define HPCGEN2_DAC4C_MIRROR_START_ADDRESS  0x02440000u
+#define HPCGEN2_DAC4C_MIRROR_END_ADDRESS    0x0244FFFFu
+#define HPCGEN2_DAC4C_MIRROR_SIZE          65536u
+
+/*****   DAC4C_mirror_State   ****/
+#define HPCGEN2_DAC4C_MIRROR_STATE_START_ADDRESS  0x02440000u
+#define HPCGEN2_DAC4C_MIRROR_STATE_END_ADDRESS    0x02440FFFu
+#define HPCGEN2_DAC4C_MIRROR_STATE_SIZE          4096u
+
+/*****   DAC4C_mirror_Checkum   ****/
+#define HPCGEN2_DAC4C_MIRROR_CHECKUM_START_ADDRESS  0x02441000u
+#define HPCGEN2_DAC4C_MIRROR_CHECKUM_END_ADDRESS    0x02441FFFu
+#define HPCGEN2_DAC4C_MIRROR_CHECKUM_SIZE          4096u
+
+/*****   DAC4C_mirror_BootMode   ****/
+#define HPCGEN2_DAC4C_MIRROR_BOOTMODE_START_ADDRESS  0x02442000u
+#define HPCGEN2_DAC4C_MIRROR_BOOTMODE_END_ADDRESS    0x02442FFFu
+#define HPCGEN2_DAC4C_MIRROR_BOOTMODE_SIZE          4096u
+
+/*****   DAC4C_mirror_BootParameter   ****/
+#define HPCGEN2_DAC4C_MIRROR_BOOTPARAMETER_START_ADDRESS  0x02443000u
+#define HPCGEN2_DAC4C_MIRROR_BOOTPARAMETER_END_ADDRESS    0x02443FFFu
+#define HPCGEN2_DAC4C_MIRROR_BOOTPARAMETER_SIZE          4096u
+
+/*****   DAC4C_mirror_BankInfo   ****/
+#define HPCGEN2_DAC4C_MIRROR_BANKINFO_START_ADDRESS  0x02444000u
+#define HPCGEN2_DAC4C_MIRROR_BANKINFO_END_ADDRESS    0x02444FFFu
+#define HPCGEN2_DAC4C_MIRROR_BANKINFO_SIZE          4096u
+
+/*****   DAC4C_mirror_ResetCounter   ****/
+#define HPCGEN2_DAC4C_MIRROR_RESETCOUNTER_START_ADDRESS  0x02445000u
+#define HPCGEN2_DAC4C_MIRROR_RESETCOUNTER_END_ADDRESS    0x02445FFFu
+#define HPCGEN2_DAC4C_MIRROR_RESETCOUNTER_SIZE          4096u
+
+/*****   DAC4C_mirror_DryRunFlag   ****/
+#define HPCGEN2_DAC4C_MIRROR_DRYRUNFLAG_START_ADDRESS  0x02446000u
+#define HPCGEN2_DAC4C_MIRROR_DRYRUNFLAG_END_ADDRESS    0x02446FFFu
+#define HPCGEN2_DAC4C_MIRROR_DRYRUNFLAG_SIZE          4096u
+
+/*****   DAC4C_mirror_Prevbankinfo   ****/
+#define HPCGEN2_DAC4C_MIRROR_PREVBANKINFO_START_ADDRESS  0x02447000u
+#define HPCGEN2_DAC4C_MIRROR_PREVBANKINFO_END_ADDRESS    0x02447FFFu
+#define HPCGEN2_DAC4C_MIRROR_PREVBANKINFO_SIZE          4096u
+
+/*****   DAC4C_mirror_SyncFlagID   ****/
+#define HPCGEN2_DAC4C_MIRROR_SYNCFLAGID_START_ADDRESS  0x02448000u
+#define HPCGEN2_DAC4C_MIRROR_SYNCFLAGID_END_ADDRESS    0x02448FFFu
+#define HPCGEN2_DAC4C_MIRROR_SYNCFLAGID_SIZE          4096u
+
+/*****   DAC4C_mirror_ReserveforBootInfo   ****/
+#define HPCGEN2_DAC4C_MIRROR_RESERVEFORBOOTINFO_START_ADDRESS  0x02449000u
+#define HPCGEN2_DAC4C_MIRROR_RESERVEFORBOOTINFO_END_ADDRESS    0x02449FFFu
+#define HPCGEN2_DAC4C_MIRROR_RESERVEFORBOOTINFO_SIZE          4096u
+
+/*****   DAC4C_mirror_CMACforBootInfo   ****/
+#define HPCGEN2_DAC4C_MIRROR_CMACFORBOOTINFO_START_ADDRESS  0x0244A000u
+#define HPCGEN2_DAC4C_MIRROR_CMACFORBOOTINFO_END_ADDRESS    0x0244AFFFu
+#define HPCGEN2_DAC4C_MIRROR_CMACFORBOOTINFO_SIZE          4096u
+
+/*****   DAC4C_mirror_Unusedinthisblock   ****/
+#define HPCGEN2_DAC4C_MIRROR_UNUSEDINTHISBLOCK_START_ADDRESS  0x0244B000u
+#define HPCGEN2_DAC4C_MIRROR_UNUSEDINTHISBLOCK_END_ADDRESS    0x0244FFFFu
+#define HPCGEN2_DAC4C_MIRROR_UNUSEDINTHISBLOCK_SIZE          20480u
+
+/*****   VCP_carconfig   ****/
+#define HPCGEN2_VCP_CARCONFIG_START_ADDRESS  0x02450000u
+#define HPCGEN2_VCP_CARCONFIG_END_ADDRESS    0x0245FFFFu
+#define HPCGEN2_VCP_CARCONFIG_SIZE          65536u
+
+/*****   VCP_carconfig_Vehicleconfigdata   ****/
+#define HPCGEN2_VCP_CARCONFIG_VEHICLECONFIGDATA_START_ADDRESS  0x02450000u
+#define HPCGEN2_VCP_CARCONFIG_VEHICLECONFIGDATA_END_ADDRESS    0x0245FFFFu
+#define HPCGEN2_VCP_CARCONFIG_VEHICLECONFIGDATA_SIZE          65536u
+
+/*****   eTSW   ****/
+#define HPCGEN2_ETSW_START_ADDRESS  0x02460000u
+#define HPCGEN2_ETSW_END_ADDRESS    0x025DFFFFu
+#define HPCGEN2_ETSW_SIZE          1572864u
+
+/*****   eTSW_image   ****/
+#define HPCGEN2_ETSW_IMAGE_START_ADDRESS  0x02460000u
+#define HPCGEN2_ETSW_IMAGE_END_ADDRESS    0x025DFFFFu
+#define HPCGEN2_ETSW_IMAGE_SIZE          1572864u
+
+
+#endif // NOR_LAYOUT_ADDRESS_H
diff --git a/include/configs/SRAM_address.h b/include/configs/SRAM_address.h
new file mode 100644
index 00000000..d560f107
--- /dev/null
+++ b/include/configs/SRAM_address.h
@@ -0,0 +1,321 @@
+/**
+ * \file SRAM_address.h
+ *
+ * \brief SRAM layout addresses definition
+ *
+ * This file contains the implementation of the SRAM addresses 
+ * 
+ * \author Continental Automotive , Toulouse 
+ * 
+ * Copyright 2022 - 2022 Continental 
+ * All rights exclusively reserved for Continental, 
+ * unless expressly agreed to otherwise. 
+ */ 
+
+
+// Attention!
+// This file is generated!
+// For changes, do not modify this file but the layout associated
+// Layout version 1.21
+
+
+#ifndef SRAM_LAYOUT_ADDRESS_H
+#define SRAM_LAYOUT_ADDRESS_H
+
+/*****   bootloader   ****/
+#define HPCGEN2_SRAM_BOOTLOADER_START_ADDRESS  0x34001000u
+#define HPCGEN2_SRAM_BOOTLOADER_END_ADDRESS    0x3404FBFFu
+#define HPCGEN2_SRAM_BOOTLOADER_SIZE          322560u
+
+/*****   EXCHANGE_AREA_IPL   ****/
+#define HPCGEN2_SRAM_EXCHANGE_AREA_IPL_START_ADDRESS  0x3404F000u
+#define HPCGEN2_SRAM_EXCHANGE_AREA_IPL_END_ADDRESS    0x3404FFFFu
+#define HPCGEN2_SRAM_EXCHANGE_AREA_IPL_SIZE          4096u
+
+/*****   BootMenuValue   ****/
+#define HPCGEN2_SRAM_BOOTMENUVALUE_START_ADDRESS  0x3404FFFCu
+#define HPCGEN2_SRAM_BOOTMENUVALUE_END_ADDRESS    0x3404FFFFu
+#define HPCGEN2_SRAM_BOOTMENUVALUE_SIZE          4u
+
+/*****   LLCE_SYNC_AREA   ****/
+#define HPCGEN2_SRAM_LLCE_SYNC_AREA_START_ADDRESS  0x3404FFEAu
+#define HPCGEN2_SRAM_LLCE_SYNC_AREA_END_ADDRESS    0x3404FFEDu
+#define HPCGEN2_SRAM_LLCE_SYNC_AREA_SIZE          4u
+
+/*****   BOOT_MODE_FLAG   ****/
+#define HPCGEN2_SRAM_BOOT_MODE_FLAG_START_ADDRESS  0x3404FFE0u
+#define HPCGEN2_SRAM_BOOT_MODE_FLAG_END_ADDRESS    0x3404FFE3u
+#define HPCGEN2_SRAM_BOOT_MODE_FLAG_SIZE          4u
+
+/*****   Reserved1   ****/
+#define HPCGEN2_SRAM_RESERVED1_START_ADDRESS  0x3404FFDCu
+#define HPCGEN2_SRAM_RESERVED1_END_ADDRESS    0x3404FFDFu
+#define HPCGEN2_SRAM_RESERVED1_SIZE          4u
+
+/*****   WISR_SNAP   ****/
+#define HPCGEN2_SRAM_WISR_SNAP_START_ADDRESS  0x3404FFD8u
+#define HPCGEN2_SRAM_WISR_SNAP_END_ADDRESS    0x3404FFDBu
+#define HPCGEN2_SRAM_WISR_SNAP_SIZE          4u
+
+/*****   DES_SNAP   ****/
+#define HPCGEN2_SRAM_DES_SNAP_START_ADDRESS  0x3404FFD4u
+#define HPCGEN2_SRAM_DES_SNAP_END_ADDRESS    0x3404FFD7u
+#define HPCGEN2_SRAM_DES_SNAP_SIZE          4u
+
+/*****   FES_SNAP   ****/
+#define HPCGEN2_SRAM_FES_SNAP_START_ADDRESS  0x3404FFD0u
+#define HPCGEN2_SRAM_FES_SNAP_END_ADDRESS    0x3404FFD3u
+#define HPCGEN2_SRAM_FES_SNAP_SIZE          4u
+
+/*****   MODE_STATS_SNAP   ****/
+#define HPCGEN2_SRAM_MODE_STATS_SNAP_START_ADDRESS  0x3404FFCCu
+#define HPCGEN2_SRAM_MODE_STATS_SNAP_END_ADDRESS    0x3404FFCFu
+#define HPCGEN2_SRAM_MODE_STATS_SNAP_SIZE          4u
+
+/*****   IPL_Version   ****/
+#define HPCGEN2_SRAM_IPL_VERSION_START_ADDRESS  0x3404FFACu
+#define HPCGEN2_SRAM_IPL_VERSION_END_ADDRESS    0x3404FFCBu
+#define HPCGEN2_SRAM_IPL_VERSION_SIZE          32u
+
+/*****   HSE_Version   ****/
+#define HPCGEN2_SRAM_HSE_VERSION_START_ADDRESS  0x3404FF8Cu
+#define HPCGEN2_SRAM_HSE_VERSION_END_ADDRESS    0x3404FFABu
+#define HPCGEN2_SRAM_HSE_VERSION_SIZE          32u
+
+/*****   IPL_MselResult   ****/
+#define HPCGEN2_SRAM_IPL_MSELRESULT_START_ADDRESS  0x3404FF88u
+#define HPCGEN2_SRAM_IPL_MSELRESULT_END_ADDRESS    0x3404FF8Bu
+#define HPCGEN2_SRAM_IPL_MSELRESULT_SIZE          4u
+
+/*****   IPL_MselResultReverse   ****/
+#define HPCGEN2_SRAM_IPL_MSELRESULTREVERSE_START_ADDRESS  0x3404FF84u
+#define HPCGEN2_SRAM_IPL_MSELRESULTREVERSE_END_ADDRESS    0x3404FF87u
+#define HPCGEN2_SRAM_IPL_MSELRESULTREVERSE_SIZE          4u
+
+/*****   RESET   ****/
+#define HPCGEN2_SRAM_RESET_START_ADDRESS  0x34050000u
+#define HPCGEN2_SRAM_RESET_END_ADDRESS    0x34050FFFu
+#define HPCGEN2_SRAM_RESET_SIZE          4096u
+
+/*****   ROM   ****/
+#define HPCGEN2_SRAM_ROM_START_ADDRESS  0x34051000u
+#define HPCGEN2_SRAM_ROM_END_ADDRESS    0x346FFFFFu
+#define HPCGEN2_SRAM_ROM_SIZE          7008256u
+
+/*****   calibration_all   ****/
+#define HPCGEN2_SRAM_CALIBRATION_ALL_START_ADDRESS  0x34700000u
+#define HPCGEN2_SRAM_CALIBRATION_ALL_END_ADDRESS    0x347FFBFFu
+#define HPCGEN2_SRAM_CALIBRATION_ALL_SIZE          1047552u
+
+/*****   CALIB_QM   ****/
+#define HPCGEN2_SRAM_CALIB_QM_START_ADDRESS  0x34600000u
+#define HPCGEN2_SRAM_CALIB_QM_END_ADDRESS    0x3463FFFFu
+#define HPCGEN2_SRAM_CALIB_QM_SIZE          262144u
+
+/*****   CALIB_ASILA   ****/
+#define HPCGEN2_SRAM_CALIB_ASILA_START_ADDRESS  0x34640000u
+#define HPCGEN2_SRAM_CALIB_ASILA_END_ADDRESS    0x3467FFFFu
+#define HPCGEN2_SRAM_CALIB_ASILA_SIZE          262144u
+
+/*****   CALIB_ASILB   ****/
+#define HPCGEN2_SRAM_CALIB_ASILB_START_ADDRESS  0x34680000u
+#define HPCGEN2_SRAM_CALIB_ASILB_END_ADDRESS    0x346BFFFFu
+#define HPCGEN2_SRAM_CALIB_ASILB_SIZE          262144u
+
+/*****   CALIB_ASILC   ****/
+#define HPCGEN2_SRAM_CALIB_ASILC_START_ADDRESS  0x346C0000u
+#define HPCGEN2_SRAM_CALIB_ASILC_END_ADDRESS    0x346FFFFFu
+#define HPCGEN2_SRAM_CALIB_ASILC_SIZE          262144u
+
+/*****   version_info_area   ****/
+#define HPCGEN2_SRAM_VERSION_INFO_AREA_START_ADDRESS  0x347FFC00u
+#define HPCGEN2_SRAM_VERSION_INFO_AREA_END_ADDRESS    0x347FFFFFu
+#define HPCGEN2_SRAM_VERSION_INFO_AREA_SIZE          1024u
+
+/*****   Sharable_RAM   ****/
+#define HPCGEN2_SRAM_SHARABLE_RAM_START_ADDRESS  0x34800000u
+#define HPCGEN2_SRAM_SHARABLE_RAM_END_ADDRESS    0x349FFFFFu
+#define HPCGEN2_SRAM_SHARABLE_RAM_SIZE          2097152u
+
+/*****   MK_RAM0   ****/
+#define HPCGEN2_SRAM_MK_RAM0_START_ADDRESS  0x34A00000u
+#define HPCGEN2_SRAM_MK_RAM0_END_ADDRESS    0x34A3FFFFu
+#define HPCGEN2_SRAM_MK_RAM0_SIZE          262144u
+
+/*****   MK_RAM1   ****/
+#define HPCGEN2_SRAM_MK_RAM1_START_ADDRESS  0x34A40000u
+#define HPCGEN2_SRAM_MK_RAM1_END_ADDRESS    0x34A7FFFFu
+#define HPCGEN2_SRAM_MK_RAM1_SIZE          262144u
+
+/*****   MK_RAM2   ****/
+#define HPCGEN2_SRAM_MK_RAM2_START_ADDRESS  0x34A80000u
+#define HPCGEN2_SRAM_MK_RAM2_END_ADDRESS    0x34ABFFFFu
+#define HPCGEN2_SRAM_MK_RAM2_SIZE          262144u
+
+/*****   MK_RAM3   ****/
+#define HPCGEN2_SRAM_MK_RAM3_START_ADDRESS  0x34AC0000u
+#define HPCGEN2_SRAM_MK_RAM3_END_ADDRESS    0x34AFFFFFu
+#define HPCGEN2_SRAM_MK_RAM3_SIZE          262144u
+
+/*****   RAM0   ****/
+#define HPCGEN2_SRAM_RAM0_START_ADDRESS  0x34B00000u
+#define HPCGEN2_SRAM_RAM0_END_ADDRESS    0x34B7FFFFu
+#define HPCGEN2_SRAM_RAM0_SIZE          524288u
+
+/*****   RAM1   ****/
+#define HPCGEN2_SRAM_RAM1_START_ADDRESS  0x34B80000u
+#define HPCGEN2_SRAM_RAM1_END_ADDRESS    0x34BBFFFFu
+#define HPCGEN2_SRAM_RAM1_SIZE          262144u
+
+/*****   RAM2   ****/
+#define HPCGEN2_SRAM_RAM2_START_ADDRESS  0x34BC0000u
+#define HPCGEN2_SRAM_RAM2_END_ADDRESS    0x34BFFFFFu
+#define HPCGEN2_SRAM_RAM2_SIZE          262144u
+
+/*****   Sharable_RAM_asil   ****/
+#define HPCGEN2_SRAM_SHARABLE_RAM_ASIL_START_ADDRESS  0x34C00000u
+#define HPCGEN2_SRAM_SHARABLE_RAM_ASIL_END_ADDRESS    0x34DFFFFFu
+#define HPCGEN2_SRAM_SHARABLE_RAM_ASIL_SIZE          2097152u
+
+/*****   ipcf_shm_penta_to_metha0_ota_data   ****/
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_OTA_DATA_START_ADDRESS  0x34E00000u
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_OTA_DATA_END_ADDRESS    0x34E1FFFFu
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_OTA_DATA_SIZE          131072u
+
+/*****   ipcf_shm_penta_to_metha0   ****/
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_START_ADDRESS  0x34E20000u
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_END_ADDRESS    0x34E2FFFFu
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA0_SIZE          65536u
+
+/*****   ipcf_shm_metha0_to_penta   ****/
+#define HPCGEN2_SRAM_IPCF_SHM_METHA0_TO_PENTA_START_ADDRESS  0x34E30000u
+#define HPCGEN2_SRAM_IPCF_SHM_METHA0_TO_PENTA_END_ADDRESS    0x34E3FFFFu
+#define HPCGEN2_SRAM_IPCF_SHM_METHA0_TO_PENTA_SIZE          65536u
+
+/*****   no_cachable_pfe_bmu   ****/
+#define HPCGEN2_SRAM_NO_CACHABLE_PFE_BMU_START_ADDRESS  0x34E40000u
+#define HPCGEN2_SRAM_NO_CACHABLE_PFE_BMU_END_ADDRESS    0x34E7FFFFu
+#define HPCGEN2_SRAM_NO_CACHABLE_PFE_BMU_SIZE          262144u
+
+/*****   ipcf_shm_penta_to_metha3   ****/
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA3_START_ADDRESS  0x34E80000u
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA3_END_ADDRESS    0x34E8FFFFu
+#define HPCGEN2_SRAM_IPCF_SHM_PENTA_TO_METHA3_SIZE          65536u
+
+/*****   ipcf_shm_metha3_to_penta   ****/
+#define HPCGEN2_SRAM_IPCF_SHM_METHA3_TO_PENTA_START_ADDRESS  0x34E90000u
+#define HPCGEN2_SRAM_IPCF_SHM_METHA3_TO_PENTA_END_ADDRESS    0x34E9FFFFu
+#define HPCGEN2_SRAM_IPCF_SHM_METHA3_TO_PENTA_SIZE          65536u
+
+/*****   eol_information_area   ****/
+#define HPCGEN2_SRAM_EOL_INFORMATION_AREA_START_ADDRESS  0x34EA0000u
+#define HPCGEN2_SRAM_EOL_INFORMATION_AREA_END_ADDRESS    0x34EA3FFFu
+#define HPCGEN2_SRAM_EOL_INFORMATION_AREA_SIZE          16384u
+
+/*****   IPL_LOG   ****/
+#define HPCGEN2_SRAM_IPL_LOG_START_ADDRESS  0x34EA4000u
+#define HPCGEN2_SRAM_IPL_LOG_END_ADDRESS    0x34EA5FFFu
+#define HPCGEN2_SRAM_IPL_LOG_SIZE          8192u
+
+/*****   BL2_LOG   ****/
+#define HPCGEN2_SRAM_BL2_LOG_START_ADDRESS  0x34EA6000u
+#define HPCGEN2_SRAM_BL2_LOG_END_ADDRESS    0x34EA8FFFu
+#define HPCGEN2_SRAM_BL2_LOG_SIZE          12288u
+
+/*****   U_BOOT_LOG   ****/
+#define HPCGEN2_SRAM_U_BOOT_LOG_START_ADDRESS  0x34EA9000u
+#define HPCGEN2_SRAM_U_BOOT_LOG_END_ADDRESS    0x34EABFFFu
+#define HPCGEN2_SRAM_U_BOOT_LOG_SIZE          12288u
+
+/*****   CarConfig   ****/
+#define HPCGEN2_SRAM_CARCONFIG_START_ADDRESS  0x34EAC000u
+#define HPCGEN2_SRAM_CARCONFIG_END_ADDRESS    0x34EBBFFFu
+#define HPCGEN2_SRAM_CARCONFIG_SIZE          65536u
+
+/*****   BL2_header   ****/
+#define HPCGEN2_SRAM_BL2_HEADER_START_ADDRESS  0x34EC8F00u
+#define HPCGEN2_SRAM_BL2_HEADER_END_ADDRESS    0x34ECFFFFu
+#define HPCGEN2_SRAM_BL2_HEADER_SIZE          28928u
+
+/*****   uboot_sram   ****/
+#define HPCGEN2_SRAM_UBOOT_SRAM_START_ADDRESS  0x34ED0000u
+#define HPCGEN2_SRAM_UBOOT_SRAM_END_ADDRESS    0x34FC8EFFu
+#define HPCGEN2_SRAM_UBOOT_SRAM_SIZE          1019648u
+
+/*****   BOOT_BANK_FLAG   ****/
+#define HPCGEN2_SRAM_BOOT_BANK_FLAG_START_ADDRESS  0x34FC8F00u
+#define HPCGEN2_SRAM_BOOT_BANK_FLAG_END_ADDRESS    0x34FC8F03u
+#define HPCGEN2_SRAM_BOOT_BANK_FLAG_SIZE          4u
+
+/*****   SEC_BOOT_ENABLE_FLAG   ****/
+#define HPCGEN2_SRAM_SEC_BOOT_ENABLE_FLAG_START_ADDRESS  0x34FC8F04u
+#define HPCGEN2_SRAM_SEC_BOOT_ENABLE_FLAG_END_ADDRESS    0x34FC8F04u
+#define HPCGEN2_SRAM_SEC_BOOT_ENABLE_FLAG_SIZE          1u
+
+/*****   Reserved   ****/
+#define HPCGEN2_SRAM_RESERVED_START_ADDRESS  0x34FC8F05u
+#define HPCGEN2_SRAM_RESERVED_END_ADDRESS    0x34FFFFFFu
+#define HPCGEN2_SRAM_RESERVED_SIZE          225531u
+
+/*****   LLCE_CAN_SHAREDMEMORY   ****/
+#define HPCGEN2_SRAM_LLCE_CAN_SHAREDMEMORY_START_ADDRESS  0x43800000u
+#define HPCGEN2_SRAM_LLCE_CAN_SHAREDMEMORY_END_ADDRESS    0x4383C7FFu
+#define HPCGEN2_SRAM_LLCE_CAN_SHAREDMEMORY_SIZE          247808u
+
+/*****   LLCE_LIN_SHAREDMEMORY   ****/
+#define HPCGEN2_SRAM_LLCE_LIN_SHAREDMEMORY_START_ADDRESS  0x4383C800u
+#define HPCGEN2_SRAM_LLCE_LIN_SHAREDMEMORY_END_ADDRESS    0x4383C89Fu
+#define HPCGEN2_SRAM_LLCE_LIN_SHAREDMEMORY_SIZE          160u
+
+/*****   LLCE_BOOT_END   ****/
+#define HPCGEN2_SRAM_LLCE_BOOT_END_START_ADDRESS  0x4383C8A0u
+#define HPCGEN2_SRAM_LLCE_BOOT_END_END_ADDRESS    0x4383C8EFu
+#define HPCGEN2_SRAM_LLCE_BOOT_END_SIZE          80u
+
+/*****   DTCM   ****/
+#define HPCGEN2_SRAM_DTCM_START_ADDRESS  0x20000000u
+#define HPCGEN2_SRAM_DTCM_END_ADDRESS    0x2000FFFFu
+#define HPCGEN2_SRAM_DTCM_SIZE          65536u
+
+/*****   metha_no_init   ****/
+#define HPCGEN2_SRAM_METHA_NO_INIT_START_ADDRESS  0x24004000u
+#define HPCGEN2_SRAM_METHA_NO_INIT_END_ADDRESS    0x240079CDu
+#define HPCGEN2_SRAM_METHA_NO_INIT_SIZE          14798u
+
+/*****   DegradeFlag   ****/
+#define HPCGEN2_SRAM_DEGRADEFLAG_START_ADDRESS  0x240079CEu
+#define HPCGEN2_SRAM_DEGRADEFLAG_END_ADDRESS    0x240079D1u
+#define HPCGEN2_SRAM_DEGRADEFLAG_SIZE          4u
+
+/*****   DegradeCounter   ****/
+#define HPCGEN2_SRAM_DEGRADECOUNTER_START_ADDRESS  0x240079D2u
+#define HPCGEN2_SRAM_DEGRADECOUNTER_END_ADDRESS    0x240079D5u
+#define HPCGEN2_SRAM_DEGRADECOUNTER_SIZE          4u
+
+/*****   M_StartupCounter   ****/
+#define HPCGEN2_SRAM_M_STARTUPCOUNTER_START_ADDRESS  0x240079D6u
+#define HPCGEN2_SRAM_M_STARTUPCOUNTER_END_ADDRESS    0x240079D6u
+#define HPCGEN2_SRAM_M_STARTUPCOUNTER_SIZE          1u
+
+/*****   A_StartupCounter   ****/
+#define HPCGEN2_SRAM_A_STARTUPCOUNTER_START_ADDRESS  0x240079D7u
+#define HPCGEN2_SRAM_A_STARTUPCOUNTER_END_ADDRESS    0x240079D7u
+#define HPCGEN2_SRAM_A_STARTUPCOUNTER_SIZE          1u
+
+/*****   BankStatus   ****/
+#define HPCGEN2_SRAM_BANKSTATUS_START_ADDRESS  0x240079D8u
+#define HPCGEN2_SRAM_BANKSTATUS_END_ADDRESS    0x240079DFu
+#define HPCGEN2_SRAM_BANKSTATUS_SIZE          8u
+
+/*****   Power_sharable_ram   ****/
+#define HPCGEN2_SRAM_POWER_SHARABLE_RAM_START_ADDRESS  0x240079E0u
+#define HPCGEN2_SRAM_POWER_SHARABLE_RAM_END_ADDRESS    0x240079FFu
+#define HPCGEN2_SRAM_POWER_SHARABLE_RAM_SIZE          32u
+
+/*****   ipl_no_init   ****/
+#define HPCGEN2_SRAM_IPL_NO_INIT_START_ADDRESS  0x24007A00u
+#define HPCGEN2_SRAM_IPL_NO_INIT_END_ADDRESS    0x24007FFFu
+#define HPCGEN2_SRAM_IPL_NO_INIT_SIZE          1536u
+
+
+#endif // SRAM_LAYOUT_ADDRESS_H
-- 
2.25.1

