msg	,	V_16
mmSMC_MESSAGE_0	,	V_6
data	,	V_34
kv_set_smc_sram_address	,	F_8
byte_count	,	V_33
u32	,	T_1
tmp	,	V_5
enable	,	V_26
limit	,	V_20
PPSMC_MSG_DisableBAPM	,	V_30
id	,	V_3
ret	,	V_13
t_byte	,	V_38
count	,	V_39
WREG32_P	,	F_9
ixSMC_SYSCON_MSG_ARG_0	,	V_15
amdgpu_kv_send_msg_to_smc_with_parameter	,	F_7
SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0_MASK	,	V_23
adev	,	V_2
amdgpu_kv_read_smc_sram_dword	,	F_10
SMC_RESP_0__SMC_RESP_MASK	,	V_10
PPSMC_MSG_DPM_Disable	,	V_28
usec_timeout	,	V_8
amdgpu_kv_copy_bytes_to_smc	,	F_13
WREG32	,	F_2
mmSMC_IND_ACCESS_CNTL	,	V_22
RREG32	,	F_3
mmSMC_RESP_0	,	V_9
original_data	,	V_35
smc_start_address	,	V_31
mmSMC_IND_DATA_0	,	V_25
parameter	,	V_17
amdgpu_kv_smc_dpm_enable	,	F_11
PPSMC_MSG_EnableBAPM	,	V_29
PPSMC_MSG_SCLKDPM_GetEnabledMask	,	V_14
RREG32_SMC	,	F_6
addr	,	V_36
value	,	V_24
extra_shift	,	V_37
mmSMC_IND_INDEX_0	,	V_21
mask	,	V_40
amdgpu_device	,	V_1
smc_address	,	V_19
u8	,	T_3
src	,	V_32
i	,	V_4
amdgpu_kv_dpm_get_enable_mask	,	F_5
PPSMC_Msg	,	T_2
EINVAL	,	V_11
amdgpu_kv_smc_bapm_enable	,	F_12
udelay	,	F_4
PPSMC_MSG_DPM_Enable	,	V_27
enable_mask	,	V_12
amdgpu_kv_notify_message_to_smu	,	F_1
mmSMC_MSG_ARG_0	,	V_18
SMC_MESSAGE_0__SMC_MSG_MASK	,	V_7
