#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Sep 23 16:12:50 2017
# Process ID: 25820
# Current directory: e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex
# Command line: vivado.exe -source e:/DS_SRC/MIA701/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/vivado.log
# Journal file: e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/DS_SRC/MIA701/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# set srcIpDir "e:/DS_SRC/MIA701/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0"
# create_project -name mig_7series_0_ex -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
# set_property part xc7a100tfgg484-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir mig_7series_0.xci]] -name mig_7series_0
# reset_target {open_example} [get_ips mig_7series_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips mig_7series_0]] [get_ips mig_7series_0]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/example_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_status.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/par/example_top.xdc]]
# set_property PROCESSING_ORDER early [get_files [list [file join $importDir example_top.xdc]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ddr3_model.sv]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ddr3_model_parameters.vh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/sim_tb_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/wiredly.v]]
# set_property FILE_TYPE SystemVerilog [get_files [list [file join $importDir ddr3_model.sv]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir ddr3_model.sv]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir ddr3_model_parameters.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir sim_tb_top.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir wiredly.v]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ies_run.sh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/readme.txt]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/sim.do]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/vcs_run.sh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_files.prj]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_options.tcl]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_run.bat]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir xsim_files.prj]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir xsim_options.tcl]]]
# if [file exists [file join ${srcIpDir} {mig_b.prj}]] {
#   import_files [file join ${srcIpDir} {mig_b.prj}]
# }
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir example_design_post_process.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
Post Processing the example_design
## current_fileset
## current_project
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_b.prj'
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {162.035} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Sat Sep 23 16:39:03 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_traffic_gen_top.v
remove_files  {e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_memc_traffic_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_init_mem_pattern_ctr.v}
remove_files  {e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_cmd_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_read_data_path.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_write_data_path.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_memc_flow_vcontrol.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_tg_status.v}
remove_files  {e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_rd_data_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_read_posted_fifo.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_wr_data_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_cmd_prbs_gen.v}
remove_files  {e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_s7ven_data_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_afifo.v}
remove_files  {e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_data_prbs_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_tg_prbs_gen.v e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/imports/mig_7series_v4_0_vio_init_pattern_bram.v}
launch_runs synth_1 -jobs 8
[Sat Sep 23 16:41:41 2017] Launched synth_1...
Run output will be captured here: e:/DS_SRC/MIA701/MIA701DDR/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 17:34:00 2017...
