<annotationInfo>
<annotationInfo>
<item  id="19" filename="conv.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="21" filename="conv.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="26" filename="conv.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="30" filename="conv.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="32" filename="conv.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="37" filename="conv.cpp" linenumber="34" name="zext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="38" filename="conv.cpp" linenumber="34" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="39" filename="conv.cpp" linenumber="34" name="sub_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln34_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="43" filename="conv.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="45" filename="conv.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="50" filename="conv.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_1_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="51" filename="conv.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_2_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="52" filename="conv.cpp" linenumber="34" name="add_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="53" filename="conv.cpp" linenumber="34" name="sext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln34_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="60" filename="conv.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="62" filename="conv.cpp" linenumber="18" name="wr" contextFuncName="conv_1" moduleName="conv_1" rtlName="wr_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="67" filename="conv.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="68" filename="conv.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_s_fu_389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="69" filename="conv.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="70" filename="conv.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="71" filename="conv.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="72" filename="conv.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="77" filename="conv.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="79" filename="conv.cpp" linenumber="21" name="wc" contextFuncName="conv_1" moduleName="conv_1" rtlName="wc_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="84" filename="conv.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="85" filename="conv.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="86" filename="conv.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="87" filename="conv.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="88" filename="conv.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="89" filename="conv.cpp" linenumber="26" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="90" filename="conv.cpp" linenumber="24" name="zext_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln24_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="95" filename="conv.cpp" linenumber="24" name="icmp_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="97" filename="conv.cpp" linenumber="24" name="ch" contextFuncName="conv_1" moduleName="conv_1" rtlName="ch_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="101" filename="conv.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="102" filename="conv.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="103" filename="conv.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="104" filename="conv.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="105" filename="conv.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="106" filename="conv.cpp" linenumber="26" name="p_shl2_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl2_cast_fu_536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="107" filename="conv.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="108" filename="conv.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="109" filename="conv.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="111" filename="conv.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="112" filename="conv.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="122" filename="conv.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_mux_42_32_eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="123" filename="conv.cpp" linenumber="26" name="tmp_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="124" filename="conv.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="133" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="icmp_ln7" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="icmp_ln7_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/"><\/item>
<item  id="134" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="icmp_ln7_1" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="icmp_ln7_1_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/"><\/item>
<item  id="135" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="select_ln7_i" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="select_ln7_i_fu_429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="/"><\/item>
<item  id="136" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="empty_11" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="empty_11_fu_437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/"><\/item>
<item  id="137" filename="aesl_mux_load.3floatP.i2" linenumber="7" name="merge_i" contextFuncName="aesl_mux_load.3floatP.i2" moduleName="conv_1" rtlName="merge_i_fu_443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/"><\/item>
<item  id="138" filename="conv.cpp" linenumber="30" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="139" filename="conv.cpp" linenumber="33" name="bitcast_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="140" filename="conv.cpp" linenumber="33" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_591_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="141" filename="conv.cpp" linenumber="33" name="trunc_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_fu_601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="142" filename="conv.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="143" filename="conv.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_1_fu_611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="144" filename="conv.cpp" linenumber="33" name="or_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="145" filename="conv.cpp" linenumber="33" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="146" filename="conv.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="147" filename="conv.cpp" linenumber="33" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="w_sum_4_fu_629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<\/annotationInfo>
</annotationInfo>
