17:10:57 INFO  : Registering command handlers for Vitis TCF services
17:10:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
17:11:01 INFO  : Platform repository initialization has completed.
17:11:02 INFO  : XSCT server has started successfully.
17:11:04 INFO  : Successfully done setting XSCT server connection channel  
17:11:04 INFO  : plnx-install-location is set to ''
17:11:04 INFO  : Successfully done query RDI_DATADIR 
17:11:04 INFO  : Successfully done setting workspace for the tool. 
17:13:20 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:13:20 INFO  : Result from executing command 'getPlatforms': 
17:16:03 INFO  : No changes in MSS file content so sources will not be generated.
17:18:28 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:18:28 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:18:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:19:32 INFO  : No changes in MSS file content so sources will not be generated.
17:20:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:20:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:20:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:22:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
17:22:53 INFO  : XSCT server has started successfully.
17:22:53 INFO  : Successfully done setting XSCT server connection channel  
17:22:53 INFO  : plnx-install-location is set to ''
17:22:53 INFO  : Successfully done setting workspace for the tool. 
17:23:02 INFO  : Registering command handlers for Vitis TCF services
17:23:02 INFO  : Platform repository initialization has completed.
17:23:06 INFO  : Successfully done query RDI_DATADIR 
17:25:25 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
17:25:25 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
17:25:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
17:25:49 INFO  : Updating application flags with new BSP settings...
17:25:50 INFO  : Successfully updated application flags for project RFSoC_IP06_10_DelayExp_app.
17:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:27:22 INFO  : 'jtag frequency' command is executed.
17:27:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:23 INFO  : Context for 'APU' is selected.
17:27:24 INFO  : System reset is completed.
17:27:27 INFO  : 'after 3000' command is executed.
17:27:27 INFO  : Context for 'APU' is selected.
17:27:27 INFO  : Cleared APU and A53 resets
17:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:27:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:27:48 INFO  : Context for 'APU' is selected.
17:27:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:48 INFO  : Context for 'APU' is selected.
17:27:48 INFO  : Boot mode is read from the target.
17:27:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:49 INFO  : 'set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:50 INFO  : 'con -block -timeout 60' command is executed.
17:27:50 INFO  : 'bpremove $bp_27_49_fsbl_bp' command is executed.
17:27:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_27_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:52 INFO  : 'con' command is executed.
17:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:52 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:29:00 INFO  : Disconnected from the channel tcfchan#3.
17:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:29:00 INFO  : 'jtag frequency' command is executed.
17:29:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:29:00 INFO  : Context for 'APU' is selected.
17:29:01 INFO  : System reset is completed.
17:29:04 INFO  : 'after 3000' command is executed.
17:29:04 INFO  : Context for 'APU' is selected.
17:29:04 INFO  : Cleared APU and A53 resets
17:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:29:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : Boot mode is read from the target.
17:29:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:25 INFO  : 'set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:29:26 INFO  : 'con -block -timeout 60' command is executed.
17:29:26 INFO  : 'bpremove $bp_29_25_fsbl_bp' command is executed.
17:29:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_29_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:28 INFO  : 'con' command is executed.
17:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:29:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:31:33 INFO  : Disconnected from the channel tcfchan#4.
17:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:31:33 INFO  : 'jtag frequency' command is executed.
17:31:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:33 INFO  : Context for 'APU' is selected.
17:31:34 INFO  : System reset is completed.
17:31:37 INFO  : 'after 3000' command is executed.
17:31:37 INFO  : Context for 'APU' is selected.
17:31:37 INFO  : Cleared APU and A53 resets
17:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:31:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:31:57 INFO  : Context for 'APU' is selected.
17:31:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:57 INFO  : Context for 'APU' is selected.
17:31:57 INFO  : Boot mode is read from the target.
17:31:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:58 INFO  : 'set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:31:59 INFO  : 'con -block -timeout 60' command is executed.
17:31:59 INFO  : 'bpremove $bp_31_58_fsbl_bp' command is executed.
17:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:01 INFO  : 'con' command is executed.
17:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:32:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:34:40 INFO  : Disconnected from the channel tcfchan#5.
17:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:34:40 INFO  : 'jtag frequency' command is executed.
17:34:40 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:40 INFO  : Context for 'APU' is selected.
17:34:41 INFO  : System reset is completed.
17:34:44 INFO  : 'after 3000' command is executed.
17:34:44 INFO  : Context for 'APU' is selected.
17:34:44 INFO  : Cleared APU and A53 resets
17:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:35:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Boot mode is read from the target.
17:35:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:05 INFO  : 'set bp_35_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:35:06 INFO  : 'con -block -timeout 60' command is executed.
17:35:06 INFO  : 'bpremove $bp_35_5_fsbl_bp' command is executed.
17:35:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_35_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:07 INFO  : 'con' command is executed.
17:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:35:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
17:37:19 INFO  : Disconnected from the channel tcfchan#6.
17:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:37:19 INFO  : 'jtag frequency' command is executed.
17:37:19 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:19 INFO  : Context for 'APU' is selected.
17:37:20 INFO  : System reset is completed.
17:37:23 INFO  : 'after 3000' command is executed.
17:37:23 INFO  : Context for 'APU' is selected.
17:37:23 INFO  : Cleared APU and A53 resets
17:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:37:43 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
17:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Boot mode is read from the target.
17:37:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:44 INFO  : 'set bp_37_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:45 INFO  : 'con -block -timeout 60' command is executed.
17:37:45 INFO  : 'bpremove $bp_37_44_fsbl_bp' command is executed.
17:37:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_37_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Debug/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:46 INFO  : 'con' command is executed.
17:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:46 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
11:54:40 INFO  : Disconnected from the channel tcfchan#7.
13:50:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\temp_xsdb_launch_script.tcl
13:50:14 INFO  : XSCT server has started successfully.
13:50:14 INFO  : Successfully done setting XSCT server connection channel  
13:50:14 INFO  : plnx-install-location is set to ''
13:50:14 INFO  : Successfully done setting workspace for the tool. 
13:50:18 INFO  : Successfully done query RDI_DATADIR 
13:50:20 INFO  : Platform repository initialization has completed.
13:50:20 INFO  : Registering command handlers for Vitis TCF services
13:50:36 INFO  : Launching the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
13:50:43 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family ultrascale -pid-file emulation.pid -t sw_emu -gdb-port 1137'
13:50:52 ERROR : [QEMU Process]: qemu-system-aarch64: -chardev socket,id=pmu-apu-rp,host=127.0.0.1,port=9221,server: info: QEMU waiting for connection on: disconnected:tcp:127.0.0.1:9221,server

13:50:57 INFO  : Emulator has started.
13:51:28 INFO  : Stopping the emulator on project 'RFSoC_IP06_10_DelayExp_app' for configuration 'Debug'
13:51:28 INFO  : Stopping QEMU with command 'launch_emulator.bat -kill-pid-file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app\Debug\emulation.pid'
13:51:32 ERROR : [QEMU Process]: qemu-system-microblazeel: /pmu@0: Disconnected clk=37692482400 ns


13:51:34 INFO  : Emulator has terminated.
14:48:38 INFO  : Generated template bif file for RFSoC_IP06_10_DelayExp_app_system
14:49:03 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynq -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin
14:49:05 INFO  : Bootgen command execution is done.
14:49:33 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin
14:49:36 INFO  : Bootgen command execution is done.
15:06:30 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/BOOT.bin -w on
15:06:30 INFO  : Overwriting existing bif file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app_system/_ide/bootimage/RFSoC_IP06_10_DelayExp_app_system.bif
15:06:33 INFO  : Bootgen command execution is done.
15:25:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_10_DelayExp_plt
15:25:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_10_DelayExp_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/RFSoC_IP06_10_DelayExp_plt.xpfm
15:25:47 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:27:22 INFO  : Build configuration of 'RFSoC_IP06_10_DelayExp_app' is updated to 'Release'
15:27:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:27 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
15:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:38:50 INFO  : 'jtag frequency' command is executed.
15:38:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:50 INFO  : Context for 'APU' is selected.
15:38:51 INFO  : System reset is completed.
15:38:54 INFO  : 'after 3000' command is executed.
15:38:54 INFO  : Context for 'APU' is selected.
15:38:54 INFO  : Cleared APU and A53 resets
15:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:39:14 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
15:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : Boot mode is read from the target.
15:39:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:15 INFO  : 'set bp_39_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:39:16 INFO  : 'con -block -timeout 60' command is executed.
15:39:16 INFO  : 'bpremove $bp_39_15_fsbl_bp' command is executed.
15:39:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_39_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:18 INFO  : 'con' command is executed.
15:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:39:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
15:40:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:47:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
15:53:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:05:35 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin
16:05:35 INFO  : Creating new bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\output.bif
16:05:37 INFO  : Bootgen command execution is done.
16:06:58 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin
16:06:58 INFO  : Overwriting existing bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\output.bif
16:07:01 INFO  : Bootgen command execution is done.
16:10:40 INFO  : No changes in MSS file content so sources will not be generated.
16:14:07 INFO  : Invoking Bootgen: bootgen -image RFSoC_IP06_10_DelayExp_app_system.bif -arch zynqmp -o E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\BOOT.bin -w on
16:14:07 INFO  : Creating new bif file E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\SDCARD\RFSoC_IP06_10_DelayExp_app_system.bif
16:14:10 INFO  : Bootgen command execution is done.
16:18:19 INFO  : Disconnected from the channel tcfchan#4.
16:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:20 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:19:12 INFO  : 'jtag frequency' command is executed.
16:19:12 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:12 INFO  : Context for 'APU' is selected.
16:19:14 INFO  : System reset is completed.
16:19:17 INFO  : 'after 3000' command is executed.
16:19:17 INFO  : Context for 'APU' is selected.
16:19:17 INFO  : Cleared APU and A53 resets
16:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:19:36 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa'.
16:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Boot mode is read from the target.
16:19:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:37 INFO  : 'set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:38 INFO  : 'con -block -timeout 60' command is executed.
16:19:38 INFO  : 'bpremove $bp_19_37_fsbl_bp' command is executed.
16:19:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_plt/export/RFSoC_IP06_10_DelayExp_plt/sw/RFSoC_IP06_10_DelayExp_plt/boot/fsbl.elf
set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE7/RFSoC_IP06_10_DelayExp_app/Release/RFSoC_IP06_10_DelayExp_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:40 INFO  : 'con' command is executed.
16:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:40 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE7\RFSoC_IP06_10_DelayExp_app_system\_ide\scripts\systemdebugger_rfsoc_ip06_10_delayexp_app_system_standalone.tcl'
16:32:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_10_DelayExp_app'...
16:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:25 INFO  : Disconnected from the channel tcfchan#8.
