-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1212 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_0_ce0 : OUT STD_LOGIC;
    c_0_we0 : OUT STD_LOGIC;
    c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_1_ce0 : OUT STD_LOGIC;
    c_1_we0 : OUT STD_LOGIC;
    c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    sext_ln75_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1212 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln78_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p503_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p503_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_reg_107 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln75_1_cast_fu_118_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln75_1_cast_reg_282 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_287 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln78_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_293_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal c_0_addr_reg_297 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_0_addr_reg_297_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_addr_reg_302 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_addr_reg_302_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_fu_178_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_reg_312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln79_fu_181_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln79_reg_316 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln79_fu_189_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln79_reg_322 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_203_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_328 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln79_fu_208_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln79_reg_336 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln79_fu_162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln79_2_fu_168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_241_fu_58 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln78_fu_173_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal c_0_ce0_local : STD_LOGIC;
    signal c_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal c_0_we0_local : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal c_1_ce0_local : STD_LOGIC;
    signal c_1_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_we0_local : STD_LOGIC;
    signal p503_1_ce0_local : STD_LOGIC;
    signal tmp_s_fu_144_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1018_cast_fu_154_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_1_fu_140_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln79_1_fu_199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln79_fu_213_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln79_1_fu_217_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel1_fu_227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln79_2_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln79_fu_240_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln79_6_fu_243_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln79_fu_221_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln79_3_fu_256_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln79_1_fu_251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln79_1_fu_261_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p503_1_U : component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p503_1_address0,
        ce0 => p503_1_ce0_local,
        q0 => p503_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    carry_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln78_reg_293_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                carry_reg_107 <= or_ln79_1_fu_261_p2(63 downto 63);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                carry_reg_107 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    i_241_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                i_241_fu_58 <= ap_const_lv4_0;
            elsif (((icmp_ln78_reg_293 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_241_fu_58 <= add_ln78_fu_173_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln79_reg_336 <= add_ln79_fu_208_p2;
                    c_0_addr_reg_297(1 downto 0) <= zext_ln79_fu_162_p1(3 - 1 downto 0)(1 downto 0);
                    c_0_addr_reg_297_pp0_iter1_reg(1 downto 0) <= c_0_addr_reg_297(1 downto 0);
                    c_1_addr_reg_302(1 downto 0) <= zext_ln79_fu_162_p1(3 - 1 downto 0)(1 downto 0);
                    c_1_addr_reg_302_pp0_iter1_reg(1 downto 0) <= c_1_addr_reg_302(1 downto 0);
                i_reg_287 <= ap_sig_allocacmp_i;
                icmp_ln78_reg_293 <= icmp_ln78_fu_134_p2;
                icmp_ln78_reg_293_pp0_iter1_reg <= icmp_ln78_reg_293;
                sext_ln75_1_cast_reg_282 <= sext_ln75_1_cast_fu_118_p3;
                tempReg_reg_328 <= tempReg_fu_203_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln79_reg_322 <= and_ln79_fu_189_p2;
                select_ln79_reg_316 <= select_ln79_fu_181_p3;
                trunc_ln78_reg_312 <= trunc_ln78_fu_178_p1;
            end if;
        end if;
    end process;
    c_0_addr_reg_297(2) <= '1';
    c_0_addr_reg_297_pp0_iter1_reg(2) <= '1';
    c_1_addr_reg_302(2) <= '1';
    c_1_addr_reg_302_pp0_iter1_reg(2) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln78_fu_173_p2 <= std_logic_vector(unsigned(i_reg_287) + unsigned(ap_const_lv4_1));
    add_ln79_fu_208_p2 <= std_logic_vector(unsigned(and_ln79_reg_322) + unsigned(tempReg_fu_203_p2));
    and_ln79_1_fu_251_p2 <= (xor_ln79_6_fu_243_p3 and select_ln79_reg_316);
    and_ln79_fu_189_p2 <= (sext_ln75_1_cast_reg_282 and p503_1_q0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln78_reg_293)
    begin
        if (((icmp_ln78_reg_293 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln78_reg_293, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln78_reg_293 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, i_241_fu_58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i <= i_241_fu_58;
        end if; 
    end process;

    bit_sel1_fu_227_p3 <= tempReg_reg_328(63 downto 63);
    c_0_address0 <= c_0_address0_local;

    c_0_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, c_0_addr_reg_297_pp0_iter1_reg, zext_ln79_fu_162_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            c_0_address0_local <= c_0_addr_reg_297_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            c_0_address0_local <= zext_ln79_fu_162_p1(3 - 1 downto 0);
        else 
            c_0_address0_local <= "XXX";
        end if; 
    end process;

    c_0_ce0 <= c_0_ce0_local;

    c_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            c_0_ce0_local <= ap_const_logic_1;
        else 
            c_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_0_d0 <= add_ln79_reg_336;
    c_0_we0 <= c_0_we0_local;

    c_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln78_reg_293_pp0_iter1_reg, trunc_ln78_reg_312, ap_block_pp0_stage1_11001)
    begin
        if (((trunc_ln78_reg_312 = ap_const_lv1_0) and (icmp_ln78_reg_293_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            c_0_we0_local <= ap_const_logic_1;
        else 
            c_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_address0 <= c_1_address0_local;

    c_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, c_1_addr_reg_302_pp0_iter1_reg, zext_ln79_fu_162_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            c_1_address0_local <= c_1_addr_reg_302_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            c_1_address0_local <= zext_ln79_fu_162_p1(3 - 1 downto 0);
        else 
            c_1_address0_local <= "XXX";
        end if; 
    end process;

    c_1_ce0 <= c_1_ce0_local;

    c_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            c_1_ce0_local <= ap_const_logic_1;
        else 
            c_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_d0 <= add_ln79_reg_336;
    c_1_we0 <= c_1_we0_local;

    c_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln78_reg_293_pp0_iter1_reg, trunc_ln78_reg_312, ap_block_pp0_stage1_11001)
    begin
        if (((trunc_ln78_reg_312 = ap_const_lv1_1) and (icmp_ln78_reg_293_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            c_1_we0_local <= ap_const_logic_1;
        else 
            c_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln78_fu_134_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv4_8) else "0";
    or_ln79_1_fu_261_p2 <= (xor_ln79_3_fu_256_p2 or and_ln79_1_fu_251_p2);
    or_ln79_fu_221_p2 <= (xor_ln79_fu_213_p2 or xor_ln79_1_fu_217_p2);
    p503_1_address0 <= zext_ln79_2_fu_168_p1(3 - 1 downto 0);

    p503_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p503_1_ce0_local <= ap_const_logic_1;
        else 
            p503_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln79_fu_181_p3 <= 
        c_1_q0 when (trunc_ln78_fu_178_p1(0) = '1') else 
        c_0_q0;
    sext_ln75_1_cast_fu_118_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (sext_ln75_1(0) = '1') else 
        ap_const_lv64_0;
    tempReg_fu_203_p2 <= std_logic_vector(unsigned(select_ln79_reg_316) + unsigned(zext_ln79_1_fu_199_p1));
    tmp_1018_cast_fu_154_p3 <= (ap_const_lv1_1 & tmp_s_fu_144_p4);
    tmp_s_fu_144_p4 <= ap_sig_allocacmp_i(2 downto 1);
    trunc_ln78_1_fu_140_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    trunc_ln78_fu_178_p1 <= i_reg_287(1 - 1 downto 0);
    trunc_ln79_fu_240_p1 <= tempReg_reg_328(63 - 1 downto 0);
    xor_ln79_1_fu_217_p2 <= (tempReg_reg_328 xor and_ln79_reg_322);
    xor_ln79_2_fu_234_p2 <= (bit_sel1_fu_227_p3 xor ap_const_lv1_1);
    xor_ln79_3_fu_256_p2 <= (or_ln79_fu_221_p2 xor add_ln79_reg_336);
    xor_ln79_6_fu_243_p3 <= (xor_ln79_2_fu_234_p2 & trunc_ln79_fu_240_p1);
    xor_ln79_fu_213_p2 <= (tempReg_reg_328 xor add_ln79_reg_336);
    zext_ln79_1_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_reg_107),64));
    zext_ln79_2_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln78_1_fu_140_p1),32));
    zext_ln79_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1018_cast_fu_154_p3),32));
end behav;
