@@ -4,13 +4,13 @@ Overview: A 5-stage pipelined RISC-V processor written in Verilog. It supports t

---

## ğŸ§  Block Diagram
##  Block Diagram

![Block Diagram](assets/block_diagram.png)

---

## ğŸš€ Features
##  Features

1. **5-Stage Pipeline:** Instruction Fetch, Decode, Execute, Memory, and Writeback stages allowing multiple instructions to run simultaneously.
2. **Hazard Detection & Forwarding:** Ensures correct execution of instructions by resolving data hazards dynamically.
@@ -23,7 +23,7 @@ Overview: A 5-stage pipelined RISC-V processor written in Verilog. It supports t

---

## ğŸ“ Key Files
##  Key Files

| File           | Description                                |
|----------------|--------------------------------------------|
@@ -37,14 +37,14 @@ Overview: A 5-stage pipelined RISC-V processor written in Verilog. It supports t

---

## ğŸ’» Tools Used
##  Tools Used

- **Simulator:** Xilinx Vivado  
- **HDL:** Verilog

---

## ğŸ› ï¸ How to Simulate
##  How to Simulate

1. Compile all `.v` files.
2. Include these memory files:
@@ -55,7 +55,7 @@ Overview: A 5-stage pipelined RISC-V processor written in Verilog. It supports t

---

## ğŸ“ˆ Simulation Output
##  Simulation Output

![Simulation Waveform](assets/waveform.png)
