|alu
data_operandA[0] => data_operandA[0].IN6
data_operandA[1] => data_operandA[1].IN6
data_operandA[2] => data_operandA[2].IN6
data_operandA[3] => data_operandA[3].IN6
data_operandA[4] => data_operandA[4].IN6
data_operandA[5] => data_operandA[5].IN6
data_operandA[6] => data_operandA[6].IN6
data_operandA[7] => data_operandA[7].IN6
data_operandA[8] => data_operandA[8].IN6
data_operandA[9] => data_operandA[9].IN6
data_operandA[10] => data_operandA[10].IN6
data_operandA[11] => data_operandA[11].IN6
data_operandA[12] => data_operandA[12].IN6
data_operandA[13] => data_operandA[13].IN6
data_operandA[14] => data_operandA[14].IN6
data_operandA[15] => data_operandA[15].IN6
data_operandA[16] => data_operandA[16].IN6
data_operandA[17] => data_operandA[17].IN6
data_operandA[18] => data_operandA[18].IN6
data_operandA[19] => data_operandA[19].IN6
data_operandA[20] => data_operandA[20].IN6
data_operandA[21] => data_operandA[21].IN6
data_operandA[22] => data_operandA[22].IN6
data_operandA[23] => data_operandA[23].IN6
data_operandA[24] => data_operandA[24].IN6
data_operandA[25] => data_operandA[25].IN6
data_operandA[26] => data_operandA[26].IN6
data_operandA[27] => data_operandA[27].IN6
data_operandA[28] => data_operandA[28].IN6
data_operandA[29] => data_operandA[29].IN6
data_operandA[30] => data_operandA[30].IN6
data_operandA[31] => data_operandA[31].IN7
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN4
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => data_result.OUTPUTSELECT
ctrl_ALUopcode[0] => overflow.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[1] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[2] => data_result.OUTPUTSELECT
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= isNotEqual:isnotequal.port1
isLessThan <= isLessThan:islessthan.port3
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN2
a1[17] => a1[17].IN2
a1[18] => a1[18].IN2
a1[19] => a1[19].IN2
a1[20] => a1[20].IN2
a1[21] => a1[21].IN2
a1[22] => a1[22].IN2
a1[23] => a1[23].IN2
a1[24] => a1[24].IN2
a1[25] => a1[25].IN2
a1[26] => a1[26].IN2
a1[27] => a1[27].IN2
a1[28] => a1[28].IN2
a1[29] => a1[29].IN2
a1[30] => a1[30].IN2
a1[31] => a1[31].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN1
b1[9] => b1[9].IN1
b1[10] => b1[10].IN1
b1[11] => b1[11].IN1
b1[12] => b1[12].IN1
b1[13] => b1[13].IN1
b1[14] => b1[14].IN1
b1[15] => b1[15].IN1
b1[16] => b1[16].IN2
b1[17] => b1[17].IN2
b1[18] => b1[18].IN2
b1[19] => b1[19].IN2
b1[20] => b1[20].IN2
b1[21] => b1[21].IN2
b1[22] => b1[22].IN2
b1[23] => b1[23].IN2
b1[24] => b1[24].IN2
b1[25] => b1[25].IN2
b1[26] => b1[26].IN2
b1[27] => b1[27].IN2
b1[28] => b1[28].IN2
b1[29] => b1[29].IN2
b1[30] => b1[30].IN2
b1[31] => b1[31].IN2
cin => cin.IN1
sum[0] <= CSA_16:CSA_16_1.port3
sum[1] <= CSA_16:CSA_16_1.port3
sum[2] <= CSA_16:CSA_16_1.port3
sum[3] <= CSA_16:CSA_16_1.port3
sum[4] <= CSA_16:CSA_16_1.port3
sum[5] <= CSA_16:CSA_16_1.port3
sum[6] <= CSA_16:CSA_16_1.port3
sum[7] <= CSA_16:CSA_16_1.port3
sum[8] <= CSA_16:CSA_16_1.port3
sum[9] <= CSA_16:CSA_16_1.port3
sum[10] <= CSA_16:CSA_16_1.port3
sum[11] <= CSA_16:CSA_16_1.port3
sum[12] <= CSA_16:CSA_16_1.port3
sum[13] <= CSA_16:CSA_16_1.port3
sum[14] <= CSA_16:CSA_16_1.port3
sum[15] <= CSA_16:CSA_16_1.port3
sum[16] <= MUX16:MUX0.port0
sum[17] <= MUX16:MUX0.port0
sum[18] <= MUX16:MUX0.port0
sum[19] <= MUX16:MUX0.port0
sum[20] <= MUX16:MUX0.port0
sum[21] <= MUX16:MUX0.port0
sum[22] <= MUX16:MUX0.port0
sum[23] <= MUX16:MUX0.port0
sum[24] <= MUX16:MUX0.port0
sum[25] <= MUX16:MUX0.port0
sum[26] <= MUX16:MUX0.port0
sum[27] <= MUX16:MUX0.port0
sum[28] <= MUX16:MUX0.port0
sum[29] <= MUX16:MUX0.port0
sum[30] <= MUX16:MUX0.port0
sum[31] <= MUX16:MUX0.port0
cout <= mux:mux_3.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_1|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_2|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|CSA_16:CSA_16_3|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32|MUX16:MUX0
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32|mux:mux_3
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN2
a1[17] => a1[17].IN2
a1[18] => a1[18].IN2
a1[19] => a1[19].IN2
a1[20] => a1[20].IN2
a1[21] => a1[21].IN2
a1[22] => a1[22].IN2
a1[23] => a1[23].IN2
a1[24] => a1[24].IN2
a1[25] => a1[25].IN2
a1[26] => a1[26].IN2
a1[27] => a1[27].IN2
a1[28] => a1[28].IN2
a1[29] => a1[29].IN2
a1[30] => a1[30].IN2
a1[31] => a1[31].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN1
b1[9] => b1[9].IN1
b1[10] => b1[10].IN1
b1[11] => b1[11].IN1
b1[12] => b1[12].IN1
b1[13] => b1[13].IN1
b1[14] => b1[14].IN1
b1[15] => b1[15].IN1
b1[16] => b1[16].IN2
b1[17] => b1[17].IN2
b1[18] => b1[18].IN2
b1[19] => b1[19].IN2
b1[20] => b1[20].IN2
b1[21] => b1[21].IN2
b1[22] => b1[22].IN2
b1[23] => b1[23].IN2
b1[24] => b1[24].IN2
b1[25] => b1[25].IN2
b1[26] => b1[26].IN2
b1[27] => b1[27].IN2
b1[28] => b1[28].IN2
b1[29] => b1[29].IN2
b1[30] => b1[30].IN2
b1[31] => b1[31].IN2
cin => cin.IN1
sum[0] <= CSA_16:CSA_16_1.port3
sum[1] <= CSA_16:CSA_16_1.port3
sum[2] <= CSA_16:CSA_16_1.port3
sum[3] <= CSA_16:CSA_16_1.port3
sum[4] <= CSA_16:CSA_16_1.port3
sum[5] <= CSA_16:CSA_16_1.port3
sum[6] <= CSA_16:CSA_16_1.port3
sum[7] <= CSA_16:CSA_16_1.port3
sum[8] <= CSA_16:CSA_16_1.port3
sum[9] <= CSA_16:CSA_16_1.port3
sum[10] <= CSA_16:CSA_16_1.port3
sum[11] <= CSA_16:CSA_16_1.port3
sum[12] <= CSA_16:CSA_16_1.port3
sum[13] <= CSA_16:CSA_16_1.port3
sum[14] <= CSA_16:CSA_16_1.port3
sum[15] <= CSA_16:CSA_16_1.port3
sum[16] <= MUX16:MUX0.port0
sum[17] <= MUX16:MUX0.port0
sum[18] <= MUX16:MUX0.port0
sum[19] <= MUX16:MUX0.port0
sum[20] <= MUX16:MUX0.port0
sum[21] <= MUX16:MUX0.port0
sum[22] <= MUX16:MUX0.port0
sum[23] <= MUX16:MUX0.port0
sum[24] <= MUX16:MUX0.port0
sum[25] <= MUX16:MUX0.port0
sum[26] <= MUX16:MUX0.port0
sum[27] <= MUX16:MUX0.port0
sum[28] <= MUX16:MUX0.port0
sum[29] <= MUX16:MUX0.port0
sum[30] <= MUX16:MUX0.port0
sum[31] <= MUX16:MUX0.port0
cout <= mux:mux_3.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_1|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_2|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN2
a1[9] => a1[9].IN2
a1[10] => a1[10].IN2
a1[11] => a1[11].IN2
a1[12] => a1[12].IN2
a1[13] => a1[13].IN2
a1[14] => a1[14].IN2
a1[15] => a1[15].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN2
b1[9] => b1[9].IN2
b1[10] => b1[10].IN2
b1[11] => b1[11].IN2
b1[12] => b1[12].IN2
b1[13] => b1[13].IN2
b1[14] => b1[14].IN2
b1[15] => b1[15].IN2
cin => cin.IN1
sum[0] <= CSA_8:CSA_8_1.port3
sum[1] <= CSA_8:CSA_8_1.port3
sum[2] <= CSA_8:CSA_8_1.port3
sum[3] <= CSA_8:CSA_8_1.port3
sum[4] <= CSA_8:CSA_8_1.port3
sum[5] <= CSA_8:CSA_8_1.port3
sum[6] <= CSA_8:CSA_8_1.port3
sum[7] <= CSA_8:CSA_8_1.port3
sum[8] <= MUX8:MUX8_2.port0
sum[9] <= MUX8:MUX8_2.port0
sum[10] <= MUX8:MUX8_2.port0
sum[11] <= MUX8:MUX8_2.port0
sum[12] <= MUX8:MUX8_2.port0
sum[13] <= MUX8:MUX8_2.port0
sum[14] <= MUX8:MUX8_2.port0
sum[15] <= MUX8:MUX8_2.port0
cout <= mux:mux_2.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_1|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_2|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN2
a1[5] => a1[5].IN2
a1[6] => a1[6].IN2
a1[7] => a1[7].IN2
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN2
b1[5] => b1[5].IN2
b1[6] => b1[6].IN2
b1[7] => b1[7].IN2
cin => cin.IN1
sum[0] <= RCA:RCA_1.port3
sum[1] <= RCA:RCA_1.port3
sum[2] <= RCA:RCA_1.port3
sum[3] <= RCA:RCA_1.port3
sum[4] <= MUX4:MUX4_1.port0
sum[5] <= MUX4:MUX4_1.port0
sum[6] <= MUX4:MUX4_1.port0
sum[7] <= MUX4:MUX4_1.port0
cout <= mux:mux_1.port3


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_1|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_2|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
cin => cin.IN1
s[0] <= fa:fa_1.port3
s[1] <= fa:fa_2.port3
s[2] <= fa:fa_3.port3
s[3] <= fa:fa_4.port3
cout <= fa:fa_4.port4


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_1
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_2
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_3
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|RCA:RCA_3|fa:fa_4
a => WideXor0.IN0
a => d.IN0
a => f.IN0
b => WideXor0.IN1
b => d.IN1
b => e.IN0
c => WideXor0.IN2
c => e.IN1
c => f.IN1
sum <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
carry <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|MUX4:MUX4_1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|CSA_8:CSA_8_3|mux:mux_1
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|MUX8:MUX8_2
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|CSA_16:CSA_16_3|mux:mux_2
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|CSA_32:CSA_32_2|MUX16:MUX0
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT
S => X.OUTPUTSELECT


|alu|CSA_32:CSA_32_2|mux:mux_3
a => q.DATAA
b => q.DATAB
s => q.OUTPUTSELECT
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|alu|isNotEqual:isnotequal
sub_result[0] => or1.IN0
sub_result[1] => or1.IN1
sub_result[2] => or1.IN2
sub_result[3] => or1.IN3
sub_result[4] => or1.IN4
sub_result[5] => or1.IN5
sub_result[6] => or1.IN6
sub_result[7] => or1.IN7
sub_result[8] => or1.IN8
sub_result[9] => or1.IN9
sub_result[10] => or1.IN10
sub_result[11] => or1.IN11
sub_result[12] => or1.IN12
sub_result[13] => or1.IN13
sub_result[14] => or1.IN14
sub_result[15] => or1.IN15
sub_result[16] => or1.IN16
sub_result[17] => or1.IN17
sub_result[18] => or1.IN18
sub_result[19] => or1.IN19
sub_result[20] => or1.IN20
sub_result[21] => or1.IN21
sub_result[22] => or1.IN22
sub_result[23] => or1.IN23
sub_result[24] => or1.IN24
sub_result[25] => or1.IN25
sub_result[26] => or1.IN26
sub_result[27] => or1.IN27
sub_result[28] => or1.IN28
sub_result[29] => or1.IN29
sub_result[30] => or1.IN30
sub_result[31] => or1.IN31
isNotEqual <= or1.DB_MAX_OUTPUT_PORT_TYPE


|alu|isLessThan:islessthan
signa => andl2.IN0
signa => andl3.IN0
signa => andl1.IN0
signb => andl3.IN1
signb => andl1.IN1
signb => andl2.IN1
signr => andl1.IN2
signr => andl3.IN2
isLessThan <= or2.DB_MAX_OUTPUT_PORT_TYPE


|alu|bitwise_and:AND
out[0] <= and_loop[0].g1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and_loop[1].g1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and_loop[2].g1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and_loop[3].g1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and_loop[4].g1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and_loop[5].g1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and_loop[6].g1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and_loop[7].g1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and_loop[8].g1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and_loop[9].g1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and_loop[10].g1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and_loop[11].g1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and_loop[12].g1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and_loop[13].g1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and_loop[14].g1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and_loop[15].g1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and_loop[16].g1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and_loop[17].g1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and_loop[18].g1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and_loop[19].g1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and_loop[20].g1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and_loop[21].g1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and_loop[22].g1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and_loop[23].g1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and_loop[24].g1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and_loop[25].g1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and_loop[26].g1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and_loop[27].g1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and_loop[28].g1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and_loop[29].g1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and_loop[30].g1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and_loop[31].g1.DB_MAX_OUTPUT_PORT_TYPE
i0[0] => and_loop[0].g1.IN0
i0[1] => and_loop[1].g1.IN0
i0[2] => and_loop[2].g1.IN0
i0[3] => and_loop[3].g1.IN0
i0[4] => and_loop[4].g1.IN0
i0[5] => and_loop[5].g1.IN0
i0[6] => and_loop[6].g1.IN0
i0[7] => and_loop[7].g1.IN0
i0[8] => and_loop[8].g1.IN0
i0[9] => and_loop[9].g1.IN0
i0[10] => and_loop[10].g1.IN0
i0[11] => and_loop[11].g1.IN0
i0[12] => and_loop[12].g1.IN0
i0[13] => and_loop[13].g1.IN0
i0[14] => and_loop[14].g1.IN0
i0[15] => and_loop[15].g1.IN0
i0[16] => and_loop[16].g1.IN0
i0[17] => and_loop[17].g1.IN0
i0[18] => and_loop[18].g1.IN0
i0[19] => and_loop[19].g1.IN0
i0[20] => and_loop[20].g1.IN0
i0[21] => and_loop[21].g1.IN0
i0[22] => and_loop[22].g1.IN0
i0[23] => and_loop[23].g1.IN0
i0[24] => and_loop[24].g1.IN0
i0[25] => and_loop[25].g1.IN0
i0[26] => and_loop[26].g1.IN0
i0[27] => and_loop[27].g1.IN0
i0[28] => and_loop[28].g1.IN0
i0[29] => and_loop[29].g1.IN0
i0[30] => and_loop[30].g1.IN0
i0[31] => and_loop[31].g1.IN0
i1[0] => and_loop[0].g1.IN1
i1[1] => and_loop[1].g1.IN1
i1[2] => and_loop[2].g1.IN1
i1[3] => and_loop[3].g1.IN1
i1[4] => and_loop[4].g1.IN1
i1[5] => and_loop[5].g1.IN1
i1[6] => and_loop[6].g1.IN1
i1[7] => and_loop[7].g1.IN1
i1[8] => and_loop[8].g1.IN1
i1[9] => and_loop[9].g1.IN1
i1[10] => and_loop[10].g1.IN1
i1[11] => and_loop[11].g1.IN1
i1[12] => and_loop[12].g1.IN1
i1[13] => and_loop[13].g1.IN1
i1[14] => and_loop[14].g1.IN1
i1[15] => and_loop[15].g1.IN1
i1[16] => and_loop[16].g1.IN1
i1[17] => and_loop[17].g1.IN1
i1[18] => and_loop[18].g1.IN1
i1[19] => and_loop[19].g1.IN1
i1[20] => and_loop[20].g1.IN1
i1[21] => and_loop[21].g1.IN1
i1[22] => and_loop[22].g1.IN1
i1[23] => and_loop[23].g1.IN1
i1[24] => and_loop[24].g1.IN1
i1[25] => and_loop[25].g1.IN1
i1[26] => and_loop[26].g1.IN1
i1[27] => and_loop[27].g1.IN1
i1[28] => and_loop[28].g1.IN1
i1[29] => and_loop[29].g1.IN1
i1[30] => and_loop[30].g1.IN1
i1[31] => and_loop[31].g1.IN1


|alu|bitwise_or:OR
out[0] <= or_loop[0].g2.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= or_loop[1].g2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= or_loop[2].g2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= or_loop[3].g2.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= or_loop[4].g2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= or_loop[5].g2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= or_loop[6].g2.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= or_loop[7].g2.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= or_loop[8].g2.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= or_loop[9].g2.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= or_loop[10].g2.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= or_loop[11].g2.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= or_loop[12].g2.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= or_loop[13].g2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= or_loop[14].g2.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= or_loop[15].g2.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= or_loop[16].g2.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= or_loop[17].g2.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= or_loop[18].g2.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= or_loop[19].g2.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= or_loop[20].g2.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= or_loop[21].g2.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= or_loop[22].g2.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= or_loop[23].g2.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= or_loop[24].g2.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= or_loop[25].g2.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= or_loop[26].g2.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= or_loop[27].g2.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= or_loop[28].g2.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= or_loop[29].g2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= or_loop[30].g2.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= or_loop[31].g2.DB_MAX_OUTPUT_PORT_TYPE
i0[0] => or_loop[0].g2.IN0
i0[1] => or_loop[1].g2.IN0
i0[2] => or_loop[2].g2.IN0
i0[3] => or_loop[3].g2.IN0
i0[4] => or_loop[4].g2.IN0
i0[5] => or_loop[5].g2.IN0
i0[6] => or_loop[6].g2.IN0
i0[7] => or_loop[7].g2.IN0
i0[8] => or_loop[8].g2.IN0
i0[9] => or_loop[9].g2.IN0
i0[10] => or_loop[10].g2.IN0
i0[11] => or_loop[11].g2.IN0
i0[12] => or_loop[12].g2.IN0
i0[13] => or_loop[13].g2.IN0
i0[14] => or_loop[14].g2.IN0
i0[15] => or_loop[15].g2.IN0
i0[16] => or_loop[16].g2.IN0
i0[17] => or_loop[17].g2.IN0
i0[18] => or_loop[18].g2.IN0
i0[19] => or_loop[19].g2.IN0
i0[20] => or_loop[20].g2.IN0
i0[21] => or_loop[21].g2.IN0
i0[22] => or_loop[22].g2.IN0
i0[23] => or_loop[23].g2.IN0
i0[24] => or_loop[24].g2.IN0
i0[25] => or_loop[25].g2.IN0
i0[26] => or_loop[26].g2.IN0
i0[27] => or_loop[27].g2.IN0
i0[28] => or_loop[28].g2.IN0
i0[29] => or_loop[29].g2.IN0
i0[30] => or_loop[30].g2.IN0
i0[31] => or_loop[31].g2.IN0
i1[0] => or_loop[0].g2.IN1
i1[1] => or_loop[1].g2.IN1
i1[2] => or_loop[2].g2.IN1
i1[3] => or_loop[3].g2.IN1
i1[4] => or_loop[4].g2.IN1
i1[5] => or_loop[5].g2.IN1
i1[6] => or_loop[6].g2.IN1
i1[7] => or_loop[7].g2.IN1
i1[8] => or_loop[8].g2.IN1
i1[9] => or_loop[9].g2.IN1
i1[10] => or_loop[10].g2.IN1
i1[11] => or_loop[11].g2.IN1
i1[12] => or_loop[12].g2.IN1
i1[13] => or_loop[13].g2.IN1
i1[14] => or_loop[14].g2.IN1
i1[15] => or_loop[15].g2.IN1
i1[16] => or_loop[16].g2.IN1
i1[17] => or_loop[17].g2.IN1
i1[18] => or_loop[18].g2.IN1
i1[19] => or_loop[19].g2.IN1
i1[20] => or_loop[20].g2.IN1
i1[21] => or_loop[21].g2.IN1
i1[22] => or_loop[22].g2.IN1
i1[23] => or_loop[23].g2.IN1
i1[24] => or_loop[24].g2.IN1
i1[25] => or_loop[25].g2.IN1
i1[26] => or_loop[26].g2.IN1
i1[27] => or_loop[27].g2.IN1
i1[28] => or_loop[28].g2.IN1
i1[29] => or_loop[29].g2.IN1
i1[30] => or_loop[30].g2.IN1
i1[31] => or_loop[31].g2.IN1


|alu|SLL:SLL0
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
a[0] => result0[1].DATAB
a[0] => result0[0].DATAA
a[1] => result0[2].DATAB
a[1] => result0[1].DATAA
a[2] => result0[3].DATAB
a[2] => result0[2].DATAA
a[3] => result0[4].DATAB
a[3] => result0[3].DATAA
a[4] => result0[5].DATAB
a[4] => result0[4].DATAA
a[5] => result0[6].DATAB
a[5] => result0[5].DATAA
a[6] => result0[7].DATAB
a[6] => result0[6].DATAA
a[7] => result0[8].DATAB
a[7] => result0[7].DATAA
a[8] => result0[9].DATAB
a[8] => result0[8].DATAA
a[9] => result0[10].DATAB
a[9] => result0[9].DATAA
a[10] => result0[11].DATAB
a[10] => result0[10].DATAA
a[11] => result0[12].DATAB
a[11] => result0[11].DATAA
a[12] => result0[13].DATAB
a[12] => result0[12].DATAA
a[13] => result0[14].DATAB
a[13] => result0[13].DATAA
a[14] => result0[15].DATAB
a[14] => result0[14].DATAA
a[15] => result0[16].DATAB
a[15] => result0[15].DATAA
a[16] => result0[17].DATAB
a[16] => result0[16].DATAA
a[17] => result0[18].DATAB
a[17] => result0[17].DATAA
a[18] => result0[19].DATAB
a[18] => result0[18].DATAA
a[19] => result0[20].DATAB
a[19] => result0[19].DATAA
a[20] => result0[21].DATAB
a[20] => result0[20].DATAA
a[21] => result0[22].DATAB
a[21] => result0[21].DATAA
a[22] => result0[23].DATAB
a[22] => result0[22].DATAA
a[23] => result0[24].DATAB
a[23] => result0[23].DATAA
a[24] => result0[25].DATAB
a[24] => result0[24].DATAA
a[25] => result0[26].DATAB
a[25] => result0[25].DATAA
a[26] => result0[27].DATAB
a[26] => result0[26].DATAA
a[27] => result0[28].DATAB
a[27] => result0[27].DATAA
a[28] => result0[29].DATAB
a[28] => result0[28].DATAA
a[29] => result0[30].DATAB
a[29] => result0[29].DATAA
a[30] => result0[31].DATAB
a[30] => result0[30].DATAA
a[31] => result0[31].DATAA
ctrl_shiftamt[0] => result0[31].OUTPUTSELECT
ctrl_shiftamt[0] => result0[30].OUTPUTSELECT
ctrl_shiftamt[0] => result0[29].OUTPUTSELECT
ctrl_shiftamt[0] => result0[28].OUTPUTSELECT
ctrl_shiftamt[0] => result0[27].OUTPUTSELECT
ctrl_shiftamt[0] => result0[26].OUTPUTSELECT
ctrl_shiftamt[0] => result0[25].OUTPUTSELECT
ctrl_shiftamt[0] => result0[24].OUTPUTSELECT
ctrl_shiftamt[0] => result0[23].OUTPUTSELECT
ctrl_shiftamt[0] => result0[22].OUTPUTSELECT
ctrl_shiftamt[0] => result0[21].OUTPUTSELECT
ctrl_shiftamt[0] => result0[20].OUTPUTSELECT
ctrl_shiftamt[0] => result0[19].OUTPUTSELECT
ctrl_shiftamt[0] => result0[18].OUTPUTSELECT
ctrl_shiftamt[0] => result0[17].OUTPUTSELECT
ctrl_shiftamt[0] => result0[16].OUTPUTSELECT
ctrl_shiftamt[0] => result0[15].OUTPUTSELECT
ctrl_shiftamt[0] => result0[14].OUTPUTSELECT
ctrl_shiftamt[0] => result0[13].OUTPUTSELECT
ctrl_shiftamt[0] => result0[12].OUTPUTSELECT
ctrl_shiftamt[0] => result0[11].OUTPUTSELECT
ctrl_shiftamt[0] => result0[10].OUTPUTSELECT
ctrl_shiftamt[0] => result0[9].OUTPUTSELECT
ctrl_shiftamt[0] => result0[8].OUTPUTSELECT
ctrl_shiftamt[0] => result0[7].OUTPUTSELECT
ctrl_shiftamt[0] => result0[6].OUTPUTSELECT
ctrl_shiftamt[0] => result0[5].OUTPUTSELECT
ctrl_shiftamt[0] => result0[4].OUTPUTSELECT
ctrl_shiftamt[0] => result0[3].OUTPUTSELECT
ctrl_shiftamt[0] => result0[2].OUTPUTSELECT
ctrl_shiftamt[0] => result0[1].OUTPUTSELECT
ctrl_shiftamt[0] => result0[0].OUTPUTSELECT
ctrl_shiftamt[1] => result1[31].OUTPUTSELECT
ctrl_shiftamt[1] => result1[30].OUTPUTSELECT
ctrl_shiftamt[1] => result1[29].OUTPUTSELECT
ctrl_shiftamt[1] => result1[28].OUTPUTSELECT
ctrl_shiftamt[1] => result1[27].OUTPUTSELECT
ctrl_shiftamt[1] => result1[26].OUTPUTSELECT
ctrl_shiftamt[1] => result1[25].OUTPUTSELECT
ctrl_shiftamt[1] => result1[24].OUTPUTSELECT
ctrl_shiftamt[1] => result1[23].OUTPUTSELECT
ctrl_shiftamt[1] => result1[22].OUTPUTSELECT
ctrl_shiftamt[1] => result1[21].OUTPUTSELECT
ctrl_shiftamt[1] => result1[20].OUTPUTSELECT
ctrl_shiftamt[1] => result1[19].OUTPUTSELECT
ctrl_shiftamt[1] => result1[18].OUTPUTSELECT
ctrl_shiftamt[1] => result1[17].OUTPUTSELECT
ctrl_shiftamt[1] => result1[16].OUTPUTSELECT
ctrl_shiftamt[1] => result1[15].OUTPUTSELECT
ctrl_shiftamt[1] => result1[14].OUTPUTSELECT
ctrl_shiftamt[1] => result1[13].OUTPUTSELECT
ctrl_shiftamt[1] => result1[12].OUTPUTSELECT
ctrl_shiftamt[1] => result1[11].OUTPUTSELECT
ctrl_shiftamt[1] => result1[10].OUTPUTSELECT
ctrl_shiftamt[1] => result1[9].OUTPUTSELECT
ctrl_shiftamt[1] => result1[8].OUTPUTSELECT
ctrl_shiftamt[1] => result1[7].OUTPUTSELECT
ctrl_shiftamt[1] => result1[6].OUTPUTSELECT
ctrl_shiftamt[1] => result1[5].OUTPUTSELECT
ctrl_shiftamt[1] => result1[4].OUTPUTSELECT
ctrl_shiftamt[1] => result1[3].OUTPUTSELECT
ctrl_shiftamt[1] => result1[2].OUTPUTSELECT
ctrl_shiftamt[1] => result1[1].OUTPUTSELECT
ctrl_shiftamt[1] => result1[0].OUTPUTSELECT
ctrl_shiftamt[2] => result2[31].OUTPUTSELECT
ctrl_shiftamt[2] => result2[30].OUTPUTSELECT
ctrl_shiftamt[2] => result2[29].OUTPUTSELECT
ctrl_shiftamt[2] => result2[28].OUTPUTSELECT
ctrl_shiftamt[2] => result2[27].OUTPUTSELECT
ctrl_shiftamt[2] => result2[26].OUTPUTSELECT
ctrl_shiftamt[2] => result2[25].OUTPUTSELECT
ctrl_shiftamt[2] => result2[24].OUTPUTSELECT
ctrl_shiftamt[2] => result2[23].OUTPUTSELECT
ctrl_shiftamt[2] => result2[22].OUTPUTSELECT
ctrl_shiftamt[2] => result2[21].OUTPUTSELECT
ctrl_shiftamt[2] => result2[20].OUTPUTSELECT
ctrl_shiftamt[2] => result2[19].OUTPUTSELECT
ctrl_shiftamt[2] => result2[18].OUTPUTSELECT
ctrl_shiftamt[2] => result2[17].OUTPUTSELECT
ctrl_shiftamt[2] => result2[16].OUTPUTSELECT
ctrl_shiftamt[2] => result2[15].OUTPUTSELECT
ctrl_shiftamt[2] => result2[14].OUTPUTSELECT
ctrl_shiftamt[2] => result2[13].OUTPUTSELECT
ctrl_shiftamt[2] => result2[12].OUTPUTSELECT
ctrl_shiftamt[2] => result2[11].OUTPUTSELECT
ctrl_shiftamt[2] => result2[10].OUTPUTSELECT
ctrl_shiftamt[2] => result2[9].OUTPUTSELECT
ctrl_shiftamt[2] => result2[8].OUTPUTSELECT
ctrl_shiftamt[2] => result2[7].OUTPUTSELECT
ctrl_shiftamt[2] => result2[6].OUTPUTSELECT
ctrl_shiftamt[2] => result2[5].OUTPUTSELECT
ctrl_shiftamt[2] => result2[4].OUTPUTSELECT
ctrl_shiftamt[2] => result2[3].OUTPUTSELECT
ctrl_shiftamt[2] => result2[2].OUTPUTSELECT
ctrl_shiftamt[2] => result2[1].OUTPUTSELECT
ctrl_shiftamt[2] => result2[0].OUTPUTSELECT
ctrl_shiftamt[3] => result3[31].OUTPUTSELECT
ctrl_shiftamt[3] => result3[30].OUTPUTSELECT
ctrl_shiftamt[3] => result3[29].OUTPUTSELECT
ctrl_shiftamt[3] => result3[28].OUTPUTSELECT
ctrl_shiftamt[3] => result3[27].OUTPUTSELECT
ctrl_shiftamt[3] => result3[26].OUTPUTSELECT
ctrl_shiftamt[3] => result3[25].OUTPUTSELECT
ctrl_shiftamt[3] => result3[24].OUTPUTSELECT
ctrl_shiftamt[3] => result3[23].OUTPUTSELECT
ctrl_shiftamt[3] => result3[22].OUTPUTSELECT
ctrl_shiftamt[3] => result3[21].OUTPUTSELECT
ctrl_shiftamt[3] => result3[20].OUTPUTSELECT
ctrl_shiftamt[3] => result3[19].OUTPUTSELECT
ctrl_shiftamt[3] => result3[18].OUTPUTSELECT
ctrl_shiftamt[3] => result3[17].OUTPUTSELECT
ctrl_shiftamt[3] => result3[16].OUTPUTSELECT
ctrl_shiftamt[3] => result3[15].OUTPUTSELECT
ctrl_shiftamt[3] => result3[14].OUTPUTSELECT
ctrl_shiftamt[3] => result3[13].OUTPUTSELECT
ctrl_shiftamt[3] => result3[12].OUTPUTSELECT
ctrl_shiftamt[3] => result3[11].OUTPUTSELECT
ctrl_shiftamt[3] => result3[10].OUTPUTSELECT
ctrl_shiftamt[3] => result3[9].OUTPUTSELECT
ctrl_shiftamt[3] => result3[8].OUTPUTSELECT
ctrl_shiftamt[3] => result3[7].OUTPUTSELECT
ctrl_shiftamt[3] => result3[6].OUTPUTSELECT
ctrl_shiftamt[3] => result3[5].OUTPUTSELECT
ctrl_shiftamt[3] => result3[4].OUTPUTSELECT
ctrl_shiftamt[3] => result3[3].OUTPUTSELECT
ctrl_shiftamt[3] => result3[2].OUTPUTSELECT
ctrl_shiftamt[3] => result3[1].OUTPUTSELECT
ctrl_shiftamt[3] => result3[0].OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT
ctrl_shiftamt[4] => result.OUTPUTSELECT


|alu|SRA:SRA0
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
a[0] => result0[0].DATAA
a[0] => result5[0].DATAA
a[1] => result0[1].DATAA
a[1] => result0[0].DATAB
a[1] => result5[1].DATAA
a[1] => result5[0].DATAB
a[2] => result0[2].DATAA
a[2] => result0[1].DATAB
a[2] => result5[2].DATAA
a[2] => result5[1].DATAB
a[3] => result0[3].DATAA
a[3] => result0[2].DATAB
a[3] => result5[3].DATAA
a[3] => result5[2].DATAB
a[4] => result0[4].DATAA
a[4] => result0[3].DATAB
a[4] => result5[4].DATAA
a[4] => result5[3].DATAB
a[5] => result0[5].DATAA
a[5] => result0[4].DATAB
a[5] => result5[5].DATAA
a[5] => result5[4].DATAB
a[6] => result0[6].DATAA
a[6] => result0[5].DATAB
a[6] => result5[6].DATAA
a[6] => result5[5].DATAB
a[7] => result0[7].DATAA
a[7] => result0[6].DATAB
a[7] => result5[7].DATAA
a[7] => result5[6].DATAB
a[8] => result0[8].DATAA
a[8] => result0[7].DATAB
a[8] => result5[8].DATAA
a[8] => result5[7].DATAB
a[9] => result0[9].DATAA
a[9] => result0[8].DATAB
a[9] => result5[9].DATAA
a[9] => result5[8].DATAB
a[10] => result0[10].DATAA
a[10] => result0[9].DATAB
a[10] => result5[10].DATAA
a[10] => result5[9].DATAB
a[11] => result0[11].DATAA
a[11] => result0[10].DATAB
a[11] => result5[11].DATAA
a[11] => result5[10].DATAB
a[12] => result0[12].DATAA
a[12] => result0[11].DATAB
a[12] => result5[12].DATAA
a[12] => result5[11].DATAB
a[13] => result0[13].DATAA
a[13] => result0[12].DATAB
a[13] => result5[13].DATAA
a[13] => result5[12].DATAB
a[14] => result0[14].DATAA
a[14] => result0[13].DATAB
a[14] => result5[14].DATAA
a[14] => result5[13].DATAB
a[15] => result0[15].DATAA
a[15] => result0[14].DATAB
a[15] => result5[15].DATAA
a[15] => result5[14].DATAB
a[16] => result0[16].DATAA
a[16] => result0[15].DATAB
a[16] => result5[16].DATAA
a[16] => result5[15].DATAB
a[17] => result0[17].DATAA
a[17] => result0[16].DATAB
a[17] => result5[17].DATAA
a[17] => result5[16].DATAB
a[18] => result0[18].DATAA
a[18] => result0[17].DATAB
a[18] => result5[18].DATAA
a[18] => result5[17].DATAB
a[19] => result0[19].DATAA
a[19] => result0[18].DATAB
a[19] => result5[19].DATAA
a[19] => result5[18].DATAB
a[20] => result0[20].DATAA
a[20] => result0[19].DATAB
a[20] => result5[20].DATAA
a[20] => result5[19].DATAB
a[21] => result0[21].DATAA
a[21] => result0[20].DATAB
a[21] => result5[21].DATAA
a[21] => result5[20].DATAB
a[22] => result0[22].DATAA
a[22] => result0[21].DATAB
a[22] => result5[22].DATAA
a[22] => result5[21].DATAB
a[23] => result0[23].DATAA
a[23] => result0[22].DATAB
a[23] => result5[23].DATAA
a[23] => result5[22].DATAB
a[24] => result0[24].DATAA
a[24] => result0[23].DATAB
a[24] => result5[24].DATAA
a[24] => result5[23].DATAB
a[25] => result0[25].DATAA
a[25] => result0[24].DATAB
a[25] => result5[25].DATAA
a[25] => result5[24].DATAB
a[26] => result0[26].DATAA
a[26] => result0[25].DATAB
a[26] => result5[26].DATAA
a[26] => result5[25].DATAB
a[27] => result0[27].DATAA
a[27] => result0[26].DATAB
a[27] => result5[27].DATAA
a[27] => result5[26].DATAB
a[28] => result0[28].DATAA
a[28] => result0[27].DATAB
a[28] => result5[28].DATAA
a[28] => result5[27].DATAB
a[29] => result0[29].DATAA
a[29] => result0[28].DATAB
a[29] => result5[29].DATAA
a[29] => result5[28].DATAB
a[30] => result0[30].DATAA
a[30] => result0[29].DATAB
a[30] => result5[30].DATAA
a[30] => result5[29].DATAB
a[31] => result0[31].DATAA
a[31] => result0[30].DATAB
a[31] => result5[31].DATAA
a[31] => result5[30].DATAB
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
a[31] => result.OUTPUTSELECT
ctrl_shiftamt[0] => result0[31].OUTPUTSELECT
ctrl_shiftamt[0] => result0[30].OUTPUTSELECT
ctrl_shiftamt[0] => result0[29].OUTPUTSELECT
ctrl_shiftamt[0] => result0[28].OUTPUTSELECT
ctrl_shiftamt[0] => result0[27].OUTPUTSELECT
ctrl_shiftamt[0] => result0[26].OUTPUTSELECT
ctrl_shiftamt[0] => result0[25].OUTPUTSELECT
ctrl_shiftamt[0] => result0[24].OUTPUTSELECT
ctrl_shiftamt[0] => result0[23].OUTPUTSELECT
ctrl_shiftamt[0] => result0[22].OUTPUTSELECT
ctrl_shiftamt[0] => result0[21].OUTPUTSELECT
ctrl_shiftamt[0] => result0[20].OUTPUTSELECT
ctrl_shiftamt[0] => result0[19].OUTPUTSELECT
ctrl_shiftamt[0] => result0[18].OUTPUTSELECT
ctrl_shiftamt[0] => result0[17].OUTPUTSELECT
ctrl_shiftamt[0] => result0[16].OUTPUTSELECT
ctrl_shiftamt[0] => result0[15].OUTPUTSELECT
ctrl_shiftamt[0] => result0[14].OUTPUTSELECT
ctrl_shiftamt[0] => result0[13].OUTPUTSELECT
ctrl_shiftamt[0] => result0[12].OUTPUTSELECT
ctrl_shiftamt[0] => result0[11].OUTPUTSELECT
ctrl_shiftamt[0] => result0[10].OUTPUTSELECT
ctrl_shiftamt[0] => result0[9].OUTPUTSELECT
ctrl_shiftamt[0] => result0[8].OUTPUTSELECT
ctrl_shiftamt[0] => result0[7].OUTPUTSELECT
ctrl_shiftamt[0] => result0[6].OUTPUTSELECT
ctrl_shiftamt[0] => result0[5].OUTPUTSELECT
ctrl_shiftamt[0] => result0[4].OUTPUTSELECT
ctrl_shiftamt[0] => result0[3].OUTPUTSELECT
ctrl_shiftamt[0] => result0[2].OUTPUTSELECT
ctrl_shiftamt[0] => result0[1].OUTPUTSELECT
ctrl_shiftamt[0] => result0[0].OUTPUTSELECT
ctrl_shiftamt[0] => result5[31].OUTPUTSELECT
ctrl_shiftamt[0] => result5[30].OUTPUTSELECT
ctrl_shiftamt[0] => result5[29].OUTPUTSELECT
ctrl_shiftamt[0] => result5[28].OUTPUTSELECT
ctrl_shiftamt[0] => result5[27].OUTPUTSELECT
ctrl_shiftamt[0] => result5[26].OUTPUTSELECT
ctrl_shiftamt[0] => result5[25].OUTPUTSELECT
ctrl_shiftamt[0] => result5[24].OUTPUTSELECT
ctrl_shiftamt[0] => result5[23].OUTPUTSELECT
ctrl_shiftamt[0] => result5[22].OUTPUTSELECT
ctrl_shiftamt[0] => result5[21].OUTPUTSELECT
ctrl_shiftamt[0] => result5[20].OUTPUTSELECT
ctrl_shiftamt[0] => result5[19].OUTPUTSELECT
ctrl_shiftamt[0] => result5[18].OUTPUTSELECT
ctrl_shiftamt[0] => result5[17].OUTPUTSELECT
ctrl_shiftamt[0] => result5[16].OUTPUTSELECT
ctrl_shiftamt[0] => result5[15].OUTPUTSELECT
ctrl_shiftamt[0] => result5[14].OUTPUTSELECT
ctrl_shiftamt[0] => result5[13].OUTPUTSELECT
ctrl_shiftamt[0] => result5[12].OUTPUTSELECT
ctrl_shiftamt[0] => result5[11].OUTPUTSELECT
ctrl_shiftamt[0] => result5[10].OUTPUTSELECT
ctrl_shiftamt[0] => result5[9].OUTPUTSELECT
ctrl_shiftamt[0] => result5[8].OUTPUTSELECT
ctrl_shiftamt[0] => result5[7].OUTPUTSELECT
ctrl_shiftamt[0] => result5[6].OUTPUTSELECT
ctrl_shiftamt[0] => result5[5].OUTPUTSELECT
ctrl_shiftamt[0] => result5[4].OUTPUTSELECT
ctrl_shiftamt[0] => result5[3].OUTPUTSELECT
ctrl_shiftamt[0] => result5[2].OUTPUTSELECT
ctrl_shiftamt[0] => result5[1].OUTPUTSELECT
ctrl_shiftamt[0] => result5[0].OUTPUTSELECT
ctrl_shiftamt[1] => result1[31].OUTPUTSELECT
ctrl_shiftamt[1] => result1[30].OUTPUTSELECT
ctrl_shiftamt[1] => result1[29].OUTPUTSELECT
ctrl_shiftamt[1] => result1[28].OUTPUTSELECT
ctrl_shiftamt[1] => result1[27].OUTPUTSELECT
ctrl_shiftamt[1] => result1[26].OUTPUTSELECT
ctrl_shiftamt[1] => result1[25].OUTPUTSELECT
ctrl_shiftamt[1] => result1[24].OUTPUTSELECT
ctrl_shiftamt[1] => result1[23].OUTPUTSELECT
ctrl_shiftamt[1] => result1[22].OUTPUTSELECT
ctrl_shiftamt[1] => result1[21].OUTPUTSELECT
ctrl_shiftamt[1] => result1[20].OUTPUTSELECT
ctrl_shiftamt[1] => result1[19].OUTPUTSELECT
ctrl_shiftamt[1] => result1[18].OUTPUTSELECT
ctrl_shiftamt[1] => result1[17].OUTPUTSELECT
ctrl_shiftamt[1] => result1[16].OUTPUTSELECT
ctrl_shiftamt[1] => result1[15].OUTPUTSELECT
ctrl_shiftamt[1] => result1[14].OUTPUTSELECT
ctrl_shiftamt[1] => result1[13].OUTPUTSELECT
ctrl_shiftamt[1] => result1[12].OUTPUTSELECT
ctrl_shiftamt[1] => result1[11].OUTPUTSELECT
ctrl_shiftamt[1] => result1[10].OUTPUTSELECT
ctrl_shiftamt[1] => result1[9].OUTPUTSELECT
ctrl_shiftamt[1] => result1[8].OUTPUTSELECT
ctrl_shiftamt[1] => result1[7].OUTPUTSELECT
ctrl_shiftamt[1] => result1[6].OUTPUTSELECT
ctrl_shiftamt[1] => result1[5].OUTPUTSELECT
ctrl_shiftamt[1] => result1[4].OUTPUTSELECT
ctrl_shiftamt[1] => result1[3].OUTPUTSELECT
ctrl_shiftamt[1] => result1[2].OUTPUTSELECT
ctrl_shiftamt[1] => result1[1].OUTPUTSELECT
ctrl_shiftamt[1] => result1[0].OUTPUTSELECT
ctrl_shiftamt[1] => result6[31].OUTPUTSELECT
ctrl_shiftamt[1] => result6[30].OUTPUTSELECT
ctrl_shiftamt[1] => result6[29].OUTPUTSELECT
ctrl_shiftamt[1] => result6[28].OUTPUTSELECT
ctrl_shiftamt[1] => result6[27].OUTPUTSELECT
ctrl_shiftamt[1] => result6[26].OUTPUTSELECT
ctrl_shiftamt[1] => result6[25].OUTPUTSELECT
ctrl_shiftamt[1] => result6[24].OUTPUTSELECT
ctrl_shiftamt[1] => result6[23].OUTPUTSELECT
ctrl_shiftamt[1] => result6[22].OUTPUTSELECT
ctrl_shiftamt[1] => result6[21].OUTPUTSELECT
ctrl_shiftamt[1] => result6[20].OUTPUTSELECT
ctrl_shiftamt[1] => result6[19].OUTPUTSELECT
ctrl_shiftamt[1] => result6[18].OUTPUTSELECT
ctrl_shiftamt[1] => result6[17].OUTPUTSELECT
ctrl_shiftamt[1] => result6[16].OUTPUTSELECT
ctrl_shiftamt[1] => result6[15].OUTPUTSELECT
ctrl_shiftamt[1] => result6[14].OUTPUTSELECT
ctrl_shiftamt[1] => result6[13].OUTPUTSELECT
ctrl_shiftamt[1] => result6[12].OUTPUTSELECT
ctrl_shiftamt[1] => result6[11].OUTPUTSELECT
ctrl_shiftamt[1] => result6[10].OUTPUTSELECT
ctrl_shiftamt[1] => result6[9].OUTPUTSELECT
ctrl_shiftamt[1] => result6[8].OUTPUTSELECT
ctrl_shiftamt[1] => result6[7].OUTPUTSELECT
ctrl_shiftamt[1] => result6[6].OUTPUTSELECT
ctrl_shiftamt[1] => result6[5].OUTPUTSELECT
ctrl_shiftamt[1] => result6[4].OUTPUTSELECT
ctrl_shiftamt[1] => result6[3].OUTPUTSELECT
ctrl_shiftamt[1] => result6[2].OUTPUTSELECT
ctrl_shiftamt[1] => result6[1].OUTPUTSELECT
ctrl_shiftamt[1] => result6[0].OUTPUTSELECT
ctrl_shiftamt[2] => result2[31].OUTPUTSELECT
ctrl_shiftamt[2] => result2[30].OUTPUTSELECT
ctrl_shiftamt[2] => result2[29].OUTPUTSELECT
ctrl_shiftamt[2] => result2[28].OUTPUTSELECT
ctrl_shiftamt[2] => result2[27].OUTPUTSELECT
ctrl_shiftamt[2] => result2[26].OUTPUTSELECT
ctrl_shiftamt[2] => result2[25].OUTPUTSELECT
ctrl_shiftamt[2] => result2[24].OUTPUTSELECT
ctrl_shiftamt[2] => result2[23].OUTPUTSELECT
ctrl_shiftamt[2] => result2[22].OUTPUTSELECT
ctrl_shiftamt[2] => result2[21].OUTPUTSELECT
ctrl_shiftamt[2] => result2[20].OUTPUTSELECT
ctrl_shiftamt[2] => result2[19].OUTPUTSELECT
ctrl_shiftamt[2] => result2[18].OUTPUTSELECT
ctrl_shiftamt[2] => result2[17].OUTPUTSELECT
ctrl_shiftamt[2] => result2[16].OUTPUTSELECT
ctrl_shiftamt[2] => result2[15].OUTPUTSELECT
ctrl_shiftamt[2] => result2[14].OUTPUTSELECT
ctrl_shiftamt[2] => result2[13].OUTPUTSELECT
ctrl_shiftamt[2] => result2[12].OUTPUTSELECT
ctrl_shiftamt[2] => result2[11].OUTPUTSELECT
ctrl_shiftamt[2] => result2[10].OUTPUTSELECT
ctrl_shiftamt[2] => result2[9].OUTPUTSELECT
ctrl_shiftamt[2] => result2[8].OUTPUTSELECT
ctrl_shiftamt[2] => result2[7].OUTPUTSELECT
ctrl_shiftamt[2] => result2[6].OUTPUTSELECT
ctrl_shiftamt[2] => result2[5].OUTPUTSELECT
ctrl_shiftamt[2] => result2[4].OUTPUTSELECT
ctrl_shiftamt[2] => result2[3].OUTPUTSELECT
ctrl_shiftamt[2] => result2[2].OUTPUTSELECT
ctrl_shiftamt[2] => result2[1].OUTPUTSELECT
ctrl_shiftamt[2] => result2[0].OUTPUTSELECT
ctrl_shiftamt[2] => result7[31].OUTPUTSELECT
ctrl_shiftamt[2] => result7[30].OUTPUTSELECT
ctrl_shiftamt[2] => result7[29].OUTPUTSELECT
ctrl_shiftamt[2] => result7[28].OUTPUTSELECT
ctrl_shiftamt[2] => result7[27].OUTPUTSELECT
ctrl_shiftamt[2] => result7[26].OUTPUTSELECT
ctrl_shiftamt[2] => result7[25].OUTPUTSELECT
ctrl_shiftamt[2] => result7[24].OUTPUTSELECT
ctrl_shiftamt[2] => result7[23].OUTPUTSELECT
ctrl_shiftamt[2] => result7[22].OUTPUTSELECT
ctrl_shiftamt[2] => result7[21].OUTPUTSELECT
ctrl_shiftamt[2] => result7[20].OUTPUTSELECT
ctrl_shiftamt[2] => result7[19].OUTPUTSELECT
ctrl_shiftamt[2] => result7[18].OUTPUTSELECT
ctrl_shiftamt[2] => result7[17].OUTPUTSELECT
ctrl_shiftamt[2] => result7[16].OUTPUTSELECT
ctrl_shiftamt[2] => result7[15].OUTPUTSELECT
ctrl_shiftamt[2] => result7[14].OUTPUTSELECT
ctrl_shiftamt[2] => result7[13].OUTPUTSELECT
ctrl_shiftamt[2] => result7[12].OUTPUTSELECT
ctrl_shiftamt[2] => result7[11].OUTPUTSELECT
ctrl_shiftamt[2] => result7[10].OUTPUTSELECT
ctrl_shiftamt[2] => result7[9].OUTPUTSELECT
ctrl_shiftamt[2] => result7[8].OUTPUTSELECT
ctrl_shiftamt[2] => result7[7].OUTPUTSELECT
ctrl_shiftamt[2] => result7[6].OUTPUTSELECT
ctrl_shiftamt[2] => result7[5].OUTPUTSELECT
ctrl_shiftamt[2] => result7[4].OUTPUTSELECT
ctrl_shiftamt[2] => result7[3].OUTPUTSELECT
ctrl_shiftamt[2] => result7[2].OUTPUTSELECT
ctrl_shiftamt[2] => result7[1].OUTPUTSELECT
ctrl_shiftamt[2] => result7[0].OUTPUTSELECT
ctrl_shiftamt[3] => result3[31].OUTPUTSELECT
ctrl_shiftamt[3] => result3[30].OUTPUTSELECT
ctrl_shiftamt[3] => result3[29].OUTPUTSELECT
ctrl_shiftamt[3] => result3[28].OUTPUTSELECT
ctrl_shiftamt[3] => result3[27].OUTPUTSELECT
ctrl_shiftamt[3] => result3[26].OUTPUTSELECT
ctrl_shiftamt[3] => result3[25].OUTPUTSELECT
ctrl_shiftamt[3] => result3[24].OUTPUTSELECT
ctrl_shiftamt[3] => result3[23].OUTPUTSELECT
ctrl_shiftamt[3] => result3[22].OUTPUTSELECT
ctrl_shiftamt[3] => result3[21].OUTPUTSELECT
ctrl_shiftamt[3] => result3[20].OUTPUTSELECT
ctrl_shiftamt[3] => result3[19].OUTPUTSELECT
ctrl_shiftamt[3] => result3[18].OUTPUTSELECT
ctrl_shiftamt[3] => result3[17].OUTPUTSELECT
ctrl_shiftamt[3] => result3[16].OUTPUTSELECT
ctrl_shiftamt[3] => result3[15].OUTPUTSELECT
ctrl_shiftamt[3] => result3[14].OUTPUTSELECT
ctrl_shiftamt[3] => result3[13].OUTPUTSELECT
ctrl_shiftamt[3] => result3[12].OUTPUTSELECT
ctrl_shiftamt[3] => result3[11].OUTPUTSELECT
ctrl_shiftamt[3] => result3[10].OUTPUTSELECT
ctrl_shiftamt[3] => result3[9].OUTPUTSELECT
ctrl_shiftamt[3] => result3[8].OUTPUTSELECT
ctrl_shiftamt[3] => result3[7].OUTPUTSELECT
ctrl_shiftamt[3] => result3[6].OUTPUTSELECT
ctrl_shiftamt[3] => result3[5].OUTPUTSELECT
ctrl_shiftamt[3] => result3[4].OUTPUTSELECT
ctrl_shiftamt[3] => result3[3].OUTPUTSELECT
ctrl_shiftamt[3] => result3[2].OUTPUTSELECT
ctrl_shiftamt[3] => result3[1].OUTPUTSELECT
ctrl_shiftamt[3] => result3[0].OUTPUTSELECT
ctrl_shiftamt[3] => result8[31].OUTPUTSELECT
ctrl_shiftamt[3] => result8[30].OUTPUTSELECT
ctrl_shiftamt[3] => result8[29].OUTPUTSELECT
ctrl_shiftamt[3] => result8[28].OUTPUTSELECT
ctrl_shiftamt[3] => result8[27].OUTPUTSELECT
ctrl_shiftamt[3] => result8[26].OUTPUTSELECT
ctrl_shiftamt[3] => result8[25].OUTPUTSELECT
ctrl_shiftamt[3] => result8[24].OUTPUTSELECT
ctrl_shiftamt[3] => result8[23].OUTPUTSELECT
ctrl_shiftamt[3] => result8[22].OUTPUTSELECT
ctrl_shiftamt[3] => result8[21].OUTPUTSELECT
ctrl_shiftamt[3] => result8[20].OUTPUTSELECT
ctrl_shiftamt[3] => result8[19].OUTPUTSELECT
ctrl_shiftamt[3] => result8[18].OUTPUTSELECT
ctrl_shiftamt[3] => result8[17].OUTPUTSELECT
ctrl_shiftamt[3] => result8[16].OUTPUTSELECT
ctrl_shiftamt[3] => result8[15].OUTPUTSELECT
ctrl_shiftamt[3] => result8[14].OUTPUTSELECT
ctrl_shiftamt[3] => result8[13].OUTPUTSELECT
ctrl_shiftamt[3] => result8[12].OUTPUTSELECT
ctrl_shiftamt[3] => result8[11].OUTPUTSELECT
ctrl_shiftamt[3] => result8[10].OUTPUTSELECT
ctrl_shiftamt[3] => result8[9].OUTPUTSELECT
ctrl_shiftamt[3] => result8[8].OUTPUTSELECT
ctrl_shiftamt[3] => result8[7].OUTPUTSELECT
ctrl_shiftamt[3] => result8[6].OUTPUTSELECT
ctrl_shiftamt[3] => result8[5].OUTPUTSELECT
ctrl_shiftamt[3] => result8[4].OUTPUTSELECT
ctrl_shiftamt[3] => result8[3].OUTPUTSELECT
ctrl_shiftamt[3] => result8[2].OUTPUTSELECT
ctrl_shiftamt[3] => result8[1].OUTPUTSELECT
ctrl_shiftamt[3] => result8[0].OUTPUTSELECT
ctrl_shiftamt[4] => result4[31].OUTPUTSELECT
ctrl_shiftamt[4] => result4[30].OUTPUTSELECT
ctrl_shiftamt[4] => result4[29].OUTPUTSELECT
ctrl_shiftamt[4] => result4[28].OUTPUTSELECT
ctrl_shiftamt[4] => result4[27].OUTPUTSELECT
ctrl_shiftamt[4] => result4[26].OUTPUTSELECT
ctrl_shiftamt[4] => result4[25].OUTPUTSELECT
ctrl_shiftamt[4] => result4[24].OUTPUTSELECT
ctrl_shiftamt[4] => result4[23].OUTPUTSELECT
ctrl_shiftamt[4] => result4[22].OUTPUTSELECT
ctrl_shiftamt[4] => result4[21].OUTPUTSELECT
ctrl_shiftamt[4] => result4[20].OUTPUTSELECT
ctrl_shiftamt[4] => result4[19].OUTPUTSELECT
ctrl_shiftamt[4] => result4[18].OUTPUTSELECT
ctrl_shiftamt[4] => result4[17].OUTPUTSELECT
ctrl_shiftamt[4] => result4[16].OUTPUTSELECT
ctrl_shiftamt[4] => result4[15].OUTPUTSELECT
ctrl_shiftamt[4] => result4[14].OUTPUTSELECT
ctrl_shiftamt[4] => result4[13].OUTPUTSELECT
ctrl_shiftamt[4] => result4[12].OUTPUTSELECT
ctrl_shiftamt[4] => result4[11].OUTPUTSELECT
ctrl_shiftamt[4] => result4[10].OUTPUTSELECT
ctrl_shiftamt[4] => result4[9].OUTPUTSELECT
ctrl_shiftamt[4] => result4[8].OUTPUTSELECT
ctrl_shiftamt[4] => result4[7].OUTPUTSELECT
ctrl_shiftamt[4] => result4[6].OUTPUTSELECT
ctrl_shiftamt[4] => result4[5].OUTPUTSELECT
ctrl_shiftamt[4] => result4[4].OUTPUTSELECT
ctrl_shiftamt[4] => result4[3].OUTPUTSELECT
ctrl_shiftamt[4] => result4[2].OUTPUTSELECT
ctrl_shiftamt[4] => result4[1].OUTPUTSELECT
ctrl_shiftamt[4] => result4[0].OUTPUTSELECT
ctrl_shiftamt[4] => result9[31].OUTPUTSELECT
ctrl_shiftamt[4] => result9[30].OUTPUTSELECT
ctrl_shiftamt[4] => result9[29].OUTPUTSELECT
ctrl_shiftamt[4] => result9[28].OUTPUTSELECT
ctrl_shiftamt[4] => result9[27].OUTPUTSELECT
ctrl_shiftamt[4] => result9[26].OUTPUTSELECT
ctrl_shiftamt[4] => result9[25].OUTPUTSELECT
ctrl_shiftamt[4] => result9[24].OUTPUTSELECT
ctrl_shiftamt[4] => result9[23].OUTPUTSELECT
ctrl_shiftamt[4] => result9[22].OUTPUTSELECT
ctrl_shiftamt[4] => result9[21].OUTPUTSELECT
ctrl_shiftamt[4] => result9[20].OUTPUTSELECT
ctrl_shiftamt[4] => result9[19].OUTPUTSELECT
ctrl_shiftamt[4] => result9[18].OUTPUTSELECT
ctrl_shiftamt[4] => result9[17].OUTPUTSELECT
ctrl_shiftamt[4] => result9[16].OUTPUTSELECT
ctrl_shiftamt[4] => result9[15].OUTPUTSELECT
ctrl_shiftamt[4] => result9[14].OUTPUTSELECT
ctrl_shiftamt[4] => result9[13].OUTPUTSELECT
ctrl_shiftamt[4] => result9[12].OUTPUTSELECT
ctrl_shiftamt[4] => result9[11].OUTPUTSELECT
ctrl_shiftamt[4] => result9[10].OUTPUTSELECT
ctrl_shiftamt[4] => result9[9].OUTPUTSELECT
ctrl_shiftamt[4] => result9[8].OUTPUTSELECT
ctrl_shiftamt[4] => result9[7].OUTPUTSELECT
ctrl_shiftamt[4] => result9[6].OUTPUTSELECT
ctrl_shiftamt[4] => result9[5].OUTPUTSELECT
ctrl_shiftamt[4] => result9[4].OUTPUTSELECT
ctrl_shiftamt[4] => result9[3].OUTPUTSELECT
ctrl_shiftamt[4] => result9[2].OUTPUTSELECT
ctrl_shiftamt[4] => result9[1].OUTPUTSELECT
ctrl_shiftamt[4] => result9[0].OUTPUTSELECT


