// Seed: 2177904629
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_4 = 32'd89
) (
    input wor _id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    output supply0 _id_4
);
  assign id_2 = 1;
  struct packed {
    logic [1 : id_4  != "" <  id_0] id_6;
    id_7 id_8;
  } id_9;
  assign id_2 = 1;
  always @(posedge id_9.id_6 or posedge -1)
    if (1 != 1) id_9.id_7 <= 1;
    else if ("") assign id_9.id_8 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
endmodule
