Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:21:49 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 uut/dividend_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 3.340ns (51.647%)  route 3.127ns (48.353%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, estimated)     1.571     5.079    uut/clk_100mhz_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  uut/dividend_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  uut/dividend_reg[9][31]/Q
                         net (fo=4, estimated)        1.761     7.318    uut/dividend_reg[9]_6[31]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.614 r  uut/dividend_reg[30][20]_srl21_i_36/O
                         net (fo=1, routed)           0.000     7.614    uut/dividend_reg[30][20]_srl21_i_36_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.146 r  uut/dividend_reg[30][20]_srl21_i_20/CO[3]
                         net (fo=1, estimated)        0.000     8.146    uut/dividend_reg[30][20]_srl21_i_20_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  uut/dividend_reg[30][20]_srl21_i_11/CO[3]
                         net (fo=1, estimated)        0.000     8.260    uut/dividend_reg[30][20]_srl21_i_11_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.374 r  uut/dividend_reg[30][20]_srl21_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.374    uut/dividend_reg[30][20]_srl21_i_2_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.488 r  uut/dividend_reg[30][20]_srl21_i_1/CO[3]
                         net (fo=33, estimated)       1.366     9.854    uut/dividend_reg[30][20]_srl21_i_1_n_0
    SLICE_X57Y43         LUT3 (Prop_lut3_I2_O)        0.124     9.978 r  uut/p[10][2]_i_4/O
                         net (fo=1, routed)           0.000     9.978    uut/p[10][2]_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.528 r  uut/p_reg[10][2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.528    uut/p_reg[10][2]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.642 r  uut/p_reg[10][6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.642    uut/p_reg[10][6]_i_1_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.756 r  uut/p_reg[10][10]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.756    uut/p_reg[10][10]_i_1_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.870 r  uut/p_reg[10][14]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.870    uut/p_reg[10][14]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  uut/p_reg[10][18]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.984    uut/p_reg[10][18]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  uut/p_reg[10][22]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.098    uut/p_reg[10][22]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.212 r  uut/p_reg[10][26]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.212    uut/p_reg[10][26]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.546 r  uut/p_reg[10][30]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.546    uut/p_reg[10][30]_i_1_n_6
    SLICE_X57Y50         FDRE                                         r  uut/p_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, estimated)     1.440    14.775    uut/clk_100mhz_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  uut/p_reg[10][28]/C
                         clock pessimism              0.174    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.062    14.975    uut/p_reg[10][28]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  3.429    




