Item(by='OJFord', descendants=None, kids=[25178616], score=None, time=1606046455, title=None, item_type='comment', url=None, parent=25172321, text='I like the sound of that, but my verilog&#x27;s rusty, a suggestion for the readme: show what the equivalent verilog would be for the example, or better I suppose the actual verilog that it would transpile to.<p>I suppose your target audience is mainly more familiar with verilog (though not necessarily I suppose - could have only ever used VHDL) but I&#x27;m interested in playing with it, just haven&#x27;t used verilog, or FPGAs at all, since university.')