# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---

$id: http://devicetree.org/schemas/i2c/qcom,i2c-qup.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Universal Peripheral (QUP) I2C controller

maintainers:
  - Andy Gross <agross@kernel.org>
  - Bjorn Andersson <bjorn.andersson@linaro.org>

description: Binding for Qualcomm "QUP" I2C controllers

allOf:
  - $ref: /schemas/i2c/i2c-controller.yaml#

properties:
  compatible:
    enum:
      - qcom,i2c-qup-v1.1.1
      - qcom,i2c-qup-v2.1.1
      - qcom,i2c-qup-v2.2.1

  reg:
    items:
      - description: QUP I2C register iospace

  clocks:
    items:
      - description: Core QUP I2C clock
      - description: AHB clock

  clock-names:
    items:
      - const: core
      - const: iface

  clock-frequency:
    minimum: 100000
    maximum: 1000000
    default: 100000

  dmas:
    items:
      - description: RX DMA Channel phandle
      - description: TX DMA Channel phandle

  dma-names:
    items:
      - const: rx
      - const: tx

  '#address-cells':
    const: 1

  '#size-cells':
    const: 0

required:
  - compatible
  - clocks
  - clock-names
  - reg

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,gcc-msm8998.h>
    #include <dt-bindings/gpio/gpio.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>

    i2c@c175000 {
        compatible = "qcom,i2c-qup-v2.2.1";
        reg = <0x0c175000 0x600>;
        interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&gcc GCC_BLSP1_QUP1_I2C_APPS_CLK>,
                 <&gcc GCC_BLSP1_AHB_CLK>;
        clock-names = "core", "iface";
        clock-frequency = <400000>;
        dmas = <&blsp_dma 4>, <&blsp_dma 5>;
        dma-names = "rx", "tx";
        #address-cells = <1>;
        #size-cells = <0>;
    };
