ARM GAS  /tmp/ccQlfkM7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** 
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccQlfkM7.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccQlfkM7.s 			page 3


  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 71 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_UART_MspInit:
  90              	.LVL0:
  91              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccQlfkM7.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 136
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 102 0002 A2B0     		sub	sp, sp, #136
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 144
 105 0004 0446     		mov	r4, r0
  88:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 88 3 is_stmt 1 view .LVU16
 107              		.loc 1 88 20 is_stmt 0 view .LVU17
 108 0006 0021     		movs	r1, #0
 109 0008 1D91     		str	r1, [sp, #116]
 110 000a 1E91     		str	r1, [sp, #120]
 111 000c 1F91     		str	r1, [sp, #124]
 112 000e 2091     		str	r1, [sp, #128]
 113 0010 2191     		str	r1, [sp, #132]
  89:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 114              		.loc 1 89 3 is_stmt 1 view .LVU18
 115              		.loc 1 89 28 is_stmt 0 view .LVU19
 116 0012 6822     		movs	r2, #104
 117 0014 03A8     		add	r0, sp, #12
 118              	.LVL1:
 119              		.loc 1 89 28 view .LVU20
 120 0016 FFF7FEFF 		bl	memset
 121              	.LVL2:
  90:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 122              		.loc 1 90 3 is_stmt 1 view .LVU21
 123              		.loc 1 90 11 is_stmt 0 view .LVU22
 124 001a 2268     		ldr	r2, [r4]
 125              		.loc 1 90 5 view .LVU23
 126 001c 184B     		ldr	r3, .L11
 127 001e 9A42     		cmp	r2, r3
 128 0020 01D0     		beq	.L9
 129              	.L5:
  91:Core/Src/stm32l4xx_hal_msp.c ****   {
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c **** 
  94:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  95:Core/Src/stm32l4xx_hal_msp.c **** 
  96:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:Core/Src/stm32l4xx_hal_msp.c ****   */
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 102:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
ARM GAS  /tmp/ccQlfkM7.s 			page 5


 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 105:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 108:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 110:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 111:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 112:Core/Src/stm32l4xx_hal_msp.c ****     */
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 120:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 123:Core/Src/stm32l4xx_hal_msp.c ****   }
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c **** }
 130              		.loc 1 125 1 view .LVU24
 131 0022 22B0     		add	sp, sp, #136
 132              	.LCFI4:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0024 10BD     		pop	{r4, pc}
 137              	.LVL3:
 138              	.L9:
 139              	.LCFI5:
 140              		.cfi_restore_state
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 141              		.loc 1 98 5 is_stmt 1 view .LVU25
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 142              		.loc 1 98 40 is_stmt 0 view .LVU26
 143 0026 0223     		movs	r3, #2
 144 0028 0393     		str	r3, [sp, #12]
  99:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145              		.loc 1 99 5 is_stmt 1 view .LVU27
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 146              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 147              		.loc 1 100 9 is_stmt 0 view .LVU29
 148 002a 03A8     		add	r0, sp, #12
 149 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 150              	.LVL4:
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 151              		.loc 1 100 8 view .LVU30
 152 0030 10BB     		cbnz	r0, .L10
 153              	.L7:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 154              		.loc 1 106 5 is_stmt 1 view .LVU31
 155              	.LBB4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccQlfkM7.s 			page 6


 156              		.loc 1 106 5 view .LVU32
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 157              		.loc 1 106 5 view .LVU33
 158 0032 144B     		ldr	r3, .L11+4
 159 0034 9A6D     		ldr	r2, [r3, #88]
 160 0036 42F40032 		orr	r2, r2, #131072
 161 003a 9A65     		str	r2, [r3, #88]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 162              		.loc 1 106 5 view .LVU34
 163 003c 9A6D     		ldr	r2, [r3, #88]
 164 003e 02F40032 		and	r2, r2, #131072
 165 0042 0192     		str	r2, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 166              		.loc 1 106 5 view .LVU35
 167 0044 019A     		ldr	r2, [sp, #4]
 168              	.LBE4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 169              		.loc 1 106 5 view .LVU36
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 170              		.loc 1 108 5 view .LVU37
 171              	.LBB5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 172              		.loc 1 108 5 view .LVU38
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173              		.loc 1 108 5 view .LVU39
 174 0046 DA6C     		ldr	r2, [r3, #76]
 175 0048 42F00102 		orr	r2, r2, #1
 176 004c DA64     		str	r2, [r3, #76]
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177              		.loc 1 108 5 view .LVU40
 178 004e DB6C     		ldr	r3, [r3, #76]
 179 0050 03F00103 		and	r3, r3, #1
 180 0054 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 181              		.loc 1 108 5 view .LVU41
 182 0056 029B     		ldr	r3, [sp, #8]
 183              	.LBE5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 184              		.loc 1 108 5 view .LVU42
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 113 5 view .LVU43
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 113 25 is_stmt 0 view .LVU44
 187 0058 0C23     		movs	r3, #12
 188 005a 1D93     		str	r3, [sp, #116]
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 114 5 is_stmt 1 view .LVU45
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 114 26 is_stmt 0 view .LVU46
 191 005c 0223     		movs	r3, #2
 192 005e 1E93     		str	r3, [sp, #120]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 193              		.loc 1 115 5 is_stmt 1 view .LVU47
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194              		.loc 1 115 26 is_stmt 0 view .LVU48
 195 0060 0023     		movs	r3, #0
 196 0062 1F93     		str	r3, [sp, #124]
ARM GAS  /tmp/ccQlfkM7.s 			page 7


 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 197              		.loc 1 116 5 is_stmt 1 view .LVU49
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 198              		.loc 1 116 27 is_stmt 0 view .LVU50
 199 0064 0323     		movs	r3, #3
 200 0066 2093     		str	r3, [sp, #128]
 117:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 201              		.loc 1 117 5 is_stmt 1 view .LVU51
 117:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202              		.loc 1 117 31 is_stmt 0 view .LVU52
 203 0068 0723     		movs	r3, #7
 204 006a 2193     		str	r3, [sp, #132]
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 205              		.loc 1 118 5 is_stmt 1 view .LVU53
 206 006c 1DA9     		add	r1, sp, #116
 207 006e 4FF09040 		mov	r0, #1207959552
 208 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL5:
 210              		.loc 1 125 1 is_stmt 0 view .LVU54
 211 0076 D4E7     		b	.L5
 212              	.L10:
 102:Core/Src/stm32l4xx_hal_msp.c ****     }
 213              		.loc 1 102 7 is_stmt 1 view .LVU55
 214 0078 FFF7FEFF 		bl	Error_Handler
 215              	.LVL6:
 216 007c D9E7     		b	.L7
 217              	.L12:
 218 007e 00BF     		.align	2
 219              	.L11:
 220 0080 00440040 		.word	1073759232
 221 0084 00100240 		.word	1073876992
 222              		.cfi_endproc
 223              	.LFE133:
 225              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_UART_MspDeInit
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 231              		.fpu fpv4-sp-d16
 233              	HAL_UART_MspDeInit:
 234              	.LVL7:
 235              	.LFB134:
 126:Core/Src/stm32l4xx_hal_msp.c **** 
 127:Core/Src/stm32l4xx_hal_msp.c **** /**
 128:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 129:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 131:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32l4xx_hal_msp.c **** */
 133:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 134:Core/Src/stm32l4xx_hal_msp.c **** {
 236              		.loc 1 134 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		.loc 1 134 1 is_stmt 0 view .LVU57
ARM GAS  /tmp/ccQlfkM7.s 			page 8


 241 0000 08B5     		push	{r3, lr}
 242              	.LCFI6:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 3, -8
 245              		.cfi_offset 14, -4
 135:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 246              		.loc 1 135 3 is_stmt 1 view .LVU58
 247              		.loc 1 135 11 is_stmt 0 view .LVU59
 248 0002 0268     		ldr	r2, [r0]
 249              		.loc 1 135 5 view .LVU60
 250 0004 074B     		ldr	r3, .L17
 251 0006 9A42     		cmp	r2, r3
 252 0008 00D0     		beq	.L16
 253              	.LVL8:
 254              	.L13:
 136:Core/Src/stm32l4xx_hal_msp.c ****   {
 137:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 139:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 140:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 144:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 145:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 146:Core/Src/stm32l4xx_hal_msp.c ****     */
 147:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c ****   }
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** }
 255              		.loc 1 154 1 view .LVU61
 256 000a 08BD     		pop	{r3, pc}
 257              	.LVL9:
 258              	.L16:
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 259              		.loc 1 141 5 is_stmt 1 view .LVU62
 260 000c 064A     		ldr	r2, .L17+4
 261 000e 936D     		ldr	r3, [r2, #88]
 262 0010 23F40033 		bic	r3, r3, #131072
 263 0014 9365     		str	r3, [r2, #88]
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 264              		.loc 1 147 5 view .LVU63
 265 0016 0C21     		movs	r1, #12
 266 0018 4FF09040 		mov	r0, #1207959552
 267              	.LVL10:
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 268              		.loc 1 147 5 is_stmt 0 view .LVU64
 269 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 270              	.LVL11:
 271              		.loc 1 154 1 view .LVU65
 272 0020 F3E7     		b	.L13
 273              	.L18:
 274 0022 00BF     		.align	2
ARM GAS  /tmp/ccQlfkM7.s 			page 9


 275              	.L17:
 276 0024 00440040 		.word	1073759232
 277 0028 00100240 		.word	1073876992
 278              		.cfi_endproc
 279              	.LFE134:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 284              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l452xx.h"
 285              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 286              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 287              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 288              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 289              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 290              		.file 9 "Core/Inc/main.h"
 291              		.file 10 "<built-in>"
ARM GAS  /tmp/ccQlfkM7.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccQlfkM7.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQlfkM7.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQlfkM7.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccQlfkM7.s:82     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccQlfkM7.s:89     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccQlfkM7.s:220    .text.HAL_UART_MspInit:0000000000000080 $d
     /tmp/ccQlfkM7.s:226    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccQlfkM7.s:233    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccQlfkM7.s:276    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
