{"Source Block": ["serv/rtl/serv_alu.v@21:31@HdlIdDef", "`include \"serv_params.vh\"\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@25:35", "   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n"], ["serv/rtl/serv_alu.v@20:30", "\n`include \"serv_params.vh\"\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n"], ["serv/rtl/serv_alu.v@19:29", "   output wire \t    o_rd);\n\n`include \"serv_params.vh\"\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n"], ["serv/rtl/serv_alu.v@23:33", "   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n"], ["serv/rtl/serv_alu.v@26:36", "   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n"], ["serv/rtl/serv_alu.v@18:28", "   input wire [2:0] i_rd_sel,\n   output wire \t    o_rd);\n\n`include \"serv_params.vh\"\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n"]], "Diff Content": {"Delete": [], "Add": [[26, "   reg \t       result_lt_r;\n"]]}}