// Seed: 564749590
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3
);
  wor  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  assign id_7 = id_6 - 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4;
  tri  id_5 = 1;
  assign id_0 = id_2;
  wire id_6;
  module_0(
      id_2, id_2, id_2, id_1
  );
  assign id_4 = id_4;
  wire id_7;
endmodule
