# üöÄ RISCV RV32IM Core

Description:
Our collabrative repository for the Verification of RISCV RV32IM CORE using UVM & SVA!

Team Members:
- `Ziad Ahmed
- `Ahmed Khaled
- `Ahmed Ebrahem
- `Mohamed Mohsen
- `Esmail Abdelrahman
- `Abdelrahman Yassien

## üìÇ Project Structure

- `Docs/`: Documentation
- `Verification-Plan/`: Verification Plan Stuff here
- `Verification-Plan Points & Discussion:` https://docs.google.com/spreadsheets/d/1_fpQqY3gN8RrtzDX-gfZRCYhX3DMGu2g/edit?usp=sharing&ouid=103253342759406858640&rtpof=true&sd=true
- `Progression Sheet:` https://docs.google.com/spreadsheets/d/1yWMcfs6FcC1kDqEGm2HqpkMX72kkUcKu/edit?usp=drive_link&ouid=103253342759406858640&rtpof=true&sd=true
- `Databook`:Docs/html/introduction
- `Databook topics to be studided`:https://github.com/AbdelrahmanYassien11/RISC-V-RV32IM-CORE/blob/main/Documentation/Databook-topics-to-be-studied.jpg

## üõ†Ô∏è Progression
```
Ziad Ahmed
1.4 Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.5 Base Instruction-Length Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.6 Exceptions, Traps, and Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Ahmed Khaled
1.6 Exceptions, Traps, and Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
1.7 UNSPECIFIED Behaviors and Values . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.1 Programmers‚Äô Model for Base Integer ISA . . . . . . . . . . . . . . . . . . . . . . . . 13

Ahmed Ebrahem
2.1 Programmers‚Äô Model for Base Integer ISA . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2 Base Instruction Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3 Immediate Encoding Variants . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Mohamed Mohsen
2.3 Immediate Encoding Variants . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.4 Integer Computational Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.5 Control Transfer Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Esmail
2.5 Control Transfer Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.6 Load and Store Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2.7 Memory Ordering Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
7.1 Multiplication Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Abdo
2.7 Memory Ordering Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2.8 Environment Call and Breakpoints . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
7.1 Multiplication Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
7.2 Division Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
```

## üõ†Ô∏è How to Use

```bash?
# clone the repo
git clone git@github.com:AbdelrahmanYassien11/RISC-V-RV32IM-CORE.git
cd your-repo

HTTPS?
# clone the repo
git clone https://github.com/AbdelrahmanYassien11/RISC-V-RV32IM-CORE
