Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 13:14:14 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.359        0.000                      0                  102        0.182        0.000                      0                  102        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.359        0.000                      0                  102        0.182        0.000                      0                  102       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.359ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.546ns  (logic 8.185ns (70.892%)  route 3.361ns (29.108%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.410 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.544    -0.923    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=2, routed)           0.664     0.259    vga_driver/pixel_col_reg[10]_0[1]
    SLICE_X54Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.383 r  vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.383    add_ball/green2_1[1]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.916 r  add_ball/green3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.916    add_ball/green3_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.033 r  add_ball/green3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    add_ball/green3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.348 r  add_ball/green3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.746     2.094    add_ball/green3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.034     6.128 r  add_ball/green2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.130    add_ball/green2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.648 f  add_ball/green1/P[2]
                         net (fo=2, routed)           1.023     8.671    add_ball/green1_n_103
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  add_ball/_carry_i_7/O
                         net (fo=1, routed)           0.000     8.795    add_ball/_carry_i_7_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.345 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.345    add_ball/_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.459    add_ball/_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.926    10.499    vga_driver/CO[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.623 r  vga_driver/green_out_i_1/O
                         net (fo=1, routed)           0.000    10.623    vga_driver/green_out0
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.424    23.410    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.578    23.988    
                         clock uncertainty           -0.084    23.904    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.077    23.981    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         23.981    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 13.359    

Slack (MET) :             19.496ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.027ns (21.344%)  route 3.785ns (78.656%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.410 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.907     3.885    vga_driver/v_cnt0
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.424    23.410    vga_driver/CLK
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.578    23.988    
                         clock uncertainty           -0.084    23.904    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.524    23.380    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 19.496    

Slack (MET) :             19.496ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.027ns (21.344%)  route 3.785ns (78.656%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.410 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.907     3.885    vga_driver/v_cnt0
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.424    23.410    vga_driver/CLK
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.578    23.988    
                         clock uncertainty           -0.084    23.904    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.524    23.380    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 19.496    

Slack (MET) :             19.496ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.027ns (21.344%)  route 3.785ns (78.656%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.410 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.907     3.885    vga_driver/v_cnt0
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.424    23.410    vga_driver/CLK
    SLICE_X52Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.578    23.988    
                         clock uncertainty           -0.084    23.904    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.524    23.380    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 19.496    

Slack (MET) :             19.631ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.027ns (21.955%)  route 3.651ns (78.045%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.773     3.751    vga_driver/v_cnt0
    SLICE_X52Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X52Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.578    23.989    
                         clock uncertainty           -0.084    23.905    
    SLICE_X52Y72         FDRE (Setup_fdre_C_R)       -0.524    23.381    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.381    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 19.631    

Slack (MET) :             19.710ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.027ns (22.226%)  route 3.594ns (77.774%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.716     3.694    vga_driver/v_cnt0
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.600    24.011    
                         clock uncertainty           -0.084    23.927    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    23.403    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 19.710    

Slack (MET) :             19.710ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.027ns (22.226%)  route 3.594ns (77.774%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.716     3.694    vga_driver/v_cnt0
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.600    24.011    
                         clock uncertainty           -0.084    23.927    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    23.403    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 19.710    

Slack (MET) :             19.710ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.027ns (22.226%)  route 3.594ns (77.774%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.716     3.694    vga_driver/v_cnt0
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.600    24.011    
                         clock uncertainty           -0.084    23.927    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    23.403    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 19.710    

Slack (MET) :             19.710ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.027ns (22.226%)  route 3.594ns (77.774%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.540    -0.927    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          1.064     0.615    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.301     0.916 f  vga_driver/vsync_i_2/O
                         net (fo=2, routed)           0.813     1.729    vga_driver/vsync_i_2_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.853 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=4, routed)           1.000     2.853    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.716     3.694    vga_driver/v_cnt0
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.600    24.011    
                         clock uncertainty           -0.084    23.927    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    23.403    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 19.710    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.431ns (34.879%)  route 2.672ns (65.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.411 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.544    -0.923    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.504 f  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.904     0.400    vga_driver/Q[3]
    SLICE_X55Y70         LUT5 (Prop_lut5_I1_O)        0.327     0.727 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=6, routed)           0.980     1.707    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.360     2.067 r  vga_driver/h_cnt[10]_i_5/O
                         net (fo=1, routed)           0.266     2.332    vga_driver/h_cnt[10]_i_5_n_0
    SLICE_X55Y72         LUT4 (Prop_lut4_I3_O)        0.325     2.657 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.523     3.180    vga_driver/plusOp[10]
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.518    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.315 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.987 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.411    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.578    23.989    
                         clock uncertainty           -0.084    23.905    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)       -0.289    23.616    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 20.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.404%)  route 0.139ns (49.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.553    -0.594    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.139    -0.314    vga_driver/Q[1]
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.822    -0.833    vga_driver/CLK
    SLICE_X54Y70         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.085    -0.496    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.729%)  route 0.154ns (45.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.154    -0.300    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X52Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_driver/plusOp__0[5]
    SLICE_X52Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X52Y72         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.120    -0.441    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=11, routed)          0.103    -0.344    vga_driver/v_cnt_reg[10]_0[7]
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.098    -0.246 r  vga_driver/v_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    vga_driver/plusOp__0[8]
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X50Y72         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.121    -0.474    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.592%)  route 0.175ns (55.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.553    -0.594    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=14, routed)          0.175    -0.278    vga_driver/Q[5]
    SLICE_X55Y71         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.821    -0.834    vga_driver/CLK
    SLICE_X55Y71         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.070    -0.511    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=12, routed)          0.145    -0.310    vga_driver/Q[6]
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_driver/plusOp[9]
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.256%)  route 0.184ns (49.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.555    -0.592    vga_driver/CLK
    SLICE_X57Y70         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.184    -0.267    vga_driver/Q[0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_driver/plusOp[5]
    SLICE_X55Y70         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.822    -0.833    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.092    -0.467    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.807%)  route 0.205ns (59.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.205    -0.250    vga_driver/Q[9]
    SLICE_X54Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X54Y72         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.085    -0.497    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.157    -0.297    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_driver/v_cnt[9]_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.818    -0.836    vga_driver/CLK
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.241    -0.595    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.158    -0.296    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.818    -0.836    vga_driver/CLK
    SLICE_X49Y72         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.241    -0.595    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.091    -0.504    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            add_ball/green2/D[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.709%)  route 0.350ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X55Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.350    -0.104    add_ball/Q[9]
    DSP48_X1Y28          DSP48E1                                      r  add_ball/green2/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.910    -0.745    add_ball/clk_out1
    DSP48_X1Y28          DSP48E1                                      r  add_ball/green2/CLK
                         clock pessimism              0.253    -0.492    
    DSP48_X1Y28          DSP48E1 (Hold_dsp48e1_CLK_D[9])
                                                      0.133    -0.359    add_ball/green2
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X54Y73     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X57Y70     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y72     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y70     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y70     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y70     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y70     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y70     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X54Y73     vga_driver/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X54Y73     vga_driver/green_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y70     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y70     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y72     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y72     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X54Y73     vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X54Y73     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y70     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y70     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y72     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y72     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X55Y70     vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_motion_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 1.284ns (36.209%)  route 2.262ns (63.791%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[3]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_ball/ball_x_reg[3]/Q
                         net (fo=5, routed)           0.799     1.255    add_ball/ball_x_reg[10]_0[1]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.493     1.873    add_ball/i__carry_i_1__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.453 f  add_ball/leqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.969     3.422    add_ball/leqOp
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.546 r  add_ball/ball_x_motion[9]_i_1/O
                         net (fo=1, routed)           0.000     3.546    add_ball/ball_x_motion[9]_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  add_ball/ball_x_motion_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_motion_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.284ns (37.585%)  route 2.132ns (62.415%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[3]/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_ball/ball_y_reg[3]/Q
                         net (fo=6, routed)           0.874     1.330    add_ball/ball_y_reg[10]_0[1]
    SLICE_X52Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.454 r  add_ball/leqOp_carry_i_1/O
                         net (fo=1, routed)           0.541     1.995    add_ball/leqOp_carry_i_1_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.575 f  add_ball/leqOp_carry/CO[3]
                         net (fo=1, routed)           0.718     3.292    add_ball/leqOp_carry_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.416 r  add_ball/ball_y_motion[9]_i_1/O
                         net (fo=1, routed)           0.000     3.416    add_ball/ball_y_motion[9]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  add_ball/ball_y_motion_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.439ns  (logic 1.248ns (51.163%)  route 1.191ns (48.837%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           1.191     1.709    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.124     1.833 r  add_ball/plusOp__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.833    add_ball/plusOp__21_carry__0_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.439 r  add_ball/plusOp__21_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.439    add_ball/plusOp0_out[10]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 1.189ns (49.952%)  route 1.191ns (50.048%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           1.191     1.709    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.124     1.833 r  add_ball/plusOp__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.833    add_ball/plusOp__21_carry__0_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.380 r  add_ball/plusOp__21_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.380    add_ball/plusOp0_out[9]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 1.526ns (65.935%)  route 0.788ns (34.065%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           0.788     1.306    add_ball/ball_y_motion[9]
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.124     1.430 r  add_ball/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.430    add_ball/plusOp_carry_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.980 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.980    add_ball/plusOp_carry_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.314 r  add_ball/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.314    add_ball/plusOp[8]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 1.505ns (65.623%)  route 0.788ns (34.377%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           0.788     1.306    add_ball/ball_y_motion[9]
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.124     1.430 r  add_ball/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.430    add_ball/plusOp_carry_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.980 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.980    add_ball/plusOp_carry_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.293 r  add_ball/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.293    add_ball/plusOp[10]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.267ns  (logic 1.377ns (60.735%)  route 0.890ns (39.265%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.890     1.408    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.532 r  add_ball/plusOp__21_carry_i_1/O
                         net (fo=1, routed)           0.000     1.532    add_ball/plusOp__21_carry_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.933    add_ball/plusOp__21_carry_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.267 r  add_ball/plusOp__21_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.267    add_ball/plusOp0_out[8]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.219ns  (logic 1.431ns (64.476%)  route 0.788ns (35.524%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           0.788     1.306    add_ball/ball_y_motion[9]
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.124     1.430 r  add_ball/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.430    add_ball/plusOp_carry_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.980 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.980    add_ball/plusOp_carry_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.219 r  add_ball/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.219    add_ball/plusOp[9]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.203ns  (logic 1.415ns (64.218%)  route 0.788ns (35.782%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  add_ball/ball_y_motion_reg[9]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_y_motion_reg[9]/Q
                         net (fo=9, routed)           0.788     1.306    add_ball/ball_y_motion[9]
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.124     1.430 r  add_ball/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.430    add_ball/plusOp_carry_i_3_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.980 r  add_ball/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.980    add_ball/plusOp_carry_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.203 r  add_ball/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.203    add_ball/plusOp[7]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_motion_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 1.266ns (58.713%)  route 0.890ns (41.287%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_motion_reg[9]/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_ball/ball_x_motion_reg[9]/Q
                         net (fo=9, routed)           0.890     1.408    add_ball/ball_x_motion_reg_n_0_[9]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.532 r  add_ball/plusOp__21_carry_i_1/O
                         net (fo=1, routed)           0.000     1.532    add_ball/plusOp__21_carry_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.933 r  add_ball/plusOp__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.933    add_ball/plusOp__21_carry_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.156 r  add_ball/plusOp__21_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.156    add_ball/plusOp0_out[7]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.754%)  route 0.068ns (20.246%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[9]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[9]/Q
                         net (fo=6, routed)           0.068     0.209    add_ball/ball_y_reg[10]_0[7]
    SLICE_X53Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  add_ball/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.336    add_ball/plusOp[10]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[5]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[5]/Q
                         net (fo=8, routed)           0.079     0.220    add_ball/ball_x_reg[10]_0[3]
    SLICE_X53Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  add_ball/plusOp__21_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    add_ball/plusOp0_out[6]
    SLICE_X53Y69         FDRE                                         r  add_ball/ball_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[5]/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[5]/Q
                         net (fo=8, routed)           0.079     0.220    add_ball/ball_y_reg[10]_0[3]
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  add_ball/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    add_ball/plusOp[6]
    SLICE_X53Y67         FDRE                                         r  add_ball/ball_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[7]/C
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[7]/Q
                         net (fo=7, routed)           0.091     0.232    add_ball/ball_x_reg[10]_0[5]
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  add_ball/plusOp__21_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.356    add_ball/plusOp0_out[8]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[7]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[7]/Q
                         net (fo=7, routed)           0.091     0.232    add_ball/ball_y_reg[10]_0[5]
    SLICE_X53Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  add_ball/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.356    add_ball/plusOp[8]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[9]/C
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[9]/Q
                         net (fo=7, routed)           0.091     0.232    add_ball/ball_x_reg[10]_0[7]
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  add_ball/plusOp__21_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.359    add_ball/plusOp0_out[10]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[4]/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[4]/Q
                         net (fo=8, routed)           0.079     0.220    add_ball/ball_y_reg[10]_0[2]
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  add_ball/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     0.366    add_ball/plusOp[5]
    SLICE_X53Y67         FDRE                                         r  add_ball/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[4]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[4]/Q
                         net (fo=8, routed)           0.079     0.220    add_ball/ball_x_reg[10]_0[2]
    SLICE_X53Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  add_ball/plusOp__21_carry/O[2]
                         net (fo=1, routed)           0.000     0.366    add_ball/plusOp0_out[5]
    SLICE_X53Y69         FDRE                                         r  add_ball/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.287ns (78.152%)  route 0.080ns (21.848%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[8]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[8]/Q
                         net (fo=7, routed)           0.080     0.221    add_ball/ball_y_reg[10]_0[6]
    SLICE_X53Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.367 r  add_ball/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.367    add_ball/plusOp[9]
    SLICE_X53Y68         FDRE                                         r  add_ball/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_ball/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_ball/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.287ns (75.859%)  route 0.091ns (24.141%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[8]/C
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_x_reg[8]/Q
                         net (fo=7, routed)           0.091     0.232    add_ball/ball_x_reg[10]_0[6]
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.378 r  add_ball/plusOp__21_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.378    add_ball/plusOp0_out[9]
    SLICE_X53Y70         FDRE                                         r  add_ball/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 4.081ns (53.359%)  route 3.567ns (46.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           3.567     3.161    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         3.563     6.724 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.724    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.025ns (54.221%)  route 3.398ns (45.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.536    -0.931    vga_driver/CLK
    SLICE_X48Y74         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           3.398     2.923    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     6.492 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.492    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 4.077ns (59.894%)  route 2.730ns (40.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.539    -0.928    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  vga_driver/green_out_reg/Q
                         net (fo=1, routed)           2.730     2.320    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559     5.880 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.880    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 4.062ns (61.234%)  route 2.572ns (38.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.537    -0.930    vga_driver/CLK
    SLICE_X56Y75         FDRE                                         r  vga_driver/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  vga_driver/red_out_reg/Q
                         net (fo=1, routed)           2.572     2.160    vga_blue_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.544     5.704 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.704    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 4.076ns (63.268%)  route 2.367ns (36.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.537    -0.930    vga_driver/CLK
    SLICE_X56Y75         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  vga_driver/red_out_reg_lopt_replica/Q
                         net (fo=1, routed)           2.367     1.955    lopt
    C7                   OBUF (Prop_obuf_I_O)         3.558     5.513 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.513    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.423ns (67.678%)  route 0.680ns (32.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.551    -0.596    vga_driver/CLK
    SLICE_X56Y75         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  vga_driver/red_out_reg_lopt_replica/Q
                         net (fo=1, routed)           0.680     0.247    lopt
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.506 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.506    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.409ns (64.791%)  route 0.766ns (35.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.551    -0.596    vga_driver/CLK
    SLICE_X56Y75         FDRE                                         r  vga_driver/red_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  vga_driver/red_out_reg/Q
                         net (fo=1, routed)           0.766     0.334    vga_blue_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.579 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.579    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.424ns (63.001%)  route 0.836ns (36.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.550    -0.597    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_driver/green_out_reg/Q
                         net (fo=1, routed)           0.836     0.403    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.663 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.663    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.410ns (54.570%)  route 1.174ns (45.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.549    -0.598    vga_driver/CLK
    SLICE_X48Y74         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.174     0.717    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     1.986 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.986    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.428ns (53.693%)  route 1.231ns (46.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X50Y71         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.231     0.800    lopt_2
    B12                  OBUF (Prop_obuf_I_O)         1.264     2.064 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.064    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.925    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.580    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.991ns  (logic 8.006ns (66.767%)  route 3.985ns (33.233%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  add_ball/ball_x_reg[5]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_ball/ball_x_reg[5]/Q
                         net (fo=8, routed)           1.288     1.744    vga_driver/green2[3]
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.124     1.868 r  vga_driver/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.868    add_ball/green2_2[1]
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.401 r  add_ball/green3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.401    add_ball/green3_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.716 r  add_ball/green3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.746     3.462    add_ball/green3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.034     7.496 r  add_ball/green2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.498    add_ball/green2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     9.016 f  add_ball/green1/P[2]
                         net (fo=2, routed)           1.023    10.039    add_ball/green1_n_103
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124    10.163 r  add_ball/_carry_i_7/O
                         net (fo=1, routed)           0.000    10.163    add_ball/_carry_i_7_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.713 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    add_ball/_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    add_ball/_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.926    11.867    vga_driver/CO[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  vga_driver/green_out_i_1/O
                         net (fo=1, routed)           0.000    11.991    vga_driver/green_out0
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.424    -1.528    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_ball/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.997ns (54.439%)  route 0.834ns (45.561%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  add_ball/ball_y_reg[3]/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_ball/ball_y_reg[3]/Q
                         net (fo=6, routed)           0.294     0.435    add_ball/ball_y_reg[10]_0[1]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[3]_P[19])
                                                      0.643     1.078 r  add_ball/green1/P[19]
                         net (fo=2, routed)           0.215     1.294    add_ball/green1_n_86
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.049     1.343 r  add_ball/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.343    add_ball/_carry__1_i_3_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.462 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.325     1.786    vga_driver/CO[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  vga_driver/green_out_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga_driver/green_out0
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.837    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/green_out_reg/C





