Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-1CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : div_freq

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Div/div_freq.v" into library work
Parsing module <div_freq>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <div_freq>.
WARNING:HDLCompiler:413 - "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Div/div_freq.v" Line 16: Result of 32-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <div_freq>.
    Related source file is "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Div/div_freq.v".
        fi = 100000000
        fs = 8116883
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <clkout>.
    Found 1-bit register for signal <led>.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<15:0>> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <div_freq> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Registers                                            : 3
 1-bit register                                        : 2
 16-bit register                                       : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <div_freq>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <div_freq> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit down counter                                   : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <div_freq> ...
WARNING:Xst:1710 - FF/Latch <count_4> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_5> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_6> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_7> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_8> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_9> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_10> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_11> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_12> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_13> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_14> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_15> (without init value) has a constant value of 0 in block <div_freq>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block div_freq, actual ratio is 0.
FlipFlop clkout has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 1
#      LUT5                        : 4
#      MUXCY                       : 3
#      VCC                         : 1
#      XORCY                       : 4
# FlipFlops/Latches                : 7
#      FD                          : 1
#      FDR                         : 4
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  126800     0%  
 Number of Slice LUTs:                    9  out of  63400     0%  
    Number used as Logic:                 9  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       4  out of      9    44%  
   Number with an unused LUT:             0  out of      9     0%  
   Number of fully used LUT-FF pairs:     5  out of      9    55%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    210     1%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.665ns (Maximum Frequency: 375.164MHz)
   Minimum input arrival time before clock: 1.957ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.665ns (frequency: 375.164MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.665ns (Levels of Logic = 6)
  Source:            count_0 (FF)
  Destination:       count_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.478   0.448  count_0 (count_0)
     LUT1:I0->O            1   0.124   0.000  Mcount_count_cy<0>_rt (Mcount_count_cy<0>_rt)
     MUXCY:S->O            1   0.472   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           0   0.029   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     XORCY:CI->O           1   0.510   0.421  Mcount_count_xor<3> (Result<3>)
     LUT5:I4->O            1   0.124   0.000  Mcount_count_eqn_31 (Mcount_count_eqn_3)
     FDS:D                     0.030          count_3
    ----------------------------------------
    Total                      2.665ns (1.796ns logic, 0.869ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.957ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.933  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.124   0.405  GND_1_o_GND_1_o_equal_3_o_01 (GND_1_o_GND_1_o_equal_3_o_0)
     FDR:R                     0.494          count_1
    ----------------------------------------
    Total                      1.957ns (0.619ns logic, 1.338ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            clkout_1 (FF)
  Destination:       clkout (PAD)
  Source Clock:      clk rising

  Data Path: clkout_1 to clkout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.478   0.399  clkout_1 (clkout_1)
     OBUF:I->O                 0.000          clkout_OBUF (clkout)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.665|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 70.18 secs
 
--> 


Total memory usage is 504236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

