<!DOCTYPE Robei>
<Module Name="tran_data_test" Type="testbench" Width="900" Class="module" Comment="" X="0" Time_Scale="" Y="0" Parent="0" Height="600" Color="#d3d3d3" Include="" File="Current/tran_data_test.test" Code="initial begin&#xa;  clk = 0;&#xa;end&#xa;always #10 clk = ~clk;&#xa;&#xa;initial begin&#xa;  rst_n = 1;&#xa;  repeat(10) @( posedge clk ) #1;&#xa;  rst_n = 0;&#xa;  repeat(10) @( posedge clk ) #1;&#xa;  rst_n = 1;&#xa;end&#xa;&#xa;initial begin&#xa;  count_en = 0;&#xa;  repeat( 10 ) @( posedge clk ) #1;&#xa;  count_en = 1;&#xa;  repeat( 10 ) @( posedge clk ) #1;&#xa;  count_en = 0;&#xa;  repeat( 16*78*500 ) @( posedge clk ) #1;&#xa;  repeat( 16*78*500 ) @( posedge clk ) #1;&#xa;  repeat( 16*78*200 ) @( posedge clk ) #1;&#xa;  count_en = 1;&#xa;  repeat( 10 ) @( posedge clk ) #1;&#xa;  count_en = 0;&#xa;  repeat( 16*78*200 ) @( posedge clk ) #1;&#xa;  $finish;&#xa;end&#xa;&#xa;&#xa;&#xa;">
 <Module Name="tran_data1" Type="model" Width="160" Class="tran_data" Comment="" X="367" Parameters="" Y="189" Parent="tran_data_test" Height="160" Color="#d3d3d3" Include="" File="Current/tran_data.model" Code="wire count_start;&#xa;assign count_start = ~count_en;  // Input enable signal&#xa;&#xa;wire tx_inv;&#xa;assign tx_doing = ~tx_inv;   // Output enable signal&#xa;&#xa;&#xa;">
  <Port Connect="" Name="clk" Inout="input" Function="" Width="20" Side="left" X="-0.125" Y="0.1375" Datatype="wire" Parent="tran_data1" Height="20" Color="#faebd7" Datasize="1"/>
  <Port Connect="" Name="rst_n" Inout="input" Function="" Width="20" Side="left" X="-0.125" Y="0.3375" Datatype="wire" Parent="tran_data1" Height="20" Color="#00ffff" Datasize="1"/>
  <Port Connect="" Name="count_en" Inout="input" Function="" Width="20" Side="left" X="-0.125" Y="0.5375" Datatype="wire" Parent="tran_data1" Height="20" Color="#7fffd4" Datasize="1"/>
  <Port Connect="" Name="tx_doing" Inout="output" Function="" Width="20" Side="right" X="0.875" Y="0.1875" Datatype="wire" Parent="tran_data1" Height="20" Color="#f0ffff" Datasize="1"/>
  <Port Connect="" Name="tx" Inout="output" Function="" Width="20" Side="right" X="0.875" Y="0.4375" Datatype="wire" Parent="tran_data1" Height="20" Color="#f5f5dc" Datasize="1"/>
 </Module>
 <Port Name="clk" Inout="input" Function="" Width="20" Side="left" X="-0.0222222" Y="0.183333" Datatype="reg" Parent="tran_data_test" Height="20" Color="#faebd7" Datasize="1"/>
 <Port Name="rst_n" Inout="input" Function="" Width="20" Side="left" X="-0.0222222" Y="0.383333" Datatype="reg" Parent="tran_data_test" Height="20" Color="#00ffff" Datasize="1"/>
 <Port Name="count_en" Inout="input" Function="" Width="20" Side="left" X="-0.0222222" Y="0.583333" Datatype="reg" Parent="tran_data_test" Height="20" Color="#7fffd4" Datasize="1"/>
 <Port Name="tx_doing" Inout="output" Function="" Width="20" Side="right" X="0.977778" Y="0.233333" Datatype="wire" Parent="tran_data_test" Height="20" Color="#f0ffff" Datasize="1"/>
 <Port Name="tx" Inout="output" Function="" Width="20" Side="right" X="0.977778" Y="0.483333" Datatype="wire" Parent="tran_data_test" Height="20" Color="#f5f5dc" Datasize="1"/>
 <Wire Name="tran_data_test_clk" To="tran_data_test#tran_data1>clk" From="tran_data_test>clk" Datatype="wire" Parent="tran_data_test" Datasize="1"/>
 <Wire Name="tran_data_test_rst_n" To="tran_data_test#tran_data1>rst_n" From="tran_data_test>rst_n" Datatype="wire" Parent="tran_data_test" Datasize="1"/>
 <Wire Name="tran_data_test_count_en" To="tran_data_test#tran_data1>count_en" From="tran_data_test>count_en" Datatype="wire" Parent="tran_data_test" Datasize="1"/>
 <Wire Name="tran_data1_tx_doing" To="tran_data_test>tx_doing" From="tran_data_test#tran_data1>tx_doing" Datatype="wire" Parent="tran_data_test" Datasize="1"/>
 <Wire Name="tran_data1_tx" To="tran_data_test>tx" From="tran_data_test#tran_data1>tx" Datatype="wire" Parent="tran_data_test" Datasize="1"/>
</Module>
